
f103-projet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3ac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae8  0800f4c0  0800f4c0  0001f4c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ffa8  0800ffa8  0001ffa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ffb0  0800ffb0  0001ffb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ffb8  0800ffb8  0001ffb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009fc  20000000  0800ffbc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006e8  200009fc  080109b8  000209fc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010e4  080109b8  000210e4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001acf3  00000000  00000000  00020a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004896  00000000  00000000  0003b718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001580  00000000  00000000  0003ffb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000013f8  00000000  00000000  00041530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001ad2b  00000000  00000000  00042928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000187dd  00000000  00000000  0005d653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083d49  00000000  00000000  00075e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f9b79  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000722c  00000000  00000000  000f9bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009fc 	.word	0x200009fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f4a4 	.word	0x0800f4a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a00 	.word	0x20000a00
 800014c:	0800f4a4 	.word	0x0800f4a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__gesf2>:
 8000d44:	f04f 3cff 	mov.w	ip, #4294967295
 8000d48:	e006      	b.n	8000d58 <__cmpsf2+0x4>
 8000d4a:	bf00      	nop

08000d4c <__lesf2>:
 8000d4c:	f04f 0c01 	mov.w	ip, #1
 8000d50:	e002      	b.n	8000d58 <__cmpsf2+0x4>
 8000d52:	bf00      	nop

08000d54 <__cmpsf2>:
 8000d54:	f04f 0c01 	mov.w	ip, #1
 8000d58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	bf18      	it	ne
 8000d6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d6e:	d011      	beq.n	8000d94 <__cmpsf2+0x40>
 8000d70:	b001      	add	sp, #4
 8000d72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d76:	bf18      	it	ne
 8000d78:	ea90 0f01 	teqne	r0, r1
 8000d7c:	bf58      	it	pl
 8000d7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d82:	bf88      	it	hi
 8000d84:	17c8      	asrhi	r0, r1, #31
 8000d86:	bf38      	it	cc
 8000d88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d8c:	bf18      	it	ne
 8000d8e:	f040 0001 	orrne.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	d102      	bne.n	8000da0 <__cmpsf2+0x4c>
 8000d9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d9e:	d105      	bne.n	8000dac <__cmpsf2+0x58>
 8000da0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da4:	d1e4      	bne.n	8000d70 <__cmpsf2+0x1c>
 8000da6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000daa:	d0e1      	beq.n	8000d70 <__cmpsf2+0x1c>
 8000dac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <__aeabi_cfrcmple>:
 8000db4:	4684      	mov	ip, r0
 8000db6:	4608      	mov	r0, r1
 8000db8:	4661      	mov	r1, ip
 8000dba:	e7ff      	b.n	8000dbc <__aeabi_cfcmpeq>

08000dbc <__aeabi_cfcmpeq>:
 8000dbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dbe:	f7ff ffc9 	bl	8000d54 <__cmpsf2>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	bf48      	it	mi
 8000dc6:	f110 0f00 	cmnmi.w	r0, #0
 8000dca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dcc <__aeabi_fcmpeq>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff fff4 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2001      	moveq	r0, #1
 8000dd8:	2000      	movne	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmplt>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffea 	bl	8000dbc <__aeabi_cfcmpeq>
 8000de8:	bf34      	ite	cc
 8000dea:	2001      	movcc	r0, #1
 8000dec:	2000      	movcs	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmple>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffe0 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpge>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffd2 	bl	8000db4 <__aeabi_cfrcmple>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpgt>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffc8 	bl	8000db4 <__aeabi_cfrcmple>
 8000e24:	bf34      	ite	cc
 8000e26:	2001      	movcc	r0, #1
 8000e28:	2000      	movcs	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <__aeabi_ldivmod>:
 8000e30:	b97b      	cbnz	r3, 8000e52 <__aeabi_ldivmod+0x22>
 8000e32:	b972      	cbnz	r2, 8000e52 <__aeabi_ldivmod+0x22>
 8000e34:	2900      	cmp	r1, #0
 8000e36:	bfbe      	ittt	lt
 8000e38:	2000      	movlt	r0, #0
 8000e3a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000e3e:	e006      	blt.n	8000e4e <__aeabi_ldivmod+0x1e>
 8000e40:	bf08      	it	eq
 8000e42:	2800      	cmpeq	r0, #0
 8000e44:	bf1c      	itt	ne
 8000e46:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000e4a:	f04f 30ff 	movne.w	r0, #4294967295
 8000e4e:	f000 b9b9 	b.w	80011c4 <__aeabi_idiv0>
 8000e52:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e56:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e5a:	2900      	cmp	r1, #0
 8000e5c:	db09      	blt.n	8000e72 <__aeabi_ldivmod+0x42>
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db1a      	blt.n	8000e98 <__aeabi_ldivmod+0x68>
 8000e62:	f000 f84d 	bl	8000f00 <__udivmoddi4>
 8000e66:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6e:	b004      	add	sp, #16
 8000e70:	4770      	bx	lr
 8000e72:	4240      	negs	r0, r0
 8000e74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	db1b      	blt.n	8000eb4 <__aeabi_ldivmod+0x84>
 8000e7c:	f000 f840 	bl	8000f00 <__udivmoddi4>
 8000e80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e88:	b004      	add	sp, #16
 8000e8a:	4240      	negs	r0, r0
 8000e8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e90:	4252      	negs	r2, r2
 8000e92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e96:	4770      	bx	lr
 8000e98:	4252      	negs	r2, r2
 8000e9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e9e:	f000 f82f 	bl	8000f00 <__udivmoddi4>
 8000ea2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eaa:	b004      	add	sp, #16
 8000eac:	4240      	negs	r0, r0
 8000eae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000eb2:	4770      	bx	lr
 8000eb4:	4252      	negs	r2, r2
 8000eb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eba:	f000 f821 	bl	8000f00 <__udivmoddi4>
 8000ebe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ec2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ec6:	b004      	add	sp, #16
 8000ec8:	4252      	negs	r2, r2
 8000eca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ece:	4770      	bx	lr

08000ed0 <__aeabi_uldivmod>:
 8000ed0:	b953      	cbnz	r3, 8000ee8 <__aeabi_uldivmod+0x18>
 8000ed2:	b94a      	cbnz	r2, 8000ee8 <__aeabi_uldivmod+0x18>
 8000ed4:	2900      	cmp	r1, #0
 8000ed6:	bf08      	it	eq
 8000ed8:	2800      	cmpeq	r0, #0
 8000eda:	bf1c      	itt	ne
 8000edc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ee0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ee4:	f000 b96e 	b.w	80011c4 <__aeabi_idiv0>
 8000ee8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000eec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ef0:	f000 f806 	bl	8000f00 <__udivmoddi4>
 8000ef4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000efc:	b004      	add	sp, #16
 8000efe:	4770      	bx	lr

08000f00 <__udivmoddi4>:
 8000f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f04:	9e08      	ldr	r6, [sp, #32]
 8000f06:	460d      	mov	r5, r1
 8000f08:	4604      	mov	r4, r0
 8000f0a:	468e      	mov	lr, r1
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	f040 8083 	bne.w	8001018 <__udivmoddi4+0x118>
 8000f12:	428a      	cmp	r2, r1
 8000f14:	4617      	mov	r7, r2
 8000f16:	d947      	bls.n	8000fa8 <__udivmoddi4+0xa8>
 8000f18:	fab2 f382 	clz	r3, r2
 8000f1c:	b14b      	cbz	r3, 8000f32 <__udivmoddi4+0x32>
 8000f1e:	f1c3 0120 	rsb	r1, r3, #32
 8000f22:	fa05 fe03 	lsl.w	lr, r5, r3
 8000f26:	fa20 f101 	lsr.w	r1, r0, r1
 8000f2a:	409f      	lsls	r7, r3
 8000f2c:	ea41 0e0e 	orr.w	lr, r1, lr
 8000f30:	409c      	lsls	r4, r3
 8000f32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000f36:	fbbe fcf8 	udiv	ip, lr, r8
 8000f3a:	fa1f f987 	uxth.w	r9, r7
 8000f3e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000f42:	fb0c f009 	mul.w	r0, ip, r9
 8000f46:	0c21      	lsrs	r1, r4, #16
 8000f48:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000f4c:	4290      	cmp	r0, r2
 8000f4e:	d90a      	bls.n	8000f66 <__udivmoddi4+0x66>
 8000f50:	18ba      	adds	r2, r7, r2
 8000f52:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000f56:	f080 8118 	bcs.w	800118a <__udivmoddi4+0x28a>
 8000f5a:	4290      	cmp	r0, r2
 8000f5c:	f240 8115 	bls.w	800118a <__udivmoddi4+0x28a>
 8000f60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f64:	443a      	add	r2, r7
 8000f66:	1a12      	subs	r2, r2, r0
 8000f68:	fbb2 f0f8 	udiv	r0, r2, r8
 8000f6c:	fb08 2210 	mls	r2, r8, r0, r2
 8000f70:	fb00 f109 	mul.w	r1, r0, r9
 8000f74:	b2a4      	uxth	r4, r4
 8000f76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f7a:	42a1      	cmp	r1, r4
 8000f7c:	d909      	bls.n	8000f92 <__udivmoddi4+0x92>
 8000f7e:	193c      	adds	r4, r7, r4
 8000f80:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f84:	f080 8103 	bcs.w	800118e <__udivmoddi4+0x28e>
 8000f88:	42a1      	cmp	r1, r4
 8000f8a:	f240 8100 	bls.w	800118e <__udivmoddi4+0x28e>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	443c      	add	r4, r7
 8000f92:	1a64      	subs	r4, r4, r1
 8000f94:	2100      	movs	r1, #0
 8000f96:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f9a:	b11e      	cbz	r6, 8000fa4 <__udivmoddi4+0xa4>
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	40dc      	lsrs	r4, r3
 8000fa0:	e9c6 4200 	strd	r4, r2, [r6]
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	b902      	cbnz	r2, 8000fac <__udivmoddi4+0xac>
 8000faa:	deff      	udf	#255	; 0xff
 8000fac:	fab2 f382 	clz	r3, r2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d14f      	bne.n	8001054 <__udivmoddi4+0x154>
 8000fb4:	1a8d      	subs	r5, r1, r2
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000fbc:	fa1f f882 	uxth.w	r8, r2
 8000fc0:	fbb5 fcfe 	udiv	ip, r5, lr
 8000fc4:	fb0e 551c 	mls	r5, lr, ip, r5
 8000fc8:	fb08 f00c 	mul.w	r0, r8, ip
 8000fcc:	0c22      	lsrs	r2, r4, #16
 8000fce:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000fd2:	42a8      	cmp	r0, r5
 8000fd4:	d907      	bls.n	8000fe6 <__udivmoddi4+0xe6>
 8000fd6:	197d      	adds	r5, r7, r5
 8000fd8:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000fdc:	d202      	bcs.n	8000fe4 <__udivmoddi4+0xe4>
 8000fde:	42a8      	cmp	r0, r5
 8000fe0:	f200 80e9 	bhi.w	80011b6 <__udivmoddi4+0x2b6>
 8000fe4:	4694      	mov	ip, r2
 8000fe6:	1a2d      	subs	r5, r5, r0
 8000fe8:	fbb5 f0fe 	udiv	r0, r5, lr
 8000fec:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ff0:	fb08 f800 	mul.w	r8, r8, r0
 8000ff4:	b2a4      	uxth	r4, r4
 8000ff6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ffa:	45a0      	cmp	r8, r4
 8000ffc:	d907      	bls.n	800100e <__udivmoddi4+0x10e>
 8000ffe:	193c      	adds	r4, r7, r4
 8001000:	f100 32ff 	add.w	r2, r0, #4294967295
 8001004:	d202      	bcs.n	800100c <__udivmoddi4+0x10c>
 8001006:	45a0      	cmp	r8, r4
 8001008:	f200 80d9 	bhi.w	80011be <__udivmoddi4+0x2be>
 800100c:	4610      	mov	r0, r2
 800100e:	eba4 0408 	sub.w	r4, r4, r8
 8001012:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001016:	e7c0      	b.n	8000f9a <__udivmoddi4+0x9a>
 8001018:	428b      	cmp	r3, r1
 800101a:	d908      	bls.n	800102e <__udivmoddi4+0x12e>
 800101c:	2e00      	cmp	r6, #0
 800101e:	f000 80b1 	beq.w	8001184 <__udivmoddi4+0x284>
 8001022:	2100      	movs	r1, #0
 8001024:	e9c6 0500 	strd	r0, r5, [r6]
 8001028:	4608      	mov	r0, r1
 800102a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102e:	fab3 f183 	clz	r1, r3
 8001032:	2900      	cmp	r1, #0
 8001034:	d14b      	bne.n	80010ce <__udivmoddi4+0x1ce>
 8001036:	42ab      	cmp	r3, r5
 8001038:	d302      	bcc.n	8001040 <__udivmoddi4+0x140>
 800103a:	4282      	cmp	r2, r0
 800103c:	f200 80b9 	bhi.w	80011b2 <__udivmoddi4+0x2b2>
 8001040:	1a84      	subs	r4, r0, r2
 8001042:	eb65 0303 	sbc.w	r3, r5, r3
 8001046:	2001      	movs	r0, #1
 8001048:	469e      	mov	lr, r3
 800104a:	2e00      	cmp	r6, #0
 800104c:	d0aa      	beq.n	8000fa4 <__udivmoddi4+0xa4>
 800104e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001052:	e7a7      	b.n	8000fa4 <__udivmoddi4+0xa4>
 8001054:	409f      	lsls	r7, r3
 8001056:	f1c3 0220 	rsb	r2, r3, #32
 800105a:	40d1      	lsrs	r1, r2
 800105c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001060:	fbb1 f0fe 	udiv	r0, r1, lr
 8001064:	fa1f f887 	uxth.w	r8, r7
 8001068:	fb0e 1110 	mls	r1, lr, r0, r1
 800106c:	fa24 f202 	lsr.w	r2, r4, r2
 8001070:	409d      	lsls	r5, r3
 8001072:	fb00 fc08 	mul.w	ip, r0, r8
 8001076:	432a      	orrs	r2, r5
 8001078:	0c15      	lsrs	r5, r2, #16
 800107a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800107e:	45ac      	cmp	ip, r5
 8001080:	fa04 f403 	lsl.w	r4, r4, r3
 8001084:	d909      	bls.n	800109a <__udivmoddi4+0x19a>
 8001086:	197d      	adds	r5, r7, r5
 8001088:	f100 31ff 	add.w	r1, r0, #4294967295
 800108c:	f080 808f 	bcs.w	80011ae <__udivmoddi4+0x2ae>
 8001090:	45ac      	cmp	ip, r5
 8001092:	f240 808c 	bls.w	80011ae <__udivmoddi4+0x2ae>
 8001096:	3802      	subs	r0, #2
 8001098:	443d      	add	r5, r7
 800109a:	eba5 050c 	sub.w	r5, r5, ip
 800109e:	fbb5 f1fe 	udiv	r1, r5, lr
 80010a2:	fb0e 5c11 	mls	ip, lr, r1, r5
 80010a6:	fb01 f908 	mul.w	r9, r1, r8
 80010aa:	b295      	uxth	r5, r2
 80010ac:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80010b0:	45a9      	cmp	r9, r5
 80010b2:	d907      	bls.n	80010c4 <__udivmoddi4+0x1c4>
 80010b4:	197d      	adds	r5, r7, r5
 80010b6:	f101 32ff 	add.w	r2, r1, #4294967295
 80010ba:	d274      	bcs.n	80011a6 <__udivmoddi4+0x2a6>
 80010bc:	45a9      	cmp	r9, r5
 80010be:	d972      	bls.n	80011a6 <__udivmoddi4+0x2a6>
 80010c0:	3902      	subs	r1, #2
 80010c2:	443d      	add	r5, r7
 80010c4:	eba5 0509 	sub.w	r5, r5, r9
 80010c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010cc:	e778      	b.n	8000fc0 <__udivmoddi4+0xc0>
 80010ce:	f1c1 0720 	rsb	r7, r1, #32
 80010d2:	408b      	lsls	r3, r1
 80010d4:	fa22 fc07 	lsr.w	ip, r2, r7
 80010d8:	ea4c 0c03 	orr.w	ip, ip, r3
 80010dc:	fa25 f407 	lsr.w	r4, r5, r7
 80010e0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010e4:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e8:	fa1f f88c 	uxth.w	r8, ip
 80010ec:	fb0e 4419 	mls	r4, lr, r9, r4
 80010f0:	fa20 f307 	lsr.w	r3, r0, r7
 80010f4:	fb09 fa08 	mul.w	sl, r9, r8
 80010f8:	408d      	lsls	r5, r1
 80010fa:	431d      	orrs	r5, r3
 80010fc:	0c2b      	lsrs	r3, r5, #16
 80010fe:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001102:	45a2      	cmp	sl, r4
 8001104:	fa02 f201 	lsl.w	r2, r2, r1
 8001108:	fa00 f301 	lsl.w	r3, r0, r1
 800110c:	d909      	bls.n	8001122 <__udivmoddi4+0x222>
 800110e:	eb1c 0404 	adds.w	r4, ip, r4
 8001112:	f109 30ff 	add.w	r0, r9, #4294967295
 8001116:	d248      	bcs.n	80011aa <__udivmoddi4+0x2aa>
 8001118:	45a2      	cmp	sl, r4
 800111a:	d946      	bls.n	80011aa <__udivmoddi4+0x2aa>
 800111c:	f1a9 0902 	sub.w	r9, r9, #2
 8001120:	4464      	add	r4, ip
 8001122:	eba4 040a 	sub.w	r4, r4, sl
 8001126:	fbb4 f0fe 	udiv	r0, r4, lr
 800112a:	fb0e 4410 	mls	r4, lr, r0, r4
 800112e:	fb00 fa08 	mul.w	sl, r0, r8
 8001132:	b2ad      	uxth	r5, r5
 8001134:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001138:	45a2      	cmp	sl, r4
 800113a:	d908      	bls.n	800114e <__udivmoddi4+0x24e>
 800113c:	eb1c 0404 	adds.w	r4, ip, r4
 8001140:	f100 35ff 	add.w	r5, r0, #4294967295
 8001144:	d22d      	bcs.n	80011a2 <__udivmoddi4+0x2a2>
 8001146:	45a2      	cmp	sl, r4
 8001148:	d92b      	bls.n	80011a2 <__udivmoddi4+0x2a2>
 800114a:	3802      	subs	r0, #2
 800114c:	4464      	add	r4, ip
 800114e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001152:	fba0 8902 	umull	r8, r9, r0, r2
 8001156:	eba4 040a 	sub.w	r4, r4, sl
 800115a:	454c      	cmp	r4, r9
 800115c:	46c6      	mov	lr, r8
 800115e:	464d      	mov	r5, r9
 8001160:	d319      	bcc.n	8001196 <__udivmoddi4+0x296>
 8001162:	d016      	beq.n	8001192 <__udivmoddi4+0x292>
 8001164:	b15e      	cbz	r6, 800117e <__udivmoddi4+0x27e>
 8001166:	ebb3 020e 	subs.w	r2, r3, lr
 800116a:	eb64 0405 	sbc.w	r4, r4, r5
 800116e:	fa04 f707 	lsl.w	r7, r4, r7
 8001172:	fa22 f301 	lsr.w	r3, r2, r1
 8001176:	431f      	orrs	r7, r3
 8001178:	40cc      	lsrs	r4, r1
 800117a:	e9c6 7400 	strd	r7, r4, [r6]
 800117e:	2100      	movs	r1, #0
 8001180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001184:	4631      	mov	r1, r6
 8001186:	4630      	mov	r0, r6
 8001188:	e70c      	b.n	8000fa4 <__udivmoddi4+0xa4>
 800118a:	468c      	mov	ip, r1
 800118c:	e6eb      	b.n	8000f66 <__udivmoddi4+0x66>
 800118e:	4610      	mov	r0, r2
 8001190:	e6ff      	b.n	8000f92 <__udivmoddi4+0x92>
 8001192:	4543      	cmp	r3, r8
 8001194:	d2e6      	bcs.n	8001164 <__udivmoddi4+0x264>
 8001196:	ebb8 0e02 	subs.w	lr, r8, r2
 800119a:	eb69 050c 	sbc.w	r5, r9, ip
 800119e:	3801      	subs	r0, #1
 80011a0:	e7e0      	b.n	8001164 <__udivmoddi4+0x264>
 80011a2:	4628      	mov	r0, r5
 80011a4:	e7d3      	b.n	800114e <__udivmoddi4+0x24e>
 80011a6:	4611      	mov	r1, r2
 80011a8:	e78c      	b.n	80010c4 <__udivmoddi4+0x1c4>
 80011aa:	4681      	mov	r9, r0
 80011ac:	e7b9      	b.n	8001122 <__udivmoddi4+0x222>
 80011ae:	4608      	mov	r0, r1
 80011b0:	e773      	b.n	800109a <__udivmoddi4+0x19a>
 80011b2:	4608      	mov	r0, r1
 80011b4:	e749      	b.n	800104a <__udivmoddi4+0x14a>
 80011b6:	f1ac 0c02 	sub.w	ip, ip, #2
 80011ba:	443d      	add	r5, r7
 80011bc:	e713      	b.n	8000fe6 <__udivmoddi4+0xe6>
 80011be:	3802      	subs	r0, #2
 80011c0:	443c      	add	r4, r7
 80011c2:	e724      	b.n	800100e <__udivmoddi4+0x10e>

080011c4 <__aeabi_idiv0>:
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop

080011c8 <BUTTON_init>:
static volatile bool_e flag_10ms;
static volatile uint32_t t = 0;
static bool_e initialized = FALSE;

void BUTTON_init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80011ce:	2303      	movs	r3, #3
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	2301      	movs	r3, #1
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011da:	4806      	ldr	r0, [pc, #24]	; (80011f4 <BUTTON_init+0x2c>)
 80011dc:	f001 f93c 	bl	8002458 <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <BUTTON_init+0x30>)
 80011e2:	f003 f8e3 	bl	80043ac <Systick_add_callback_function>

	initialized = TRUE;
 80011e6:	4b05      	ldr	r3, [pc, #20]	; (80011fc <BUTTON_init+0x34>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	601a      	str	r2, [r3, #0]
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40011000 	.word	0x40011000
 80011f8:	08001201 	.word	0x08001201
 80011fc:	20000a20 	.word	0x20000a20

08001200 <process_ms>:

static void process_ms(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <process_ms+0x48>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	1c59      	adds	r1, r3, #1
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <process_ms+0x4c>)
 800120c:	fba3 2301 	umull	r2, r3, r3, r1
 8001210:	08da      	lsrs	r2, r3, #3
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	1aca      	subs	r2, r1, r3
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <process_ms+0x48>)
 800121e:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <process_ms+0x48>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d102      	bne.n	800122e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <process_ms+0x50>)
 800122a:	2201      	movs	r2, #1
 800122c:	601a      	str	r2, [r3, #0]
	if(t)
 800122e:	4b09      	ldr	r3, [pc, #36]	; (8001254 <process_ms+0x54>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d004      	beq.n	8001240 <process_ms+0x40>
		t--;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <process_ms+0x54>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3b01      	subs	r3, #1
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <process_ms+0x54>)
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	20000a24 	.word	0x20000a24
 800124c:	cccccccd 	.word	0xcccccccd
 8001250:	20000a18 	.word	0x20000a18
 8001254:	20000a1c 	.word	0x20000a1c

08001258 <BUTTON_state_machine>:
	Elle doit tre appele en boucle trs rgulirement.
	Prcondition : avoir appel auparavant BUTTON_init();
	Si un appui vient d'tre fait, elle renverra BUTTON_EVENT_SHORT_PRESS ou BUTTON_EVENT_LONG_PRESS
*/
button_event_e BUTTON_state_machine(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
	* 	"state" DOIT GARDER SA VALEUR d'un appel  l'autre de la fonction.
	*	Une place lui est rserve en mmoire de faon permanente
	*	(et non pas temporaire dans la pile !)
	*/

	button_event_e ret = BUTTON_EVENT_NONE;
 800125e:	2300      	movs	r3, #0
 8001260:	71fb      	strb	r3, [r7, #7]
	bool_e current_button;

	if(flag_10ms && initialized)	//le cadencement de cette portion de code  10ms permet d'liminer l'effet des rebonds sur le signal en provenance du bouton.
 8001262:	4b36      	ldr	r3, [pc, #216]	; (800133c <BUTTON_state_machine+0xe4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d05b      	beq.n	8001322 <BUTTON_state_machine+0xca>
 800126a:	4b35      	ldr	r3, [pc, #212]	; (8001340 <BUTTON_state_machine+0xe8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d057      	beq.n	8001322 <BUTTON_state_machine+0xca>
	{
		flag_10ms = FALSE;
 8001272:	4b32      	ldr	r3, [pc, #200]	; (800133c <BUTTON_state_machine+0xe4>)
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
		current_button = !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
 8001278:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127c:	4831      	ldr	r0, [pc, #196]	; (8001344 <BUTTON_state_machine+0xec>)
 800127e:	f004 fdb9 	bl	8005df4 <HAL_GPIO_ReadPin>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	bf0c      	ite	eq
 8001288:	2301      	moveq	r3, #1
 800128a:	2300      	movne	r3, #0
 800128c:	b2db      	uxtb	r3, r3
 800128e:	603b      	str	r3, [r7, #0]
		switch(state)
 8001290:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b03      	cmp	r3, #3
 8001296:	d840      	bhi.n	800131a <BUTTON_state_machine+0xc2>
 8001298:	a201      	add	r2, pc, #4	; (adr r2, 80012a0 <BUTTON_state_machine+0x48>)
 800129a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129e:	bf00      	nop
 80012a0:	080012b1 	.word	0x080012b1
 80012a4:	080012b9 	.word	0x080012b9
 80012a8:	080012d5 	.word	0x080012d5
 80012ac:	08001307 	.word	0x08001307
		{
			case INIT:
				state = WAIT_BUTTON;	//Changement d'tat
 80012b0:	4b25      	ldr	r3, [pc, #148]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012b2:	2201      	movs	r2, #1
 80012b4:	701a      	strb	r2, [r3, #0]
				break;
 80012b6:	e03b      	b.n	8001330 <BUTTON_state_machine+0xd8>
			case WAIT_BUTTON:
				if(current_button)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d033      	beq.n	8001326 <BUTTON_state_machine+0xce>
				{
					printf("[BUTTON      ] button pressed\n");
 80012be:	4823      	ldr	r0, [pc, #140]	; (800134c <BUTTON_state_machine+0xf4>)
 80012c0:	f007 fabe 	bl	8008840 <puts>
					t=LONG_PRESS_DURATION;	//Action ralise sur la transition.
 80012c4:	4b22      	ldr	r3, [pc, #136]	; (8001350 <BUTTON_state_machine+0xf8>)
 80012c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012ca:	601a      	str	r2, [r3, #0]
					state = BUTTON_PRESSED;	//Changement d'tat conditionn  "if(current_button)"
 80012cc:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012ce:	2202      	movs	r2, #2
 80012d0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80012d2:	e028      	b.n	8001326 <BUTTON_state_machine+0xce>
			case BUTTON_PRESSED:
				if(t==0)
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <BUTTON_state_machine+0xf8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d108      	bne.n	80012ee <BUTTON_state_machine+0x96>
				{
					ret = BUTTON_EVENT_LONG_PRESS;
 80012dc:	2302      	movs	r3, #2
 80012de:	71fb      	strb	r3, [r7, #7]
					printf("[BUTTON      ] long press event\n");
 80012e0:	481c      	ldr	r0, [pc, #112]	; (8001354 <BUTTON_state_machine+0xfc>)
 80012e2:	f007 faad 	bl	8008840 <puts>
					state = WAIT_RELEASE;		//le temps est coul, c'tait un appui long !
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <BUTTON_state_machine+0xf0>)
 80012e8:	2203      	movs	r2, #3
 80012ea:	701a      	strb	r2, [r3, #0]
				{
					ret = BUTTON_EVENT_SHORT_PRESS;
					printf("[BUTTON      ] short press event\n");
					state = WAIT_BUTTON;	//le bouton a t relch avant l'coulement du temps, c'tait un appui court !
				}
				break;
 80012ec:	e01d      	b.n	800132a <BUTTON_state_machine+0xd2>
				else if(!current_button)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d11a      	bne.n	800132a <BUTTON_state_machine+0xd2>
					ret = BUTTON_EVENT_SHORT_PRESS;
 80012f4:	2301      	movs	r3, #1
 80012f6:	71fb      	strb	r3, [r7, #7]
					printf("[BUTTON      ] short press event\n");
 80012f8:	4817      	ldr	r0, [pc, #92]	; (8001358 <BUTTON_state_machine+0x100>)
 80012fa:	f007 faa1 	bl	8008840 <puts>
					state = WAIT_BUTTON;	//le bouton a t relch avant l'coulement du temps, c'tait un appui court !
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
				break;
 8001304:	e011      	b.n	800132a <BUTTON_state_machine+0xd2>

			case WAIT_RELEASE:
				if(!current_button)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d110      	bne.n	800132e <BUTTON_state_machine+0xd6>
				{
					printf("[BUTTON      ] release button after long press\n");
 800130c:	4813      	ldr	r0, [pc, #76]	; (800135c <BUTTON_state_machine+0x104>)
 800130e:	f007 fa97 	bl	8008840 <puts>
					state = WAIT_BUTTON;
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <BUTTON_state_machine+0xf0>)
 8001314:	2201      	movs	r2, #1
 8001316:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001318:	e009      	b.n	800132e <BUTTON_state_machine+0xd6>
			default:
				state = INIT;	//N'est jamais sens se produire.
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <BUTTON_state_machine+0xf0>)
 800131c:	2200      	movs	r2, #0
 800131e:	701a      	strb	r2, [r3, #0]
				break;
 8001320:	e006      	b.n	8001330 <BUTTON_state_machine+0xd8>
		}
	}
 8001322:	bf00      	nop
 8001324:	e004      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 8001326:	bf00      	nop
 8001328:	e002      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 800132a:	bf00      	nop
 800132c:	e000      	b.n	8001330 <BUTTON_state_machine+0xd8>
				break;
 800132e:	bf00      	nop
	return ret;
 8001330:	79fb      	ldrb	r3, [r7, #7]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000a18 	.word	0x20000a18
 8001340:	20000a20 	.word	0x20000a20
 8001344:	40011000 	.word	0x40011000
 8001348:	20000a28 	.word	0x20000a28
 800134c:	0800f4c0 	.word	0x0800f4c0
 8001350:	20000a1c 	.word	0x20000a1c
 8001354:	0800f4e0 	.word	0x0800f4e0
 8001358:	0800f500 	.word	0x0800f500
 800135c:	0800f524 	.word	0x0800f524

08001360 <drawCloseButton>:


#include "ecran.h"
#include "tft_ili9341/stm32f1_ili9341.h"

void drawCloseButton(void) {
 8001360:	b590      	push	{r4, r7, lr}
 8001362:	b085      	sub	sp, #20
 8001364:	af02      	add	r7, sp, #8
    // Dclaration d'une instance de la structure Circle
    Circle closeButton;

    // Initialisation des coordonnes du centre du cercle et de son rayon
    closeButton.centerX = 30;
 8001366:	231e      	movs	r3, #30
 8001368:	803b      	strh	r3, [r7, #0]
    closeButton.centerY = 30;
 800136a:	231e      	movs	r3, #30
 800136c:	807b      	strh	r3, [r7, #2]
    closeButton.radius = 20;
 800136e:	2314      	movs	r3, #20
 8001370:	80bb      	strh	r3, [r7, #4]

    // Dessiner un cercle rouge en utilisant les coordonnes et le rayon de la structure Circle
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 8001372:	883b      	ldrh	r3, [r7, #0]
 8001374:	b218      	sxth	r0, r3
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	b219      	sxth	r1, r3
 800137a:	88bb      	ldrh	r3, [r7, #4]
 800137c:	b21a      	sxth	r2, r3
 800137e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001382:	f003 fd0e 	bl	8004da2 <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 8001386:	230a      	movs	r3, #10
 8001388:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 800138a:	883a      	ldrh	r2, [r7, #0]
 800138c:	88fb      	ldrh	r3, [r7, #6]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	b298      	uxth	r0, r3
 8001392:	887a      	ldrh	r2, [r7, #2]
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	b299      	uxth	r1, r3
 800139a:	883a      	ldrh	r2, [r7, #0]
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	4413      	add	r3, r2
 80013a0:	b29c      	uxth	r4, r3
 80013a2:	887a      	ldrh	r2, [r7, #2]
 80013a4:	88fb      	ldrh	r3, [r7, #6]
 80013a6:	4413      	add	r3, r2
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013ae:	9200      	str	r2, [sp, #0]
 80013b0:	4622      	mov	r2, r4
 80013b2:	f003 fb0b 	bl	80049cc <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 80013b6:	883a      	ldrh	r2, [r7, #0]
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	b298      	uxth	r0, r3
 80013be:	887a      	ldrh	r2, [r7, #2]
 80013c0:	88fb      	ldrh	r3, [r7, #6]
 80013c2:	4413      	add	r3, r2
 80013c4:	b299      	uxth	r1, r3
 80013c6:	883a      	ldrh	r2, [r7, #0]
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	4413      	add	r3, r2
 80013cc:	b29c      	uxth	r4, r3
 80013ce:	887a      	ldrh	r2, [r7, #2]
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013da:	9200      	str	r2, [sp, #0]
 80013dc:	4622      	mov	r2, r4
 80013de:	f003 faf5 	bl	80049cc <ILI9341_DrawLine>
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd90      	pop	{r4, r7, pc}

080013ea <isClickedOnRectangle>:


bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 80013ea:	b490      	push	{r4, r7}
 80013ec:	b082      	sub	sp, #8
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	4604      	mov	r4, r0
 80013f2:	4608      	mov	r0, r1
 80013f4:	4611      	mov	r1, r2
 80013f6:	461a      	mov	r2, r3
 80013f8:	4623      	mov	r3, r4
 80013fa:	80fb      	strh	r3, [r7, #6]
 80013fc:	4603      	mov	r3, r0
 80013fe:	80bb      	strh	r3, [r7, #4]
 8001400:	460b      	mov	r3, r1
 8001402:	807b      	strh	r3, [r7, #2]
 8001404:	4613      	mov	r3, r2
 8001406:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 8001408:	88fa      	ldrh	r2, [r7, #6]
 800140a:	887b      	ldrh	r3, [r7, #2]
 800140c:	429a      	cmp	r2, r3
 800140e:	d30d      	bcc.n	800142c <isClickedOnRectangle+0x42>
 8001410:	88fa      	ldrh	r2, [r7, #6]
 8001412:	8a3b      	ldrh	r3, [r7, #16]
 8001414:	429a      	cmp	r2, r3
 8001416:	d809      	bhi.n	800142c <isClickedOnRectangle+0x42>
 8001418:	88ba      	ldrh	r2, [r7, #4]
 800141a:	883b      	ldrh	r3, [r7, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d305      	bcc.n	800142c <isClickedOnRectangle+0x42>
 8001420:	88ba      	ldrh	r2, [r7, #4]
 8001422:	8abb      	ldrh	r3, [r7, #20]
 8001424:	429a      	cmp	r2, r3
 8001426:	d801      	bhi.n	800142c <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 8001428:	2301      	movs	r3, #1
 800142a:	e000      	b.n	800142e <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 800142c:	2300      	movs	r3, #0
    }
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bc90      	pop	{r4, r7}
 8001436:	4770      	bx	lr

08001438 <isClickedOnCircle>:


bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 8001438:	b5b0      	push	{r4, r5, r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	4604      	mov	r4, r0
 8001440:	4608      	mov	r0, r1
 8001442:	4611      	mov	r1, r2
 8001444:	461a      	mov	r2, r3
 8001446:	4623      	mov	r3, r4
 8001448:	80fb      	strh	r3, [r7, #6]
 800144a:	4603      	mov	r3, r0
 800144c:	80bb      	strh	r3, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	807b      	strh	r3, [r7, #2]
 8001452:	4613      	mov	r3, r2
 8001454:	803b      	strh	r3, [r7, #0]
    //int16_t distance_squared = (click_x - circle_x) * (click_x - circle_x) + (click_y - circle_y) * (click_y - circle_y);	// Calculer la distance entre les coordonnes du clic et le centre du cercle
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 8001456:	88fa      	ldrh	r2, [r7, #6]
 8001458:	887b      	ldrh	r3, [r7, #2]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	4618      	mov	r0, r3
 800145e:	f7fe ffd1 	bl	8000404 <__aeabi_i2d>
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800146a:	f00d f861 	bl	800e530 <pow>
 800146e:	4604      	mov	r4, r0
 8001470:	460d      	mov	r5, r1
 8001472:	88ba      	ldrh	r2, [r7, #4]
 8001474:	883b      	ldrh	r3, [r7, #0]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	4618      	mov	r0, r3
 800147a:	f7fe ffc3 	bl	8000404 <__aeabi_i2d>
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001486:	f00d f853 	bl	800e530 <pow>
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4620      	mov	r0, r4
 8001490:	4629      	mov	r1, r5
 8001492:	f7fe fe6b 	bl	800016c <__adddf3>
 8001496:	4602      	mov	r2, r0
 8001498:	460b      	mov	r3, r1
 800149a:	4610      	mov	r0, r2
 800149c:	4619      	mov	r1, r3
 800149e:	f00d f8f3 	bl	800e688 <sqrt>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	4610      	mov	r0, r2
 80014a8:	4619      	mov	r1, r3
 80014aa:	f7ff faed 	bl	8000a88 <__aeabi_d2f>
 80014ae:	4603      	mov	r3, r0
 80014b0:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    //if (distance_squared <= radius * radius) {
    if (distance_squared <= (float)radius ) {
 80014b2:	8c3b      	ldrh	r3, [r7, #32]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fbed 	bl	8000c94 <__aeabi_ui2f>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4619      	mov	r1, r3
 80014be:	68f8      	ldr	r0, [r7, #12]
 80014c0:	f7ff fc98 	bl	8000df4 <__aeabi_fcmple>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 80014ce:	2300      	movs	r3, #0
    }
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bdb0      	pop	{r4, r5, r7, pc}

080014d8 <DrawQuadrilateral>:


void DrawQuadrilateral(Quadrilateral quadrilatere_local){
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b085      	sub	sp, #20
 80014dc:	af02      	add	r7, sp, #8
 80014de:	463b      	mov	r3, r7
 80014e0:	e883 0003 	stmia.w	r3, {r0, r1}
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, ILI9341_COLOR_BLACK);
 80014e4:	8838      	ldrh	r0, [r7, #0]
 80014e6:	8879      	ldrh	r1, [r7, #2]
 80014e8:	88ba      	ldrh	r2, [r7, #4]
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	2400      	movs	r4, #0
 80014ee:	9400      	str	r4, [sp, #0]
 80014f0:	f003 fb4c 	bl	8004b8c <ILI9341_DrawRectangle>
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd90      	pop	{r4, r7, pc}

080014fc <isClicked>:


void isClicked(void) {
 80014fc:	b5b0      	push	{r4, r5, r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af02      	add	r7, sp, #8

	static Quadrilateral static_quadrilateral = {SCREEN_CENTER_X-SCREEN_CENTER_X/4, SCREEN_CENTER_Y-SCREEN_CENTER_Y/4, SCREEN_CENTER_X+SCREEN_CENTER_X/4, SCREEN_CENTER_Y+SCREEN_CENTER_Y/4};
	static Circle static_circle = {30, 30, 15};		// Dfinir et initialiser une instance statique de la structure Circle


	DrawQuadrilateral(static_quadrilateral);		// Dessiner le quadrilatre
 8001502:	4b2e      	ldr	r3, [pc, #184]	; (80015bc <isClicked+0xc0>)
 8001504:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001508:	f7ff ffe6 	bl	80014d8 <DrawQuadrilateral>
	cercle.centerX = 30;
	cercle.centerY = 30;
	cercle.radius = 20;
	*/

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 800150c:	1cb9      	adds	r1, r7, #2
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	2201      	movs	r2, #1
 8001512:	4618      	mov	r0, r3
 8001514:	f003 fe2e 	bl	8005174 <XPT2046_getMedianCoordinates>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d04a      	beq.n	80015b4 <isClicked+0xb8>
	{
		ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <isClicked+0xc4>)
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	b218      	sxth	r0, r3
 8001524:	4b27      	ldr	r3, [pc, #156]	; (80015c4 <isClicked+0xc8>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	b219      	sxth	r1, r3
 800152a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152e:	220f      	movs	r2, #15
 8001530:	f003 fb63 	bl	8004bfa <ILI9341_DrawCircle>
		ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);
 8001534:	88bb      	ldrh	r3, [r7, #4]
 8001536:	b218      	sxth	r0, r3
 8001538:	887b      	ldrh	r3, [r7, #2]
 800153a:	b219      	sxth	r1, r3
 800153c:	231f      	movs	r3, #31
 800153e:	220f      	movs	r2, #15
 8001540:	f003 fb5b 	bl	8004bfa <ILI9341_DrawCircle>
		static_x = x;
 8001544:	88ba      	ldrh	r2, [r7, #4]
 8001546:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <isClicked+0xc4>)
 8001548:	801a      	strh	r2, [r3, #0]
		static_y = y;
 800154a:	887a      	ldrh	r2, [r7, #2]
 800154c:	4b1d      	ldr	r3, [pc, #116]	; (80015c4 <isClicked+0xc8>)
 800154e:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, static_quadrilateral.x1, static_quadrilateral.y1, static_quadrilateral.x2, static_quadrilateral.y2)) {
 8001550:	4b1b      	ldr	r3, [pc, #108]	; (80015c0 <isClicked+0xc4>)
 8001552:	8818      	ldrh	r0, [r3, #0]
 8001554:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <isClicked+0xc8>)
 8001556:	8819      	ldrh	r1, [r3, #0]
 8001558:	4b18      	ldr	r3, [pc, #96]	; (80015bc <isClicked+0xc0>)
 800155a:	881c      	ldrh	r4, [r3, #0]
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <isClicked+0xc0>)
 800155e:	885d      	ldrh	r5, [r3, #2]
 8001560:	4b16      	ldr	r3, [pc, #88]	; (80015bc <isClicked+0xc0>)
 8001562:	889b      	ldrh	r3, [r3, #4]
 8001564:	4a15      	ldr	r2, [pc, #84]	; (80015bc <isClicked+0xc0>)
 8001566:	88d2      	ldrh	r2, [r2, #6]
 8001568:	9201      	str	r2, [sp, #4]
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	462b      	mov	r3, r5
 800156e:	4622      	mov	r2, r4
 8001570:	f7ff ff3b 	bl	80013ea <isClickedOnRectangle>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <isClicked+0x8c>
			printf("before\n");
 800157a:	4813      	ldr	r0, [pc, #76]	; (80015c8 <isClicked+0xcc>)
 800157c:	f007 f960 	bl	8008840 <puts>
			//SERVO_rotation();

			printf("after\n");
 8001580:	4812      	ldr	r0, [pc, #72]	; (80015cc <isClicked+0xd0>)
 8001582:	f007 f95d 	bl	8008840 <puts>
			//printf("test");
			uint16_t a = 3;
			printf("cercle\n");
		}
	}
}
 8001586:	e015      	b.n	80015b4 <isClicked+0xb8>
		else if(isClickedOnCircle(static_x, static_y, static_circle.centerX, static_circle.centerY, static_circle.radius)) {
 8001588:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <isClicked+0xc4>)
 800158a:	8818      	ldrh	r0, [r3, #0]
 800158c:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <isClicked+0xc8>)
 800158e:	8819      	ldrh	r1, [r3, #0]
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <isClicked+0xd4>)
 8001592:	881a      	ldrh	r2, [r3, #0]
 8001594:	4b0e      	ldr	r3, [pc, #56]	; (80015d0 <isClicked+0xd4>)
 8001596:	885c      	ldrh	r4, [r3, #2]
 8001598:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <isClicked+0xd4>)
 800159a:	889b      	ldrh	r3, [r3, #4]
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	4623      	mov	r3, r4
 80015a0:	f7ff ff4a 	bl	8001438 <isClickedOnCircle>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d004      	beq.n	80015b4 <isClicked+0xb8>
			uint16_t a = 3;
 80015aa:	2303      	movs	r3, #3
 80015ac:	80fb      	strh	r3, [r7, #6]
			printf("cercle\n");
 80015ae:	4809      	ldr	r0, [pc, #36]	; (80015d4 <isClicked+0xd8>)
 80015b0:	f007 f946 	bl	8008840 <puts>
}
 80015b4:	bf00      	nop
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bdb0      	pop	{r4, r5, r7, pc}
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000a2a 	.word	0x20000a2a
 80015c4:	20000a2c 	.word	0x20000a2c
 80015c8:	0800f554 	.word	0x0800f554
 80015cc:	0800f55c 	.word	0x0800f55c
 80015d0:	20000008 	.word	0x20000008
 80015d4:	0800f564 	.word	0x0800f564

080015d8 <Screen_init>:


void Screen_init(void){
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	ILI9341_Init();
 80015dc:	f002 ff10 	bl	8004400 <ILI9341_Init>
	XPT2046_init();
 80015e0:	f003 fccc 	bl	8004f7c <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_WHITE);					 //Back Color
 80015e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80015e8:	f003 f938 	bl	800485c <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 80015ec:	2002      	movs	r0, #2
 80015ee:	f003 f9ab 	bl	8004948 <ILI9341_Rotate>

	drawCloseButton();
 80015f2:	f7ff feb5 	bl	8001360 <drawCloseButton>

	//Code temporaire
	static Quadrilateral static_quadrilateral = {SCREEN_CENTER_X-SCREEN_CENTER_X/4, SCREEN_CENTER_Y-SCREEN_CENTER_Y/4, SCREEN_CENTER_X+SCREEN_CENTER_X/4, SCREEN_CENTER_Y+SCREEN_CENTER_Y/4};
	DrawQuadrilateral(static_quadrilateral);		// Dessiner le quadrilatre
 80015f6:	4b03      	ldr	r3, [pc, #12]	; (8001604 <Screen_init+0x2c>)
 80015f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015fc:	f7ff ff6c 	bl	80014d8 <DrawQuadrilateral>
}
 8001600:	bf00      	nop
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000010 	.word	0x20000010

08001608 <scanning_enable>:


bool_e scanning_enable(void) {
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af02      	add	r7, sp, #8

	printf("PRINT SCANNING ENABLE \n");
 800160e:	4823      	ldr	r0, [pc, #140]	; (800169c <scanning_enable+0x94>)
 8001610:	f007 f916 	bl	8008840 <puts>

	static uint16_t static_x,static_y;
	uint16_t x, y, compteur;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001614:	1d39      	adds	r1, r7, #4
 8001616:	1dbb      	adds	r3, r7, #6
 8001618:	2201      	movs	r2, #1
 800161a:	4618      	mov	r0, r3
 800161c:	f003 fdaa 	bl	8005174 <XPT2046_getMedianCoordinates>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d034      	beq.n	8001690 <scanning_enable+0x88>
	{
		ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
 8001626:	4b1e      	ldr	r3, [pc, #120]	; (80016a0 <scanning_enable+0x98>)
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	b218      	sxth	r0, r3
 800162c:	4b1d      	ldr	r3, [pc, #116]	; (80016a4 <scanning_enable+0x9c>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	b219      	sxth	r1, r3
 8001632:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001636:	220f      	movs	r2, #15
 8001638:	f003 fadf 	bl	8004bfa <ILI9341_DrawCircle>
		ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	b218      	sxth	r0, r3
 8001640:	88bb      	ldrh	r3, [r7, #4]
 8001642:	b219      	sxth	r1, r3
 8001644:	231f      	movs	r3, #31
 8001646:	220f      	movs	r2, #15
 8001648:	f003 fad7 	bl	8004bfa <ILI9341_DrawCircle>
		static_x = x;
 800164c:	88fa      	ldrh	r2, [r7, #6]
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <scanning_enable+0x98>)
 8001650:	801a      	strh	r2, [r3, #0]
		static_y = y;
 8001652:	88ba      	ldrh	r2, [r7, #4]
 8001654:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <scanning_enable+0x9c>)
 8001656:	801a      	strh	r2, [r3, #0]

		static Quadrilateral static_quadrilateral = {SCREEN_CENTER_X-SCREEN_CENTER_X/4, SCREEN_CENTER_Y-SCREEN_CENTER_Y/4, SCREEN_CENTER_X+SCREEN_CENTER_X/4, SCREEN_CENTER_Y+SCREEN_CENTER_Y/4};

		if(isClickedOnRectangle(static_x, static_y, static_quadrilateral.x1, static_quadrilateral.y1, static_quadrilateral.x2, static_quadrilateral.y2)) {
 8001658:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <scanning_enable+0x98>)
 800165a:	8818      	ldrh	r0, [r3, #0]
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <scanning_enable+0x9c>)
 800165e:	8819      	ldrh	r1, [r3, #0]
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <scanning_enable+0xa0>)
 8001662:	881c      	ldrh	r4, [r3, #0]
 8001664:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <scanning_enable+0xa0>)
 8001666:	885d      	ldrh	r5, [r3, #2]
 8001668:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <scanning_enable+0xa0>)
 800166a:	889b      	ldrh	r3, [r3, #4]
 800166c:	4a0e      	ldr	r2, [pc, #56]	; (80016a8 <scanning_enable+0xa0>)
 800166e:	88d2      	ldrh	r2, [r2, #6]
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	462b      	mov	r3, r5
 8001676:	4622      	mov	r2, r4
 8001678:	f7ff feb7 	bl	80013ea <isClickedOnRectangle>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d004      	beq.n	800168c <scanning_enable+0x84>
			printf("rectangle\n");
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <scanning_enable+0xa4>)
 8001684:	f007 f8dc 	bl	8008840 <puts>
			return TRUE;
 8001688:	2301      	movs	r3, #1
 800168a:	e002      	b.n	8001692 <scanning_enable+0x8a>
		}
		else{
			return FALSE;
 800168c:	2300      	movs	r3, #0
 800168e:	e000      	b.n	8001692 <scanning_enable+0x8a>
		}
	}
	else{
		return FALSE;
 8001690:	2300      	movs	r3, #0
	}
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bdb0      	pop	{r4, r5, r7, pc}
 800169a:	bf00      	nop
 800169c:	0800f56c 	.word	0x0800f56c
 80016a0:	20000a2e 	.word	0x20000a2e
 80016a4:	20000a30 	.word	0x20000a30
 80016a8:	20000018 	.word	0x20000018
 80016ac:	0800f584 	.word	0x0800f584

080016b0 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
	if(t)
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <process_ms+0x20>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d004      	beq.n	80016c6 <process_ms+0x16>
		t--;
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <process_ms+0x20>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	4a03      	ldr	r2, [pc, #12]	; (80016d0 <process_ms+0x20>)
 80016c4:	6013      	str	r3, [r2, #0]

}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000a34 	.word	0x20000a34

080016d4 <main>:




int main(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 80016da:	f003 feeb 	bl	80054b4 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 80016de:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80016e2:	2001      	movs	r0, #1
 80016e4:	f002 f902 	bl	80038ec <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80016e8:	2201      	movs	r2, #1
 80016ea:	2101      	movs	r1, #1
 80016ec:	2001      	movs	r0, #1
 80016ee:	f001 f9cf 	bl	8002a90 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80016f2:	2303      	movs	r3, #3
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2300      	movs	r3, #0
 80016f8:	2201      	movs	r2, #1
 80016fa:	2120      	movs	r1, #32
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <main+0x58>)
 80016fe:	f000 feab 	bl	8002458 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001702:	2303      	movs	r3, #3
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	2301      	movs	r3, #1
 8001708:	2200      	movs	r2, #0
 800170a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800170e:	4808      	ldr	r0, [pc, #32]	; (8001730 <main+0x5c>)
 8001710:	f000 fea2 	bl	8002458 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001714:	4807      	ldr	r0, [pc, #28]	; (8001734 <main+0x60>)
 8001716:	f002 fe49 	bl	80043ac <Systick_add_callback_function>


	Screen_init();
 800171a:	f7ff ff5d 	bl	80015d8 <Screen_init>
	SERVO_init();
 800171e:	f000 f8a5 	bl	800186c <SERVO_init>
	BUTTON_init();
 8001722:	f7ff fd51 	bl	80011c8 <BUTTON_init>
		//isClicked();
		//HCSR04_demo_state_machine();

		//test_scan = scanning_enable();
		//test_scan = TRUE;
		state_machine();
 8001726:	f000 f807 	bl	8001738 <state_machine>
 800172a:	e7fc      	b.n	8001726 <main+0x52>
 800172c:	40010800 	.word	0x40010800
 8001730:	40011000 	.word	0x40011000
 8001734:	080016b1 	.word	0x080016b1

08001738 <state_machine>:



/**/
static void state_machine(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
		PAUSE,
        SCREEN_DISPLAY,
    }state_e;
    static state_e state = INIT;
    static state_e previous_state = INIT;
    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 800173e:	4b41      	ldr	r3, [pc, #260]	; (8001844 <state_machine+0x10c>)
 8001740:	781a      	ldrb	r2, [r3, #0]
 8001742:	4b41      	ldr	r3, [pc, #260]	; (8001848 <state_machine+0x110>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	bf14      	ite	ne
 800174a:	2301      	movne	r3, #1
 800174c:	2300      	moveq	r3, #0
 800174e:	b2db      	uxtb	r3, r3
 8001750:	60fb      	str	r3, [r7, #12]
    previous_state = state;
 8001752:	4b3c      	ldr	r3, [pc, #240]	; (8001844 <state_machine+0x10c>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	4b3c      	ldr	r3, [pc, #240]	; (8001848 <state_machine+0x110>)
 8001758:	701a      	strb	r2, [r3, #0]
    //bool_e test_scan = FALSE;
    uint16_t distance = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	817b      	strh	r3, [r7, #10]


    bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton
 800175e:	f7ff fd7b 	bl	8001258 <BUTTON_state_machine>
 8001762:	6078      	str	r0, [r7, #4]


    switch(state)
 8001764:	4b37      	ldr	r3, [pc, #220]	; (8001844 <state_machine+0x10c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b04      	cmp	r3, #4
 800176a:	d860      	bhi.n	800182e <state_machine+0xf6>
 800176c:	a201      	add	r2, pc, #4	; (adr r2, 8001774 <state_machine+0x3c>)
 800176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001772:	bf00      	nop
 8001774:	08001789 	.word	0x08001789
 8001778:	08001797 	.word	0x08001797
 800177c:	080017bd 	.word	0x080017bd
 8001780:	080017f9 	.word	0x080017f9
 8001784:	08001815 	.word	0x08001815
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();
             */
            Systick_add_callback_function(&process_ms);
 8001788:	4830      	ldr	r0, [pc, #192]	; (800184c <state_machine+0x114>)
 800178a:	f002 fe0f 	bl	80043ac <Systick_add_callback_function>
            state = MENU_CHOICE;
 800178e:	4b2d      	ldr	r3, [pc, #180]	; (8001844 <state_machine+0x10c>)
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]
            break;
 8001794:	e052      	b.n	800183c <state_machine+0x104>

        case MENU_CHOICE:
            if(entrance)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d002      	beq.n	80017a2 <state_machine+0x6a>
            {
                printf("[STATEMACHINE] choix menu\n");
 800179c:	482c      	ldr	r0, [pc, #176]	; (8001850 <state_machine+0x118>)
 800179e:	f007 f84f 	bl	8008840 <puts>
            }

            test_scan = scanning_enable();
 80017a2:	f7ff ff31 	bl	8001608 <scanning_enable>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4a2a      	ldr	r2, [pc, #168]	; (8001854 <state_machine+0x11c>)
 80017aa:	6013      	str	r3, [r2, #0]

            if (test_scan)
 80017ac:	4b29      	ldr	r3, [pc, #164]	; (8001854 <state_machine+0x11c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d03e      	beq.n	8001832 <state_machine+0xfa>
            {
                state = SCANNING_ENVIRONNEMENT;
 80017b4:	4b23      	ldr	r3, [pc, #140]	; (8001844 <state_machine+0x10c>)
 80017b6:	2202      	movs	r2, #2
 80017b8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80017ba:	e03a      	b.n	8001832 <state_machine+0xfa>

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <state_machine+0x90>
            {
                printf("[STATEMACHINE] scanne l'environnement\n");
 80017c2:	4825      	ldr	r0, [pc, #148]	; (8001858 <state_machine+0x120>)
 80017c4:	f007 f83c 	bl	8008840 <puts>
                //distance = HCSR04_state_machine();

                //HCSR04_demo_state_machine();
            }

            HCSR04_state_machine();
 80017c8:	f000 f8a2 	bl	8001910 <HCSR04_state_machine>
            SERVO_rotation();
 80017cc:	f000 f886 	bl	80018dc <SERVO_rotation>
            isClicked();
 80017d0:	f7ff fe94 	bl	80014fc <isClicked>

            printf("print scanning environnment %u\n", DISTANCE_GLOBAL);
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <state_machine+0x124>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	4619      	mov	r1, r3
 80017da:	4821      	ldr	r0, [pc, #132]	; (8001860 <state_machine+0x128>)
 80017dc:	f006 ffd8 	bl	8008790 <printf>

            if (DISTANCE_GLOBAL > 0)
 80017e0:	4b1e      	ldr	r3, [pc, #120]	; (800185c <state_machine+0x124>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <state_machine+0xb8>
            //if (distance > 0)
            {
                state = SCREEN_DISPLAY;
 80017e8:	4b16      	ldr	r3, [pc, #88]	; (8001844 <state_machine+0x10c>)
 80017ea:	2204      	movs	r2, #4
 80017ec:	701a      	strb	r2, [r3, #0]
            }
            else{
            	//state = SCANNING_ENVIRONNEMENT;
            	state = PAUSE;
            }
            break;
 80017ee:	e025      	b.n	800183c <state_machine+0x104>
            	state = PAUSE;
 80017f0:	4b14      	ldr	r3, [pc, #80]	; (8001844 <state_machine+0x10c>)
 80017f2:	2203      	movs	r2, #3
 80017f4:	701a      	strb	r2, [r3, #0]
            break;
 80017f6:	e021      	b.n	800183c <state_machine+0x104>

        case PAUSE:
			if(entrance) {
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d002      	beq.n	8001804 <state_machine+0xcc>
				t = 100;
 80017fe:	4b19      	ldr	r3, [pc, #100]	; (8001864 <state_machine+0x12c>)
 8001800:	2264      	movs	r2, #100	; 0x64
 8001802:	601a      	str	r2, [r3, #0]
			}

			if(!t) {
 8001804:	4b17      	ldr	r3, [pc, #92]	; (8001864 <state_machine+0x12c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d114      	bne.n	8001836 <state_machine+0xfe>
				state = SCANNING_ENVIRONNEMENT;
 800180c:	4b0d      	ldr	r3, [pc, #52]	; (8001844 <state_machine+0x10c>)
 800180e:	2202      	movs	r2, #2
 8001810:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001812:	e010      	b.n	8001836 <state_machine+0xfe>

        case SCREEN_DISPLAY:
            if(entrance)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d00f      	beq.n	800183a <state_machine+0x102>
            	//char *str = "Distance : ";
            	//sprintf(str, "%u", distance);

            	//printf("print machine etat %d\n", distance);

            	printf("print screen display %u\n", DISTANCE_GLOBAL);
 800181a:	4b10      	ldr	r3, [pc, #64]	; (800185c <state_machine+0x124>)
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	4811      	ldr	r0, [pc, #68]	; (8001868 <state_machine+0x130>)
 8001822:	f006 ffb5 	bl	8008790 <printf>

            	//ILI9341_Puts(200, 150, str, &Font_11x18, ILI9341_COLOR_BLACK,ILI9341_COLOR_WHITE);
                state = SCANNING_ENVIRONNEMENT;
 8001826:	4b07      	ldr	r3, [pc, #28]	; (8001844 <state_machine+0x10c>)
 8001828:	2202      	movs	r2, #2
 800182a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800182c:	e005      	b.n	800183a <state_machine+0x102>
        default:
            break;
 800182e:	bf00      	nop
 8001830:	e004      	b.n	800183c <state_machine+0x104>
            break;
 8001832:	bf00      	nop
 8001834:	e002      	b.n	800183c <state_machine+0x104>
			break;
 8001836:	bf00      	nop
 8001838:	e000      	b.n	800183c <state_machine+0x104>
            break;
 800183a:	bf00      	nop
    }
}
 800183c:	bf00      	nop
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000a38 	.word	0x20000a38
 8001848:	20000a39 	.word	0x20000a39
 800184c:	080016b1 	.word	0x080016b1
 8001850:	0800f590 	.word	0x0800f590
 8001854:	200010c0 	.word	0x200010c0
 8001858:	0800f5ac 	.word	0x0800f5ac
 800185c:	200010bc 	.word	0x200010bc
 8001860:	0800f5d4 	.word	0x0800f5d4
 8001864:	20000a34 	.word	0x20000a34
 8001868:	0800f5f4 	.word	0x0800f5f4

0800186c <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8001872:	2200      	movs	r2, #0
 8001874:	f242 7110 	movw	r1, #10000	; 0x2710
 8001878:	2000      	movs	r0, #0
 800187a:	f001 fadd 	bl	8002e38 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
 800187e:	2300      	movs	r3, #0
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	2300      	movs	r3, #0
 8001884:	2296      	movs	r2, #150	; 0x96
 8001886:	2108      	movs	r1, #8
 8001888:	2000      	movs	r0, #0
 800188a:	f001 fc6b 	bl	8003164 <TIMER_enable_PWM>
    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 800188e:	2000      	movs	r0, #0
 8001890:	f000 f804 	bl	800189c <SERVO_set_position>
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <SERVO_set_position>:


void SERVO_set_position(uint16_t position){
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 80018a6:	4a0c      	ldr	r2, [pc, #48]	; (80018d8 <SERVO_set_position+0x3c>)
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 80018ac:	2200      	movs	r2, #0
 80018ae:	f242 7110 	movw	r1, #10000	; 0x2710
 80018b2:	2000      	movs	r0, #0
 80018b4:	f001 fac0 	bl	8002e38 <TIMER_run_us>
    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_3, position+100);
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	3364      	adds	r3, #100	; 0x64
 80018bc:	b29b      	uxth	r3, r3
 80018be:	461a      	mov	r2, r3
 80018c0:	2108      	movs	r1, #8
 80018c2:	2000      	movs	r0, #0
 80018c4:	f001 feca 	bl	800365c <TIMER_set_duty>
    HAL_Delay(300);
 80018c8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80018cc:	f003 fe54 	bl	8005578 <HAL_Delay>

}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000a3a 	.word	0x20000a3a

080018dc <SERVO_rotation>:

void SERVO_rotation(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
    static uint16_t position = 0;
    position = (position > 180)?0:(position+10); //de 0  100%, par pas de 1%
 80018e0:	4b0a      	ldr	r3, [pc, #40]	; (800190c <SERVO_rotation+0x30>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	2bb4      	cmp	r3, #180	; 0xb4
 80018e6:	d804      	bhi.n	80018f2 <SERVO_rotation+0x16>
 80018e8:	4b08      	ldr	r3, [pc, #32]	; (800190c <SERVO_rotation+0x30>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	330a      	adds	r3, #10
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	e000      	b.n	80018f4 <SERVO_rotation+0x18>
 80018f2:	2300      	movs	r3, #0
 80018f4:	4a05      	ldr	r2, [pc, #20]	; (800190c <SERVO_rotation+0x30>)
 80018f6:	8013      	strh	r3, [r2, #0]
    SERVO_set_position(position);
 80018f8:	4b04      	ldr	r3, [pc, #16]	; (800190c <SERVO_rotation+0x30>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ffcd 	bl	800189c <SERVO_set_position>

    HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
 8001902:	200a      	movs	r0, #10
 8001904:	f003 fe38 	bl	8005578 <HAL_Delay>
}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000a3c 	.word	0x20000a3c

08001910 <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 8001916:	f000 fa13 	bl	8001d40 <HCSR04_process_main>


	switch(state)
 800191a:	4b44      	ldr	r3, [pc, #272]	; (8001a2c <HCSR04_state_machine+0x11c>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b05      	cmp	r3, #5
 8001920:	d87b      	bhi.n	8001a1a <HCSR04_state_machine+0x10a>
 8001922:	a201      	add	r2, pc, #4	; (adr r2, 8001928 <HCSR04_state_machine+0x18>)
 8001924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001928:	08001941 	.word	0x08001941
 800192c:	08001a1b 	.word	0x08001a1b
 8001930:	08001973 	.word	0x08001973
 8001934:	08001a1b 	.word	0x08001a1b
 8001938:	0800198f 	.word	0x0800198f
 800193c:	08001a03 	.word	0x08001a03
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 8001940:	2340      	movs	r3, #64	; 0x40
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <HCSR04_state_machine+0x120>)
 8001946:	2280      	movs	r2, #128	; 0x80
 8001948:	493a      	ldr	r1, [pc, #232]	; (8001a34 <HCSR04_state_machine+0x124>)
 800194a:	483b      	ldr	r0, [pc, #236]	; (8001a38 <HCSR04_state_machine+0x128>)
 800194c:	f000 f884 	bl	8001a58 <HCSR04_add>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d006      	beq.n	8001964 <HCSR04_state_machine+0x54>
			{
				printf("HCSR04 non ajout - erreur gnante\n");
 8001956:	4839      	ldr	r0, [pc, #228]	; (8001a3c <HCSR04_state_machine+0x12c>)
 8001958:	f006 ff72 	bl	8008840 <puts>
				state = FAIL;
 800195c:	4b33      	ldr	r3, [pc, #204]	; (8001a2c <HCSR04_state_machine+0x11c>)
 800195e:	2201      	movs	r2, #1
 8001960:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8001962:	e05f      	b.n	8001a24 <HCSR04_state_machine+0x114>
				printf("HCSR04 ajout\n");
 8001964:	4836      	ldr	r0, [pc, #216]	; (8001a40 <HCSR04_state_machine+0x130>)
 8001966:	f006 ff6b 	bl	8008840 <puts>
				state = LAUNCH_MEASURE;
 800196a:	4b30      	ldr	r3, [pc, #192]	; (8001a2c <HCSR04_state_machine+0x11c>)
 800196c:	2202      	movs	r2, #2
 800196e:	701a      	strb	r2, [r3, #0]
			break;
 8001970:	e058      	b.n	8001a24 <HCSR04_state_machine+0x114>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8001972:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <HCSR04_state_machine+0x128>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f8d6 	bl	8001b28 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 800197c:	f003 fdf2 	bl	8005564 <HAL_GetTick>
 8001980:	4603      	mov	r3, r0
 8001982:	4a30      	ldr	r2, [pc, #192]	; (8001a44 <HCSR04_state_machine+0x134>)
 8001984:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8001986:	4b29      	ldr	r3, [pc, #164]	; (8001a2c <HCSR04_state_machine+0x11c>)
 8001988:	2204      	movs	r2, #4
 800198a:	701a      	strb	r2, [r3, #0]
			break;
 800198c:	e04a      	b.n	8001a24 <HCSR04_state_machine+0x114>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <HCSR04_state_machine+0x128>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	1dba      	adds	r2, r7, #6
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f000 fad2 	bl	8001f40 <HCSR04_get_value>
 800199c:	4603      	mov	r3, r0
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d83d      	bhi.n	8001a1e <HCSR04_state_machine+0x10e>
 80019a2:	a201      	add	r2, pc, #4	; (adr r2, 80019a8 <HCSR04_state_machine+0x98>)
 80019a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a8:	080019b9 	.word	0x080019b9
 80019ac:	080019d7 	.word	0x080019d7
 80019b0:	080019ff 	.word	0x080019ff
 80019b4:	080019eb 	.word	0x080019eb
			{
				case HAL_BUSY:
					//rien  faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 80019b8:	4b1f      	ldr	r3, [pc, #124]	; (8001a38 <HCSR04_state_machine+0x128>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
 80019be:	88fb      	ldrh	r3, [r7, #6]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4821      	ldr	r0, [pc, #132]	; (8001a48 <HCSR04_state_machine+0x138>)
 80019c4:	f006 fee4 	bl	8008790 <printf>

					DISTANCE_GLOBAL = distance;
 80019c8:	88fa      	ldrh	r2, [r7, #6]
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <HCSR04_state_machine+0x13c>)
 80019cc:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 80019ce:	4b17      	ldr	r3, [pc, #92]	; (8001a2c <HCSR04_state_machine+0x11c>)
 80019d0:	2205      	movs	r2, #5
 80019d2:	701a      	strb	r2, [r3, #0]
					break;
 80019d4:	e014      	b.n	8001a00 <HCSR04_state_machine+0xf0>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
 80019d6:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <HCSR04_state_machine+0x128>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	4619      	mov	r1, r3
 80019dc:	481c      	ldr	r0, [pc, #112]	; (8001a50 <HCSR04_state_machine+0x140>)
 80019de:	f006 fed7 	bl	8008790 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80019e2:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HCSR04_state_machine+0x11c>)
 80019e4:	2205      	movs	r2, #5
 80019e6:	701a      	strb	r2, [r3, #0]
					break;
 80019e8:	e00a      	b.n	8001a00 <HCSR04_state_machine+0xf0>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <HCSR04_state_machine+0x128>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	4619      	mov	r1, r3
 80019f0:	4818      	ldr	r0, [pc, #96]	; (8001a54 <HCSR04_state_machine+0x144>)
 80019f2:	f006 fecd 	bl	8008790 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 80019f6:	4b0d      	ldr	r3, [pc, #52]	; (8001a2c <HCSR04_state_machine+0x11c>)
 80019f8:	2205      	movs	r2, #5
 80019fa:	701a      	strb	r2, [r3, #0]
					break;
 80019fc:	e000      	b.n	8001a00 <HCSR04_state_machine+0xf0>
					break;
 80019fe:	bf00      	nop
			}
			break;
 8001a00:	e00d      	b.n	8001a1e <HCSR04_state_machine+0x10e>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8001a02:	f003 fdaf 	bl	8005564 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <HCSR04_state_machine+0x134>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	3364      	adds	r3, #100	; 0x64
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d907      	bls.n	8001a22 <HCSR04_state_machine+0x112>
				state = LAUNCH_MEASURE;
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HCSR04_state_machine+0x11c>)
 8001a14:	2202      	movs	r2, #2
 8001a16:	701a      	strb	r2, [r3, #0]
			break;
 8001a18:	e003      	b.n	8001a22 <HCSR04_state_machine+0x112>
		default:
			break;
 8001a1a:	bf00      	nop
 8001a1c:	e002      	b.n	8001a24 <HCSR04_state_machine+0x114>
			break;
 8001a1e:	bf00      	nop
 8001a20:	e000      	b.n	8001a24 <HCSR04_state_machine+0x114>
			break;
 8001a22:	bf00      	nop
	}
}
 8001a24:	bf00      	nop
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000ae4 	.word	0x20000ae4
 8001a30:	40010c00 	.word	0x40010c00
 8001a34:	40011000 	.word	0x40011000
 8001a38:	20000ae5 	.word	0x20000ae5
 8001a3c:	0800f610 	.word	0x0800f610
 8001a40:	0800f634 	.word	0x0800f634
 8001a44:	20000ae8 	.word	0x20000ae8
 8001a48:	0800f644 	.word	0x0800f644
 8001a4c:	200010bc 	.word	0x200010bc
 8001a50:	0800f660 	.word	0x0800f660
 8001a54:	0800f68c 	.word	0x0800f68c

08001a58 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af02      	add	r7, sp, #8
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	603b      	str	r3, [r7, #0]
 8001a64:	4613      	mov	r3, r2
 8001a66:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	75bb      	strb	r3, [r7, #22]
 8001a70:	e04c      	b.n	8001b0c <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8001a72:	7dbb      	ldrb	r3, [r7, #22]
 8001a74:	4a29      	ldr	r2, [pc, #164]	; (8001b1c <HCSR04_add+0xc4>)
 8001a76:	015b      	lsls	r3, r3, #5
 8001a78:	4413      	add	r3, r2
 8001a7a:	330e      	adds	r3, #14
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d141      	bne.n	8001b06 <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	7dba      	ldrb	r2, [r7, #22]
 8001a86:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8001a88:	7dbb      	ldrb	r3, [r7, #22]
 8001a8a:	4a24      	ldr	r2, [pc, #144]	; (8001b1c <HCSR04_add+0xc4>)
 8001a8c:	015b      	lsls	r3, r3, #5
 8001a8e:	4413      	add	r3, r2
 8001a90:	330e      	adds	r3, #14
 8001a92:	2201      	movs	r2, #1
 8001a94:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8001a96:	7dbb      	ldrb	r3, [r7, #22]
 8001a98:	4a20      	ldr	r2, [pc, #128]	; (8001b1c <HCSR04_add+0xc4>)
 8001a9a:	015b      	lsls	r3, r3, #5
 8001a9c:	4413      	add	r3, r2
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8001aa2:	7dbb      	ldrb	r3, [r7, #22]
 8001aa4:	4a1d      	ldr	r2, [pc, #116]	; (8001b1c <HCSR04_add+0xc4>)
 8001aa6:	015b      	lsls	r3, r3, #5
 8001aa8:	4413      	add	r3, r2
 8001aaa:	3304      	adds	r3, #4
 8001aac:	88fa      	ldrh	r2, [r7, #6]
 8001aae:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8001ab0:	7dbb      	ldrb	r3, [r7, #22]
 8001ab2:	4a1a      	ldr	r2, [pc, #104]	; (8001b1c <HCSR04_add+0xc4>)
 8001ab4:	015b      	lsls	r3, r3, #5
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3308      	adds	r3, #8
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8001abe:	7dbb      	ldrb	r3, [r7, #22]
 8001ac0:	4a16      	ldr	r2, [pc, #88]	; (8001b1c <HCSR04_add+0xc4>)
 8001ac2:	015b      	lsls	r3, r3, #5
 8001ac4:	4413      	add	r3, r2
 8001ac6:	330c      	adds	r3, #12
 8001ac8:	8c3a      	ldrh	r2, [r7, #32]
 8001aca:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8001acc:	8c39      	ldrh	r1, [r7, #32]
 8001ace:	2303      	movs	r3, #3
 8001ad0:	9300      	str	r3, [sp, #0]
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <HCSR04_add+0xc8>)
 8001ad6:	6838      	ldr	r0, [r7, #0]
 8001ad8:	f000 fcbe 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001adc:	88f9      	ldrh	r1, [r7, #6]
 8001ade:	2303      	movs	r3, #3
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	68b8      	ldr	r0, [r7, #8]
 8001ae8:	f000 fcb6 	bl	8002458 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8001aec:	8c3b      	ldrh	r3, [r7, #32]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 fb04 	bl	80020fc <EXTI_gpiopin_to_pin_number>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2201      	movs	r2, #1
 8001af8:	4619      	mov	r1, r3
 8001afa:	480a      	ldr	r0, [pc, #40]	; (8001b24 <HCSR04_add+0xcc>)
 8001afc:	f000 fa96 	bl	800202c <EXTIT_set_callback>
			ret = HAL_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	75fb      	strb	r3, [r7, #23]
			break;
 8001b04:	e005      	b.n	8001b12 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8001b06:	7dbb      	ldrb	r3, [r7, #22]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	75bb      	strb	r3, [r7, #22]
 8001b0c:	7dbb      	ldrb	r3, [r7, #22]
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d9af      	bls.n	8001a72 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8001b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000a40 	.word	0x20000a40
 8001b20:	10310000 	.word	0x10310000
 8001b24:	08001b69 	.word	0x08001b69

08001b28 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <HCSR04_run_measure+0x38>)
 8001b36:	015b      	lsls	r3, r3, #5
 8001b38:	4413      	add	r3, r2
 8001b3a:	330e      	adds	r3, #14
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d009      	beq.n	8001b56 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8001b42:	4b08      	ldr	r3, [pc, #32]	; (8001b64 <HCSR04_run_measure+0x3c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d101      	bne.n	8001b4e <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8001b4a:	f000 f8e1 	bl	8001d10 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f000 f881 	bl	8001c58 <HCSR04_trig>
	}
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000a40 	.word	0x20000a40
 8001b64:	20000ae0 	.word	0x20000ae0

08001b68 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8001b68:	b590      	push	{r4, r7, lr}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	73fb      	strb	r3, [r7, #15]
 8001b76:	e063      	b.n	8001c40 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	4a36      	ldr	r2, [pc, #216]	; (8001c54 <HCSR04_callback+0xec>)
 8001b7c:	015b      	lsls	r3, r3, #5
 8001b7e:	4413      	add	r3, r2
 8001b80:	330c      	adds	r3, #12
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	88fa      	ldrh	r2, [r7, #6]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d157      	bne.n	8001c3a <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
 8001b8c:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <HCSR04_callback+0xec>)
 8001b8e:	015b      	lsls	r3, r3, #5
 8001b90:	4413      	add	r3, r2
 8001b92:	330e      	adds	r3, #14
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d123      	bne.n	8001be2 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	4a2d      	ldr	r2, [pc, #180]	; (8001c54 <HCSR04_callback+0xec>)
 8001b9e:	015b      	lsls	r3, r3, #5
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3308      	adds	r3, #8
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	492a      	ldr	r1, [pc, #168]	; (8001c54 <HCSR04_callback+0xec>)
 8001baa:	015b      	lsls	r3, r3, #5
 8001bac:	440b      	add	r3, r1
 8001bae:	330c      	adds	r3, #12
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	f004 f91d 	bl	8005df4 <HAL_GPIO_ReadPin>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d143      	bne.n	8001c48 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8001bc0:	7bfc      	ldrb	r4, [r7, #15]
 8001bc2:	f000 f89d 	bl	8001d00 <HCSR04_ReadTimerUs>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	4922      	ldr	r1, [pc, #136]	; (8001c54 <HCSR04_callback+0xec>)
 8001bca:	0163      	lsls	r3, r4, #5
 8001bcc:	440b      	add	r3, r1
 8001bce:	3318      	adds	r3, #24
 8001bd0:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	4a1f      	ldr	r2, [pc, #124]	; (8001c54 <HCSR04_callback+0xec>)
 8001bd6:	015b      	lsls	r3, r3, #5
 8001bd8:	4413      	add	r3, r2
 8001bda:	330e      	adds	r3, #14
 8001bdc:	2204      	movs	r2, #4
 8001bde:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8001be0:	e032      	b.n	8001c48 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	4a1b      	ldr	r2, [pc, #108]	; (8001c54 <HCSR04_callback+0xec>)
 8001be6:	015b      	lsls	r3, r3, #5
 8001be8:	4413      	add	r3, r2
 8001bea:	330e      	adds	r3, #14
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d12a      	bne.n	8001c48 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <HCSR04_callback+0xec>)
 8001bf6:	015b      	lsls	r3, r3, #5
 8001bf8:	4413      	add	r3, r2
 8001bfa:	3308      	adds	r3, #8
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	7bfb      	ldrb	r3, [r7, #15]
 8001c00:	4914      	ldr	r1, [pc, #80]	; (8001c54 <HCSR04_callback+0xec>)
 8001c02:	015b      	lsls	r3, r3, #5
 8001c04:	440b      	add	r3, r1
 8001c06:	330c      	adds	r3, #12
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	f004 f8f1 	bl	8005df4 <HAL_GPIO_ReadPin>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d117      	bne.n	8001c48 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8001c18:	7bfc      	ldrb	r4, [r7, #15]
 8001c1a:	f000 f871 	bl	8001d00 <HCSR04_ReadTimerUs>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	490c      	ldr	r1, [pc, #48]	; (8001c54 <HCSR04_callback+0xec>)
 8001c22:	0163      	lsls	r3, r4, #5
 8001c24:	440b      	add	r3, r1
 8001c26:	3314      	adds	r3, #20
 8001c28:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	4a09      	ldr	r2, [pc, #36]	; (8001c54 <HCSR04_callback+0xec>)
 8001c2e:	015b      	lsls	r3, r3, #5
 8001c30:	4413      	add	r3, r2
 8001c32:	330e      	adds	r3, #14
 8001c34:	2205      	movs	r2, #5
 8001c36:	701a      	strb	r2, [r3, #0]
			break;
 8001c38:	e006      	b.n	8001c48 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	d998      	bls.n	8001b78 <HCSR04_callback+0x10>
		}
	}
}
 8001c46:	e000      	b.n	8001c4a <HCSR04_callback+0xe2>
			break;
 8001c48:	bf00      	nop
}
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd90      	pop	{r4, r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000a40 	.word	0x20000a40

08001c58 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	4a25      	ldr	r2, [pc, #148]	; (8001cfc <HCSR04_trig+0xa4>)
 8001c66:	015b      	lsls	r3, r3, #5
 8001c68:	4413      	add	r3, r2
 8001c6a:	330e      	adds	r3, #14
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d03f      	beq.n	8001cf2 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	4a21      	ldr	r2, [pc, #132]	; (8001cfc <HCSR04_trig+0xa4>)
 8001c76:	015b      	lsls	r3, r3, #5
 8001c78:	4413      	add	r3, r2
 8001c7a:	330e      	adds	r3, #14
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	4a1e      	ldr	r2, [pc, #120]	; (8001cfc <HCSR04_trig+0xa4>)
 8001c84:	015b      	lsls	r3, r3, #5
 8001c86:	4413      	add	r3, r2
 8001c88:	6818      	ldr	r0, [r3, #0]
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <HCSR04_trig+0xa4>)
 8001c8e:	015b      	lsls	r3, r3, #5
 8001c90:	4413      	add	r3, r2
 8001c92:	3304      	adds	r3, #4
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	2201      	movs	r2, #1
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f004 f8c2 	bl	8005e22 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 8001c9e:	f000 f82f 	bl	8001d00 <HCSR04_ReadTimerUs>
 8001ca2:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8001ca4:	bf00      	nop
 8001ca6:	f000 f82b 	bl	8001d00 <HCSR04_ReadTimerUs>
 8001caa:	4602      	mov	r2, r0
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b09      	cmp	r3, #9
 8001cb2:	d9f8      	bls.n	8001ca6 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	4a11      	ldr	r2, [pc, #68]	; (8001cfc <HCSR04_trig+0xa4>)
 8001cb8:	015b      	lsls	r3, r3, #5
 8001cba:	4413      	add	r3, r2
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <HCSR04_trig+0xa4>)
 8001cc2:	015b      	lsls	r3, r3, #5
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	881b      	ldrh	r3, [r3, #0]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f004 f8a8 	bl	8005e22 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	4a09      	ldr	r2, [pc, #36]	; (8001cfc <HCSR04_trig+0xa4>)
 8001cd6:	015b      	lsls	r3, r3, #5
 8001cd8:	4413      	add	r3, r2
 8001cda:	330e      	adds	r3, #14
 8001cdc:	2203      	movs	r2, #3
 8001cde:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8001ce0:	79fc      	ldrb	r4, [r7, #7]
 8001ce2:	f003 fc3f 	bl	8005564 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	4904      	ldr	r1, [pc, #16]	; (8001cfc <HCSR04_trig+0xa4>)
 8001cea:	0163      	lsls	r3, r4, #5
 8001cec:	440b      	add	r3, r1
 8001cee:	3310      	adds	r3, #16
 8001cf0:	601a      	str	r2, [r3, #0]
	}
}
 8001cf2:	bf00      	nop
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd90      	pop	{r4, r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000a40 	.word	0x20000a40

08001d00 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f001 f9df 	bl	80030c8 <TIMER_read>
 8001d0a:	4603      	mov	r3, r0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8001d14:	2200      	movs	r2, #0
 8001d16:	f242 7110 	movw	r1, #10000	; 0x2710
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f001 f88c 	bl	8002e38 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8001d20:	21a0      	movs	r1, #160	; 0xa0
 8001d22:	2000      	movs	r0, #0
 8001d24:	f001 fa06 	bl	8003134 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8001d28:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	f001 f9df 	bl	80030f0 <TIMER_set_period>
	timer_is_running = TRUE;
 8001d32:	4b02      	ldr	r3, [pc, #8]	; (8001d3c <HCSR04_RunTimerUs+0x2c>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000ae0 	.word	0x20000ae0

08001d40 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	71fb      	strb	r3, [r7, #7]
 8001d4a:	e04e      	b.n	8001dea <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001d4c:	79fb      	ldrb	r3, [r7, #7]
 8001d4e:	4a2b      	ldr	r2, [pc, #172]	; (8001dfc <HCSR04_process_main+0xbc>)
 8001d50:	015b      	lsls	r3, r3, #5
 8001d52:	4413      	add	r3, r2
 8001d54:	330e      	adds	r3, #14
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d840      	bhi.n	8001dde <HCSR04_process_main+0x9e>
 8001d5c:	a201      	add	r2, pc, #4	; (adr r2, 8001d64 <HCSR04_process_main+0x24>)
 8001d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d62:	bf00      	nop
 8001d64:	08001ddf 	.word	0x08001ddf
 8001d68:	08001ddf 	.word	0x08001ddf
 8001d6c:	08001ddf 	.word	0x08001ddf
 8001d70:	08001d89 	.word	0x08001d89
 8001d74:	08001d89 	.word	0x08001d89
 8001d78:	08001db1 	.word	0x08001db1
 8001d7c:	08001ddf 	.word	0x08001ddf
 8001d80:	08001ddf 	.word	0x08001ddf
 8001d84:	08001ddf 	.word	0x08001ddf
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001d88:	f003 fbec 	bl	8005564 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	491a      	ldr	r1, [pc, #104]	; (8001dfc <HCSR04_process_main+0xbc>)
 8001d92:	015b      	lsls	r3, r3, #5
 8001d94:	440b      	add	r3, r1
 8001d96:	3310      	adds	r3, #16
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b96      	cmp	r3, #150	; 0x96
 8001d9e:	d920      	bls.n	8001de2 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	4a16      	ldr	r2, [pc, #88]	; (8001dfc <HCSR04_process_main+0xbc>)
 8001da4:	015b      	lsls	r3, r3, #5
 8001da6:	4413      	add	r3, r2
 8001da8:	330e      	adds	r3, #14
 8001daa:	2206      	movs	r2, #6
 8001dac:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001dae:	e018      	b.n	8001de2 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 f824 	bl	8001e00 <HCSR04_compute_distance>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d107      	bne.n	8001dce <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	4a0e      	ldr	r2, [pc, #56]	; (8001dfc <HCSR04_process_main+0xbc>)
 8001dc2:	015b      	lsls	r3, r3, #5
 8001dc4:	4413      	add	r3, r2
 8001dc6:	330e      	adds	r3, #14
 8001dc8:	2208      	movs	r2, #8
 8001dca:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8001dcc:	e00a      	b.n	8001de4 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <HCSR04_process_main+0xbc>)
 8001dd2:	015b      	lsls	r3, r3, #5
 8001dd4:	4413      	add	r3, r2
 8001dd6:	330e      	adds	r3, #14
 8001dd8:	2207      	movs	r2, #7
 8001dda:	701a      	strb	r2, [r3, #0]
				break;
 8001ddc:	e002      	b.n	8001de4 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8001dde:	bf00      	nop
 8001de0:	e000      	b.n	8001de4 <HCSR04_process_main+0xa4>
				break;
 8001de2:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	3301      	adds	r3, #1
 8001de8:	71fb      	strb	r3, [r7, #7]
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	2b04      	cmp	r3, #4
 8001dee:	d9ad      	bls.n	8001d4c <HCSR04_process_main+0xc>
		}
	}
}
 8001df0:	bf00      	nop
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000a40 	.word	0x20000a40

08001e00 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	4a48      	ldr	r2, [pc, #288]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e0e:	015b      	lsls	r3, r3, #5
 8001e10:	4413      	add	r3, r2
 8001e12:	331c      	adds	r3, #28
 8001e14:	2200      	movs	r2, #0
 8001e16:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	4a45      	ldr	r2, [pc, #276]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e1c:	015b      	lsls	r3, r3, #5
 8001e1e:	4413      	add	r3, r2
 8001e20:	330e      	adds	r3, #14
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b05      	cmp	r3, #5
 8001e26:	d001      	beq.n	8001e2c <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e07d      	b.n	8001f28 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	4a40      	ldr	r2, [pc, #256]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e30:	015b      	lsls	r3, r3, #5
 8001e32:	4413      	add	r3, r2
 8001e34:	3314      	adds	r3, #20
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	493d      	ldr	r1, [pc, #244]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e3c:	015b      	lsls	r3, r3, #5
 8001e3e:	440b      	add	r3, r1
 8001e40:	3318      	adds	r3, #24
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d20e      	bcs.n	8001e66 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	4a39      	ldr	r2, [pc, #228]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e4c:	015b      	lsls	r3, r3, #5
 8001e4e:	4413      	add	r3, r2
 8001e50:	3314      	adds	r3, #20
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	79fa      	ldrb	r2, [r7, #7]
 8001e56:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001e5a:	3340      	adds	r3, #64	; 0x40
 8001e5c:	4934      	ldr	r1, [pc, #208]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e5e:	0152      	lsls	r2, r2, #5
 8001e60:	440a      	add	r2, r1
 8001e62:	3214      	adds	r2, #20
 8001e64:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	4a31      	ldr	r2, [pc, #196]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e6a:	015b      	lsls	r3, r3, #5
 8001e6c:	4413      	add	r3, r2
 8001e6e:	3314      	adds	r3, #20
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	492e      	ldr	r1, [pc, #184]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e76:	015b      	lsls	r3, r3, #5
 8001e78:	440b      	add	r3, r1
 8001e7a:	3318      	adds	r3, #24
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d201      	bcs.n	8001e86 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e050      	b.n	8001f28 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	4a29      	ldr	r2, [pc, #164]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e8a:	015b      	lsls	r3, r3, #5
 8001e8c:	4413      	add	r3, r2
 8001e8e:	3314      	adds	r3, #20
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	4926      	ldr	r1, [pc, #152]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001e96:	015b      	lsls	r3, r3, #5
 8001e98:	440b      	add	r3, r1
 8001e9a:	3318      	adds	r3, #24
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	015b      	lsls	r3, r3, #5
 8001eac:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001eae:	f004 fbb9 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8001eb2:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001eb4:	4b1f      	ldr	r3, [pc, #124]	; (8001f34 <HCSR04_compute_distance+0x134>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	0adb      	lsrs	r3, r3, #11
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d002      	beq.n	8001ec8 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4a1b      	ldr	r2, [pc, #108]	; (8001f38 <HCSR04_compute_distance+0x138>)
 8001ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed0:	0c9b      	lsrs	r3, r3, #18
 8001ed2:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e024      	b.n	8001f28 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee6:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4a11      	ldr	r2, [pc, #68]	; (8001f3c <HCSR04_compute_distance+0x13c>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	099b      	lsrs	r3, r3, #6
 8001efe:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	085b      	lsrs	r3, r3, #1
 8001f04:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d901      	bls.n	8001f14 <HCSR04_compute_distance+0x114>
		distance = 0;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8001f14:	79fb      	ldrb	r3, [r7, #7]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	b291      	uxth	r1, r2
 8001f1a:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <HCSR04_compute_distance+0x130>)
 8001f1c:	015b      	lsls	r3, r3, #5
 8001f1e:	4413      	add	r3, r2
 8001f20:	331c      	adds	r3, #28
 8001f22:	460a      	mov	r2, r1
 8001f24:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000a40 	.word	0x20000a40
 8001f34:	40021000 	.word	0x40021000
 8001f38:	431bde83 	.word	0x431bde83
 8001f3c:	10624dd3 	.word	0x10624dd3

08001f40 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8001f50:	79fb      	ldrb	r3, [r7, #7]
 8001f52:	4a1b      	ldr	r2, [pc, #108]	; (8001fc0 <HCSR04_get_value+0x80>)
 8001f54:	015b      	lsls	r3, r3, #5
 8001f56:	4413      	add	r3, r2
 8001f58:	330e      	adds	r3, #14
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d826      	bhi.n	8001fae <HCSR04_get_value+0x6e>
 8001f60:	a201      	add	r2, pc, #4	; (adr r2, 8001f68 <HCSR04_get_value+0x28>)
 8001f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f66:	bf00      	nop
 8001f68:	08001fa9 	.word	0x08001fa9
 8001f6c:	08001fa9 	.word	0x08001fa9
 8001f70:	08001faf 	.word	0x08001faf
 8001f74:	08001faf 	.word	0x08001faf
 8001f78:	08001faf 	.word	0x08001faf
 8001f7c:	08001faf 	.word	0x08001faf
 8001f80:	08001fa3 	.word	0x08001fa3
 8001f84:	08001fa9 	.word	0x08001fa9
 8001f88:	08001f8d 	.word	0x08001f8d
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	4a0c      	ldr	r2, [pc, #48]	; (8001fc0 <HCSR04_get_value+0x80>)
 8001f90:	015b      	lsls	r3, r3, #5
 8001f92:	4413      	add	r3, r2
 8001f94:	331c      	adds	r3, #28
 8001f96:	881a      	ldrh	r2, [r3, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
			break;
 8001fa0:	e008      	b.n	8001fb4 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	73fb      	strb	r3, [r7, #15]
			break;
 8001fa6:	e005      	b.n	8001fb4 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	73fb      	strb	r3, [r7, #15]
			break;
 8001fac:	e002      	b.n	8001fb4 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 8001fae:	2302      	movs	r3, #2
 8001fb0:	73fb      	strb	r3, [r7, #15]
			break;
 8001fb2:	bf00      	nop
	}
	return ret;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	20000a40 	.word	0x20000a40

08001fc4 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001fc8:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <DMA1_Channel1_IRQHandler+0x24>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001fce:	4807      	ldr	r0, [pc, #28]	; (8001fec <DMA1_Channel1_IRQHandler+0x28>)
 8001fd0:	f003 fc86 	bl	80058e0 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <DMA1_Channel1_IRQHandler+0x2c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001fdc:	4b04      	ldr	r3, [pc, #16]	; (8001ff0 <DMA1_Channel1_IRQHandler+0x2c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4798      	blx	r3
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000b34 	.word	0x20000b34
 8001fec:	20000aec 	.word	0x20000aec
 8001ff0:	20000b30 	.word	0x20000b30

08001ff4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	2b00      	cmp	r3, #0
 8002004:	db0b      	blt.n	800201e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002006:	79fb      	ldrb	r3, [r7, #7]
 8002008:	f003 021f 	and.w	r2, r3, #31
 800200c:	4906      	ldr	r1, [pc, #24]	; (8002028 <__NVIC_EnableIRQ+0x34>)
 800200e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	2001      	movs	r0, #1
 8002016:	fa00 f202 	lsl.w	r2, r0, r2
 800201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800201e:	bf00      	nop
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	e000e100 	.word	0xe000e100

0800202c <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	460b      	mov	r3, r1
 8002036:	607a      	str	r2, [r7, #4]
 8002038:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800203a:	7afb      	ldrb	r3, [r7, #11]
 800203c:	4907      	ldr	r1, [pc, #28]	; (800205c <EXTIT_set_callback+0x30>)
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800204a:	7afb      	ldrb	r3, [r7, #11]
 800204c:	4618      	mov	r0, r3
 800204e:	f000 f807 	bl	8002060 <EXTIT_enable>
}
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000b38 	.word	0x20000b38

08002060 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	2b0f      	cmp	r3, #15
 800206e:	d80c      	bhi.n	800208a <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	2201      	movs	r2, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	b21a      	sxth	r2, r3
 800207a:	4b1f      	ldr	r3, [pc, #124]	; (80020f8 <EXTIT_enable+0x98>)
 800207c:	881b      	ldrh	r3, [r3, #0]
 800207e:	b21b      	sxth	r3, r3
 8002080:	4313      	orrs	r3, r2
 8002082:	b21b      	sxth	r3, r3
 8002084:	b29a      	uxth	r2, r3
 8002086:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <EXTIT_enable+0x98>)
 8002088:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	2b04      	cmp	r3, #4
 800208e:	d821      	bhi.n	80020d4 <EXTIT_enable+0x74>
 8002090:	a201      	add	r2, pc, #4	; (adr r2, 8002098 <EXTIT_enable+0x38>)
 8002092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002096:	bf00      	nop
 8002098:	080020ad 	.word	0x080020ad
 800209c:	080020b5 	.word	0x080020b5
 80020a0:	080020bd 	.word	0x080020bd
 80020a4:	080020c5 	.word	0x080020c5
 80020a8:	080020cd 	.word	0x080020cd
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80020ac:	2006      	movs	r0, #6
 80020ae:	f7ff ffa1 	bl	8001ff4 <__NVIC_EnableIRQ>
 80020b2:	e01d      	b.n	80020f0 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80020b4:	2007      	movs	r0, #7
 80020b6:	f7ff ff9d 	bl	8001ff4 <__NVIC_EnableIRQ>
 80020ba:	e019      	b.n	80020f0 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80020bc:	2008      	movs	r0, #8
 80020be:	f7ff ff99 	bl	8001ff4 <__NVIC_EnableIRQ>
 80020c2:	e015      	b.n	80020f0 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80020c4:	2009      	movs	r0, #9
 80020c6:	f7ff ff95 	bl	8001ff4 <__NVIC_EnableIRQ>
 80020ca:	e011      	b.n	80020f0 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80020cc:	200a      	movs	r0, #10
 80020ce:	f7ff ff91 	bl	8001ff4 <__NVIC_EnableIRQ>
 80020d2:	e00d      	b.n	80020f0 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	2b09      	cmp	r3, #9
 80020d8:	d803      	bhi.n	80020e2 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020da:	2017      	movs	r0, #23
 80020dc:	f7ff ff8a 	bl	8001ff4 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 80020e0:	e005      	b.n	80020ee <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	2b0f      	cmp	r3, #15
 80020e6:	d802      	bhi.n	80020ee <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020e8:	2028      	movs	r0, #40	; 0x28
 80020ea:	f7ff ff83 	bl	8001ff4 <__NVIC_EnableIRQ>
			break;
 80020ee:	bf00      	nop
	}
}
 80020f0:	bf00      	nop
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000b78 	.word	0x20000b78

080020fc <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8002106:	23ff      	movs	r3, #255	; 0xff
 8002108:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002110:	f000 80b8 	beq.w	8002284 <EXTI_gpiopin_to_pin_number+0x188>
 8002114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002118:	f300 80b7 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800211c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002120:	f000 80ad 	beq.w	800227e <EXTI_gpiopin_to_pin_number+0x182>
 8002124:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002128:	f300 80af 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800212c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002130:	f000 80a2 	beq.w	8002278 <EXTI_gpiopin_to_pin_number+0x17c>
 8002134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002138:	f300 80a7 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800213c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002140:	f000 8097 	beq.w	8002272 <EXTI_gpiopin_to_pin_number+0x176>
 8002144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002148:	f300 809f 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800214c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002150:	f000 808c 	beq.w	800226c <EXTI_gpiopin_to_pin_number+0x170>
 8002154:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002158:	f300 8097 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800215c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002160:	f000 8081 	beq.w	8002266 <EXTI_gpiopin_to_pin_number+0x16a>
 8002164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002168:	f300 808f 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800216c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002170:	d076      	beq.n	8002260 <EXTI_gpiopin_to_pin_number+0x164>
 8002172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002176:	f300 8088 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800217a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800217e:	d06c      	beq.n	800225a <EXTI_gpiopin_to_pin_number+0x15e>
 8002180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002184:	f300 8081 	bgt.w	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 8002188:	2b80      	cmp	r3, #128	; 0x80
 800218a:	d063      	beq.n	8002254 <EXTI_gpiopin_to_pin_number+0x158>
 800218c:	2b80      	cmp	r3, #128	; 0x80
 800218e:	dc7c      	bgt.n	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 8002190:	2b20      	cmp	r3, #32
 8002192:	dc47      	bgt.n	8002224 <EXTI_gpiopin_to_pin_number+0x128>
 8002194:	2b00      	cmp	r3, #0
 8002196:	dd78      	ble.n	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 8002198:	3b01      	subs	r3, #1
 800219a:	2b1f      	cmp	r3, #31
 800219c:	d875      	bhi.n	800228a <EXTI_gpiopin_to_pin_number+0x18e>
 800219e:	a201      	add	r2, pc, #4	; (adr r2, 80021a4 <EXTI_gpiopin_to_pin_number+0xa8>)
 80021a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a4:	0800222b 	.word	0x0800222b
 80021a8:	08002231 	.word	0x08002231
 80021ac:	0800228b 	.word	0x0800228b
 80021b0:	08002237 	.word	0x08002237
 80021b4:	0800228b 	.word	0x0800228b
 80021b8:	0800228b 	.word	0x0800228b
 80021bc:	0800228b 	.word	0x0800228b
 80021c0:	0800223d 	.word	0x0800223d
 80021c4:	0800228b 	.word	0x0800228b
 80021c8:	0800228b 	.word	0x0800228b
 80021cc:	0800228b 	.word	0x0800228b
 80021d0:	0800228b 	.word	0x0800228b
 80021d4:	0800228b 	.word	0x0800228b
 80021d8:	0800228b 	.word	0x0800228b
 80021dc:	0800228b 	.word	0x0800228b
 80021e0:	08002243 	.word	0x08002243
 80021e4:	0800228b 	.word	0x0800228b
 80021e8:	0800228b 	.word	0x0800228b
 80021ec:	0800228b 	.word	0x0800228b
 80021f0:	0800228b 	.word	0x0800228b
 80021f4:	0800228b 	.word	0x0800228b
 80021f8:	0800228b 	.word	0x0800228b
 80021fc:	0800228b 	.word	0x0800228b
 8002200:	0800228b 	.word	0x0800228b
 8002204:	0800228b 	.word	0x0800228b
 8002208:	0800228b 	.word	0x0800228b
 800220c:	0800228b 	.word	0x0800228b
 8002210:	0800228b 	.word	0x0800228b
 8002214:	0800228b 	.word	0x0800228b
 8002218:	0800228b 	.word	0x0800228b
 800221c:	0800228b 	.word	0x0800228b
 8002220:	08002249 	.word	0x08002249
 8002224:	2b40      	cmp	r3, #64	; 0x40
 8002226:	d012      	beq.n	800224e <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8002228:	e02f      	b.n	800228a <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800222a:	2300      	movs	r3, #0
 800222c:	73fb      	strb	r3, [r7, #15]
 800222e:	e02d      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8002230:	2301      	movs	r3, #1
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	e02a      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 8002236:	2302      	movs	r3, #2
 8002238:	73fb      	strb	r3, [r7, #15]
 800223a:	e027      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 800223c:	2303      	movs	r3, #3
 800223e:	73fb      	strb	r3, [r7, #15]
 8002240:	e024      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8002242:	2304      	movs	r3, #4
 8002244:	73fb      	strb	r3, [r7, #15]
 8002246:	e021      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8002248:	2305      	movs	r3, #5
 800224a:	73fb      	strb	r3, [r7, #15]
 800224c:	e01e      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 800224e:	2306      	movs	r3, #6
 8002250:	73fb      	strb	r3, [r7, #15]
 8002252:	e01b      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8002254:	2307      	movs	r3, #7
 8002256:	73fb      	strb	r3, [r7, #15]
 8002258:	e018      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800225a:	2308      	movs	r3, #8
 800225c:	73fb      	strb	r3, [r7, #15]
 800225e:	e015      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8002260:	2309      	movs	r3, #9
 8002262:	73fb      	strb	r3, [r7, #15]
 8002264:	e012      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 8002266:	230a      	movs	r3, #10
 8002268:	73fb      	strb	r3, [r7, #15]
 800226a:	e00f      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 800226c:	230b      	movs	r3, #11
 800226e:	73fb      	strb	r3, [r7, #15]
 8002270:	e00c      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 8002272:	230c      	movs	r3, #12
 8002274:	73fb      	strb	r3, [r7, #15]
 8002276:	e009      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8002278:	230d      	movs	r3, #13
 800227a:	73fb      	strb	r3, [r7, #15]
 800227c:	e006      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 800227e:	230e      	movs	r3, #14
 8002280:	73fb      	strb	r3, [r7, #15]
 8002282:	e003      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 8002284:	230f      	movs	r3, #15
 8002286:	73fb      	strb	r3, [r7, #15]
 8002288:	e000      	b.n	800228c <EXTI_gpiopin_to_pin_number+0x190>
			break;
 800228a:	bf00      	nop
	}
	return ret;
 800228c:	7bfb      	ldrb	r3, [r7, #15]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr

08002298 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	2201      	movs	r2, #1
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80022ac:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <EXTI_call+0x58>)
 80022ae:	695a      	ldr	r2, [r3, #20]
 80022b0:	89fb      	ldrh	r3, [r7, #14]
 80022b2:	4013      	ands	r3, r2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d016      	beq.n	80022e6 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80022b8:	4a0d      	ldr	r2, [pc, #52]	; (80022f0 <EXTI_call+0x58>)
 80022ba:	89fb      	ldrh	r3, [r7, #14]
 80022bc:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80022be:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <EXTI_call+0x5c>)
 80022c0:	881a      	ldrh	r2, [r3, #0]
 80022c2:	89fb      	ldrh	r3, [r7, #14]
 80022c4:	4013      	ands	r3, r2
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00c      	beq.n	80022e6 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4a0a      	ldr	r2, [pc, #40]	; (80022f8 <EXTI_call+0x60>)
 80022d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d006      	beq.n	80022e6 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	4a07      	ldr	r2, [pc, #28]	; (80022f8 <EXTI_call+0x60>)
 80022dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e0:	89fa      	ldrh	r2, [r7, #14]
 80022e2:	4610      	mov	r0, r2
 80022e4:	4798      	blx	r3
		}
	}
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40010400 	.word	0x40010400
 80022f4:	20000b78 	.word	0x20000b78
 80022f8:	20000b38 	.word	0x20000b38

080022fc <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002300:	2000      	movs	r0, #0
 8002302:	f7ff ffc9 	bl	8002298 <EXTI_call>
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}

0800230a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800230a:	b580      	push	{r7, lr}
 800230c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800230e:	2001      	movs	r0, #1
 8002310:	f7ff ffc2 	bl	8002298 <EXTI_call>
}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}

08002318 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 800231c:	2002      	movs	r0, #2
 800231e:	f7ff ffbb 	bl	8002298 <EXTI_call>
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}

08002326 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800232a:	2003      	movs	r0, #3
 800232c:	f7ff ffb4 	bl	8002298 <EXTI_call>
}
 8002330:	bf00      	nop
 8002332:	bd80      	pop	{r7, pc}

08002334 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8002338:	2004      	movs	r0, #4
 800233a:	f7ff ffad 	bl	8002298 <EXTI_call>
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}

08002342 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8002346:	2005      	movs	r0, #5
 8002348:	f7ff ffa6 	bl	8002298 <EXTI_call>
	EXTI_call(6);
 800234c:	2006      	movs	r0, #6
 800234e:	f7ff ffa3 	bl	8002298 <EXTI_call>
	EXTI_call(7);
 8002352:	2007      	movs	r0, #7
 8002354:	f7ff ffa0 	bl	8002298 <EXTI_call>
	EXTI_call(8);
 8002358:	2008      	movs	r0, #8
 800235a:	f7ff ff9d 	bl	8002298 <EXTI_call>
	EXTI_call(9);
 800235e:	2009      	movs	r0, #9
 8002360:	f7ff ff9a 	bl	8002298 <EXTI_call>
}
 8002364:	bf00      	nop
 8002366:	bd80      	pop	{r7, pc}

08002368 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
	EXTI_call(10);
 800236c:	200a      	movs	r0, #10
 800236e:	f7ff ff93 	bl	8002298 <EXTI_call>
	EXTI_call(11);
 8002372:	200b      	movs	r0, #11
 8002374:	f7ff ff90 	bl	8002298 <EXTI_call>
	EXTI_call(12);
 8002378:	200c      	movs	r0, #12
 800237a:	f7ff ff8d 	bl	8002298 <EXTI_call>
	EXTI_call(13);
 800237e:	200d      	movs	r0, #13
 8002380:	f7ff ff8a 	bl	8002298 <EXTI_call>
	EXTI_call(14);
 8002384:	200e      	movs	r0, #14
 8002386:	f7ff ff87 	bl	8002298 <EXTI_call>
	EXTI_call(15);
 800238a:	200f      	movs	r0, #15
 800238c:	f7ff ff84 	bl	8002298 <EXTI_call>
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}

08002394 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800239a:	4b2d      	ldr	r3, [pc, #180]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	4a2c      	ldr	r2, [pc, #176]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	6193      	str	r3, [r2, #24]
 80023a6:	4b2a      	ldr	r3, [pc, #168]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	61bb      	str	r3, [r7, #24]
 80023b0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80023b2:	4b27      	ldr	r3, [pc, #156]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	4a26      	ldr	r2, [pc, #152]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023b8:	f043 0308 	orr.w	r3, r3, #8
 80023bc:	6193      	str	r3, [r2, #24]
 80023be:	4b24      	ldr	r3, [pc, #144]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80023ca:	4b21      	ldr	r3, [pc, #132]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	4a20      	ldr	r2, [pc, #128]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023d0:	f043 0310 	orr.w	r3, r3, #16
 80023d4:	6193      	str	r3, [r2, #24]
 80023d6:	4b1e      	ldr	r3, [pc, #120]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	f003 0310 	and.w	r3, r3, #16
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80023e2:	4b1b      	ldr	r3, [pc, #108]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	4a1a      	ldr	r2, [pc, #104]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023e8:	f043 0320 	orr.w	r3, r3, #32
 80023ec:	6193      	str	r3, [r2, #24]
 80023ee:	4b18      	ldr	r3, [pc, #96]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f003 0320 	and.w	r3, r3, #32
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80023fa:	4b15      	ldr	r3, [pc, #84]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	4a14      	ldr	r2, [pc, #80]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 8002400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002404:	6193      	str	r3, [r2, #24]
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 8002408:	699b      	ldr	r3, [r3, #24]
 800240a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002412:	4b0f      	ldr	r3, [pc, #60]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	4a0e      	ldr	r2, [pc, #56]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 8002418:	f043 0301 	orr.w	r3, r3, #1
 800241c:	6193      	str	r3, [r2, #24]
 800241e:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <BSP_GPIO_Enable+0xbc>)
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	607b      	str	r3, [r7, #4]
 8002428:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 800242a:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <BSP_GPIO_Enable+0xc0>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	61fb      	str	r3, [r7, #28]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002436:	61fb      	str	r3, [r7, #28]
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800243e:	61fb      	str	r3, [r7, #28]
 8002440:	4a04      	ldr	r2, [pc, #16]	; (8002454 <BSP_GPIO_Enable+0xc0>)
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	6053      	str	r3, [r2, #4]
#endif
}
 8002446:	bf00      	nop
 8002448:	3724      	adds	r7, #36	; 0x24
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	40021000 	.word	0x40021000
 8002454:	40010000 	.word	0x40010000

08002458 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002474:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002476:	f107 0310 	add.w	r3, r7, #16
 800247a:	4619      	mov	r1, r3
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f003 fb35 	bl	8005aec <HAL_GPIO_Init>
}
 8002482:	bf00      	nop
 8002484:	3720      	adds	r7, #32
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002490:	f3bf 8f4f 	dsb	sy
}
 8002494:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002496:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <__NVIC_SystemReset+0x24>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800249e:	4904      	ldr	r1, [pc, #16]	; (80024b0 <__NVIC_SystemReset+0x24>)
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <__NVIC_SystemReset+0x28>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80024a6:	f3bf 8f4f 	dsb	sy
}
 80024aa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80024ac:	bf00      	nop
 80024ae:	e7fd      	b.n	80024ac <__NVIC_SystemReset+0x20>
 80024b0:	e000ed00 	.word	0xe000ed00
 80024b4:	05fa0004 	.word	0x05fa0004

080024b8 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af02      	add	r7, sp, #8
 80024be:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a80      	ldr	r2, [pc, #512]	; (80026c4 <SPI_Init+0x20c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00a      	beq.n	80024de <SPI_Init+0x26>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a7f      	ldr	r2, [pc, #508]	; (80026c8 <SPI_Init+0x210>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d006      	beq.n	80024de <SPI_Init+0x26>
 80024d0:	4a7e      	ldr	r2, [pc, #504]	; (80026cc <SPI_Init+0x214>)
 80024d2:	211e      	movs	r1, #30
 80024d4:	487e      	ldr	r0, [pc, #504]	; (80026d0 <SPI_Init+0x218>)
 80024d6:	f006 f95b 	bl	8008790 <printf>
 80024da:	f7ff ffd7 	bl	800248c <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a79      	ldr	r2, [pc, #484]	; (80026c8 <SPI_Init+0x210>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	bf0c      	ite	eq
 80024e6:	2301      	moveq	r3, #1
 80024e8:	2300      	movne	r3, #0
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 80024ee:	7ffb      	ldrb	r3, [r7, #31]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d130      	bne.n	8002556 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 80024f4:	4b77      	ldr	r3, [pc, #476]	; (80026d4 <SPI_Init+0x21c>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	4a76      	ldr	r2, [pc, #472]	; (80026d4 <SPI_Init+0x21c>)
 80024fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b74      	ldr	r3, [pc, #464]	; (80026d4 <SPI_Init+0x21c>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800250c:	4b71      	ldr	r3, [pc, #452]	; (80026d4 <SPI_Init+0x21c>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	4a70      	ldr	r2, [pc, #448]	; (80026d4 <SPI_Init+0x21c>)
 8002512:	f043 0304 	orr.w	r3, r3, #4
 8002516:	6193      	str	r3, [r2, #24]
 8002518:	4b6e      	ldr	r3, [pc, #440]	; (80026d4 <SPI_Init+0x21c>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002524:	2303      	movs	r3, #3
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	2301      	movs	r3, #1
 800252a:	2202      	movs	r2, #2
 800252c:	2120      	movs	r1, #32
 800252e:	486a      	ldr	r0, [pc, #424]	; (80026d8 <SPI_Init+0x220>)
 8002530:	f7ff ff92 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002534:	2303      	movs	r3, #3
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	2301      	movs	r3, #1
 800253a:	2200      	movs	r2, #0
 800253c:	2140      	movs	r1, #64	; 0x40
 800253e:	4866      	ldr	r0, [pc, #408]	; (80026d8 <SPI_Init+0x220>)
 8002540:	f7ff ff8a 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002544:	2303      	movs	r3, #3
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	2301      	movs	r3, #1
 800254a:	2202      	movs	r2, #2
 800254c:	2180      	movs	r1, #128	; 0x80
 800254e:	4862      	ldr	r0, [pc, #392]	; (80026d8 <SPI_Init+0x220>)
 8002550:	f7ff ff82 	bl	8002458 <BSP_GPIO_PinCfg>
 8002554:	e032      	b.n	80025bc <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002556:	4b5f      	ldr	r3, [pc, #380]	; (80026d4 <SPI_Init+0x21c>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	4a5e      	ldr	r2, [pc, #376]	; (80026d4 <SPI_Init+0x21c>)
 800255c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002560:	61d3      	str	r3, [r2, #28]
 8002562:	4b5c      	ldr	r3, [pc, #368]	; (80026d4 <SPI_Init+0x21c>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 800256e:	4b59      	ldr	r3, [pc, #356]	; (80026d4 <SPI_Init+0x21c>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	4a58      	ldr	r2, [pc, #352]	; (80026d4 <SPI_Init+0x21c>)
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	6193      	str	r3, [r2, #24]
 800257a:	4b56      	ldr	r3, [pc, #344]	; (80026d4 <SPI_Init+0x21c>)
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002586:	2303      	movs	r3, #3
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	2301      	movs	r3, #1
 800258c:	2202      	movs	r2, #2
 800258e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002592:	4852      	ldr	r0, [pc, #328]	; (80026dc <SPI_Init+0x224>)
 8002594:	f7ff ff60 	bl	8002458 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002598:	2303      	movs	r3, #3
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	2301      	movs	r3, #1
 800259e:	2200      	movs	r2, #0
 80025a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025a4:	484d      	ldr	r0, [pc, #308]	; (80026dc <SPI_Init+0x224>)
 80025a6:	f7ff ff57 	bl	8002458 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80025aa:	2303      	movs	r3, #3
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2301      	movs	r3, #1
 80025b0:	2202      	movs	r2, #2
 80025b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025b6:	4849      	ldr	r0, [pc, #292]	; (80026dc <SPI_Init+0x224>)
 80025b8:	f7ff ff4e 	bl	8002458 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 80025bc:	7ffb      	ldrb	r3, [r7, #31]
 80025be:	4a48      	ldr	r2, [pc, #288]	; (80026e0 <SPI_Init+0x228>)
 80025c0:	2158      	movs	r1, #88	; 0x58
 80025c2:	fb01 f303 	mul.w	r3, r1, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025cc:	7ffb      	ldrb	r3, [r7, #31]
 80025ce:	4a44      	ldr	r2, [pc, #272]	; (80026e0 <SPI_Init+0x228>)
 80025d0:	2158      	movs	r1, #88	; 0x58
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	331c      	adds	r3, #28
 80025da:	2210      	movs	r2, #16
 80025dc:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 80025de:	7ffb      	ldrb	r3, [r7, #31]
 80025e0:	4a3f      	ldr	r2, [pc, #252]	; (80026e0 <SPI_Init+0x228>)
 80025e2:	2158      	movs	r1, #88	; 0x58
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	3314      	adds	r3, #20
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 80025f0:	7ffb      	ldrb	r3, [r7, #31]
 80025f2:	4a3b      	ldr	r2, [pc, #236]	; (80026e0 <SPI_Init+0x228>)
 80025f4:	2158      	movs	r1, #88	; 0x58
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	3310      	adds	r3, #16
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002602:	7ffb      	ldrb	r3, [r7, #31]
 8002604:	4a36      	ldr	r2, [pc, #216]	; (80026e0 <SPI_Init+0x228>)
 8002606:	2158      	movs	r1, #88	; 0x58
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	4413      	add	r3, r2
 800260e:	3328      	adds	r3, #40	; 0x28
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002614:	7ffb      	ldrb	r3, [r7, #31]
 8002616:	4a32      	ldr	r2, [pc, #200]	; (80026e0 <SPI_Init+0x228>)
 8002618:	2158      	movs	r1, #88	; 0x58
 800261a:	fb01 f303 	mul.w	r3, r1, r3
 800261e:	4413      	add	r3, r2
 8002620:	332c      	adds	r3, #44	; 0x2c
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002626:	7ffb      	ldrb	r3, [r7, #31]
 8002628:	4a2d      	ldr	r2, [pc, #180]	; (80026e0 <SPI_Init+0x228>)
 800262a:	2158      	movs	r1, #88	; 0x58
 800262c:	fb01 f303 	mul.w	r3, r1, r3
 8002630:	4413      	add	r3, r2
 8002632:	330c      	adds	r3, #12
 8002634:	2200      	movs	r2, #0
 8002636:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002638:	7ffb      	ldrb	r3, [r7, #31]
 800263a:	4a29      	ldr	r2, [pc, #164]	; (80026e0 <SPI_Init+0x228>)
 800263c:	2158      	movs	r1, #88	; 0x58
 800263e:	fb01 f303 	mul.w	r3, r1, r3
 8002642:	4413      	add	r3, r2
 8002644:	3308      	adds	r3, #8
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 800264a:	7ffb      	ldrb	r3, [r7, #31]
 800264c:	4a24      	ldr	r2, [pc, #144]	; (80026e0 <SPI_Init+0x228>)
 800264e:	2158      	movs	r1, #88	; 0x58
 8002650:	fb01 f303 	mul.w	r3, r1, r3
 8002654:	4413      	add	r3, r2
 8002656:	3320      	adds	r3, #32
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 800265c:	7ffb      	ldrb	r3, [r7, #31]
 800265e:	4a20      	ldr	r2, [pc, #128]	; (80026e0 <SPI_Init+0x228>)
 8002660:	2158      	movs	r1, #88	; 0x58
 8002662:	fb01 f303 	mul.w	r3, r1, r3
 8002666:	4413      	add	r3, r2
 8002668:	3304      	adds	r3, #4
 800266a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800266e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002670:	7ffb      	ldrb	r3, [r7, #31]
 8002672:	4a1b      	ldr	r2, [pc, #108]	; (80026e0 <SPI_Init+0x228>)
 8002674:	2158      	movs	r1, #88	; 0x58
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	4413      	add	r3, r2
 800267c:	3318      	adds	r3, #24
 800267e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002682:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002684:	7ffb      	ldrb	r3, [r7, #31]
 8002686:	4a16      	ldr	r2, [pc, #88]	; (80026e0 <SPI_Init+0x228>)
 8002688:	2158      	movs	r1, #88	; 0x58
 800268a:	fb01 f303 	mul.w	r3, r1, r3
 800268e:	4413      	add	r3, r2
 8002690:	3324      	adds	r3, #36	; 0x24
 8002692:	2200      	movs	r2, #0
 8002694:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8002696:	7ffb      	ldrb	r3, [r7, #31]
 8002698:	4a11      	ldr	r2, [pc, #68]	; (80026e0 <SPI_Init+0x228>)
 800269a:	2158      	movs	r1, #88	; 0x58
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	3351      	adds	r3, #81	; 0x51
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 80026a8:	7ffb      	ldrb	r3, [r7, #31]
 80026aa:	2258      	movs	r2, #88	; 0x58
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <SPI_Init+0x228>)
 80026b2:	4413      	add	r3, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f004 fda3 	bl	8007200 <HAL_SPI_Init>
}
 80026ba:	bf00      	nop
 80026bc:	3720      	adds	r7, #32
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40013000 	.word	0x40013000
 80026c8:	40003800 	.word	0x40003800
 80026cc:	0800f6a4 	.word	0x0800f6a4
 80026d0:	0800f6c4 	.word	0x0800f6c4
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	20000b7c 	.word	0x20000b7c

080026e4 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a14      	ldr	r2, [pc, #80]	; (8002740 <SPI_ReadNoRegister+0x5c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d00a      	beq.n	800270a <SPI_ReadNoRegister+0x26>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a13      	ldr	r2, [pc, #76]	; (8002744 <SPI_ReadNoRegister+0x60>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d006      	beq.n	800270a <SPI_ReadNoRegister+0x26>
 80026fc:	4a12      	ldr	r2, [pc, #72]	; (8002748 <SPI_ReadNoRegister+0x64>)
 80026fe:	2164      	movs	r1, #100	; 0x64
 8002700:	4812      	ldr	r0, [pc, #72]	; (800274c <SPI_ReadNoRegister+0x68>)
 8002702:	f006 f845 	bl	8008790 <printf>
 8002706:	f7ff fec1 	bl	800248c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a0d      	ldr	r2, [pc, #52]	; (8002744 <SPI_ReadNoRegister+0x60>)
 800270e:	4293      	cmp	r3, r2
 8002710:	bf0c      	ite	eq
 8002712:	2301      	moveq	r3, #1
 8002714:	2300      	movne	r3, #0
 8002716:	b2db      	uxtb	r3, r3
 8002718:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 800271a:	2300      	movs	r3, #0
 800271c:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	2258      	movs	r2, #88	; 0x58
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	4a0a      	ldr	r2, [pc, #40]	; (8002750 <SPI_ReadNoRegister+0x6c>)
 8002728:	1898      	adds	r0, r3, r2
 800272a:	f107 010e 	add.w	r1, r7, #14
 800272e:	2364      	movs	r3, #100	; 0x64
 8002730:	2201      	movs	r2, #1
 8002732:	f004 f912 	bl	800695a <HAL_SPI_Receive>
	return data;
 8002736:	7bbb      	ldrb	r3, [r7, #14]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40013000 	.word	0x40013000
 8002744:	40003800 	.word	0x40003800
 8002748:	0800f6a4 	.word	0x0800f6a4
 800274c:	0800f6c4 	.word	0x0800f6c4
 8002750:	20000b7c 	.word	0x20000b7c

08002754 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <SPI_WriteNoRegister+0x58>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00a      	beq.n	800277e <SPI_WriteNoRegister+0x2a>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a11      	ldr	r2, [pc, #68]	; (80027b0 <SPI_WriteNoRegister+0x5c>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d006      	beq.n	800277e <SPI_WriteNoRegister+0x2a>
 8002770:	4a10      	ldr	r2, [pc, #64]	; (80027b4 <SPI_WriteNoRegister+0x60>)
 8002772:	217f      	movs	r1, #127	; 0x7f
 8002774:	4810      	ldr	r0, [pc, #64]	; (80027b8 <SPI_WriteNoRegister+0x64>)
 8002776:	f006 f80b 	bl	8008790 <printf>
 800277a:	f7ff fe87 	bl	800248c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <SPI_WriteNoRegister+0x5c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	bf0c      	ite	eq
 8002786:	2301      	moveq	r3, #1
 8002788:	2300      	movne	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	2258      	movs	r2, #88	; 0x58
 8002792:	fb02 f303 	mul.w	r3, r2, r3
 8002796:	4a09      	ldr	r2, [pc, #36]	; (80027bc <SPI_WriteNoRegister+0x68>)
 8002798:	1898      	adds	r0, r3, r2
 800279a:	1cf9      	adds	r1, r7, #3
 800279c:	2364      	movs	r3, #100	; 0x64
 800279e:	2201      	movs	r2, #1
 80027a0:	f003 ff7b 	bl	800669a <HAL_SPI_Transmit>
}
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40013000 	.word	0x40013000
 80027b0:	40003800 	.word	0x40003800
 80027b4:	0800f6a4 	.word	0x0800f6a4
 80027b8:	0800f6c4 	.word	0x0800f6c4
 80027bc:	20000b7c 	.word	0x20000b7c

080027c0 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	4613      	mov	r3, r2
 80027cc:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4a12      	ldr	r2, [pc, #72]	; (800281c <SPI_WriteMultiNoRegister+0x5c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00a      	beq.n	80027ec <SPI_WriteMultiNoRegister+0x2c>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	4a11      	ldr	r2, [pc, #68]	; (8002820 <SPI_WriteMultiNoRegister+0x60>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d006      	beq.n	80027ec <SPI_WriteMultiNoRegister+0x2c>
 80027de:	4a11      	ldr	r2, [pc, #68]	; (8002824 <SPI_WriteMultiNoRegister+0x64>)
 80027e0:	218c      	movs	r1, #140	; 0x8c
 80027e2:	4811      	ldr	r0, [pc, #68]	; (8002828 <SPI_WriteMultiNoRegister+0x68>)
 80027e4:	f005 ffd4 	bl	8008790 <printf>
 80027e8:	f7ff fe50 	bl	800248c <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4a0c      	ldr	r2, [pc, #48]	; (8002820 <SPI_WriteMultiNoRegister+0x60>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	bf0c      	ite	eq
 80027f4:	2301      	moveq	r3, #1
 80027f6:	2300      	movne	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	2258      	movs	r2, #88	; 0x58
 8002800:	fb02 f303 	mul.w	r3, r2, r3
 8002804:	4a09      	ldr	r2, [pc, #36]	; (800282c <SPI_WriteMultiNoRegister+0x6c>)
 8002806:	1898      	adds	r0, r3, r2
 8002808:	88fa      	ldrh	r2, [r7, #6]
 800280a:	2364      	movs	r3, #100	; 0x64
 800280c:	68b9      	ldr	r1, [r7, #8]
 800280e:	f003 ff44 	bl	800669a <HAL_SPI_Transmit>
}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40013000 	.word	0x40013000
 8002820:	40003800 	.word	0x40003800
 8002824:	0800f6a4 	.word	0x0800f6a4
 8002828:	0800f6c4 	.word	0x0800f6c4
 800282c:	20000b7c 	.word	0x20000b7c

08002830 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf14      	ite	ne
 8002848:	2301      	movne	r3, #1
 800284a:	2300      	moveq	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a1e      	ldr	r2, [pc, #120]	; (80028cc <TM_SPI_SetDataSize+0x9c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	bf0c      	ite	eq
 8002858:	2301      	moveq	r3, #1
 800285a:	2300      	movne	r3, #0
 800285c:	b2db      	uxtb	r3, r3
 800285e:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 800286c:	78fb      	ldrb	r3, [r7, #3]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d110      	bne.n	8002894 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002872:	7bbb      	ldrb	r3, [r7, #14]
 8002874:	4a16      	ldr	r2, [pc, #88]	; (80028d0 <TM_SPI_SetDataSize+0xa0>)
 8002876:	2158      	movs	r1, #88	; 0x58
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	4413      	add	r3, r2
 800287e:	330c      	adds	r3, #12
 8002880:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002884:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	e00e      	b.n	80028b2 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002894:	7bbb      	ldrb	r3, [r7, #14]
 8002896:	4a0e      	ldr	r2, [pc, #56]	; (80028d0 <TM_SPI_SetDataSize+0xa0>)
 8002898:	2158      	movs	r1, #88	; 0x58
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	4413      	add	r3, r2
 80028a0:	330c      	adds	r3, #12
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 80028be:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3714      	adds	r7, #20
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bc80      	pop	{r7}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40003800 	.word	0x40003800
 80028d0:	20000b7c 	.word	0x20000b7c

080028d4 <__NVIC_SystemReset>:
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80028d8:	f3bf 8f4f 	dsb	sy
}
 80028dc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <__NVIC_SystemReset+0x24>)
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80028e6:	4904      	ldr	r1, [pc, #16]	; (80028f8 <__NVIC_SystemReset+0x24>)
 80028e8:	4b04      	ldr	r3, [pc, #16]	; (80028fc <__NVIC_SystemReset+0x28>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80028ee:	f3bf 8f4f 	dsb	sy
}
 80028f2:	bf00      	nop
    __NOP();
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <__NVIC_SystemReset+0x20>
 80028f8:	e000ed00 	.word	0xe000ed00
 80028fc:	05fa0004 	.word	0x05fa0004

08002900 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8002904:	f7ff fd46 	bl	8002394 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8002908:	f000 f809 	bl	800291e <SYS_ClockConfig>
}
 800290c:	bf00      	nop
 800290e:	bd80      	pop	{r7, pc}

08002910 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002914:	2003      	movs	r0, #3
 8002916:	f002 ff1f 	bl	8005758 <HAL_NVIC_SetPriorityGrouping>
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}

0800291e <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b090      	sub	sp, #64	; 0x40
 8002922:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8002924:	f107 0318 	add.w	r3, r7, #24
 8002928:	2228      	movs	r2, #40	; 0x28
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f005 ff1b 	bl	8008768 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8002932:	2302      	movs	r3, #2
 8002934:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002936:	2300      	movs	r3, #0
 8002938:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800293a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800293e:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002940:	2302      	movs	r3, #2
 8002942:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002944:	2310      	movs	r3, #16
 8002946:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8002948:	2301      	movs	r3, #1
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 800294c:	2300      	movs	r3, #0
 800294e:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8002950:	2300      	movs	r3, #0
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8002954:	f107 0318 	add.w	r3, r7, #24
 8002958:	4618      	mov	r0, r3
 800295a:	f003 fa7b 	bl	8005e54 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8002962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002966:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800296c:	2302      	movs	r3, #2
 800296e:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8002970:	230f      	movs	r3, #15
 8002972:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	2102      	movs	r1, #2
 8002978:	4618      	mov	r0, r3
 800297a:	f003 fceb 	bl	8006354 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800297e:	f001 fc57 	bl	8004230 <SystemCoreClockUpdate>
}
 8002982:	bf00      	nop
 8002984:	3740      	adds	r7, #64	; 0x40
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
	...

0800298c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8002994:	2204      	movs	r2, #4
 8002996:	4902      	ldr	r1, [pc, #8]	; (80029a0 <_exit+0x14>)
 8002998:	2001      	movs	r0, #1
 800299a:	f000 f8db 	bl	8002b54 <_write>
	while (1) {
 800299e:	e7fe      	b.n	800299e <_exit+0x12>
 80029a0:	0800f700 	.word	0x0800f700

080029a4 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029b4:	605a      	str	r2, [r3, #4]
	return 0;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 80029c2:	b480      	push	{r7}
 80029c4:	af00      	add	r7, sp, #0
	return 1;
 80029c6:	2301      	movs	r3, #1
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029da:	f005 fc51 	bl	8008280 <__errno>
 80029de:	4603      	mov	r3, r0
 80029e0:	2216      	movs	r2, #22
 80029e2:	601a      	str	r2, [r3, #0]
	return (-1);
 80029e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80029f8:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <_sbrk+0x50>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <_sbrk+0x16>
		heap_end = &end;
 8002a00:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <_sbrk+0x50>)
 8002a02:	4a10      	ldr	r2, [pc, #64]	; (8002a44 <_sbrk+0x54>)
 8002a04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <_sbrk+0x50>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a0c:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <_sbrk+0x50>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4413      	add	r3, r2
 8002a14:	466a      	mov	r2, sp
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d907      	bls.n	8002a2a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002a1a:	f005 fc31 	bl	8008280 <__errno>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	220c      	movs	r2, #12
 8002a22:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002a24:	f04f 33ff 	mov.w	r3, #4294967295
 8002a28:	e006      	b.n	8002a38 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a2a:	4b05      	ldr	r3, [pc, #20]	; (8002a40 <_sbrk+0x50>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4413      	add	r3, r2
 8002a32:	4a03      	ldr	r2, [pc, #12]	; (8002a40 <_sbrk+0x50>)
 8002a34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a36:	68fb      	ldr	r3, [r7, #12]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20000c34 	.word	0x20000c34
 8002a44:	200010e8 	.word	0x200010e8

08002a48 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8002a52:	f005 fc15 	bl	8008280 <__errno>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8002a5c:	6838      	ldr	r0, [r7, #0]
 8002a5e:	f7ff ffc7 	bl	80029f0 <_sbrk>
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6a:	d10b      	bne.n	8002a84 <_sbrk_r+0x3c>
 8002a6c:	f005 fc08 	bl	8008280 <__errno>
 8002a70:	4603      	mov	r3, r0
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8002a78:	f005 fc02 	bl	8008280 <__errno>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	601a      	str	r2, [r3, #0]
  return ret;
 8002a84:	68fb      	ldr	r3, [r7, #12]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	71bb      	strb	r3, [r7, #6]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8002aa2:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <SYS_set_std_usart+0x34>)
 8002aa4:	4a08      	ldr	r2, [pc, #32]	; (8002ac8 <SYS_set_std_usart+0x38>)
 8002aa6:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8002aa8:	4a08      	ldr	r2, [pc, #32]	; (8002acc <SYS_set_std_usart+0x3c>)
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8002aae:	4a08      	ldr	r2, [pc, #32]	; (8002ad0 <SYS_set_std_usart+0x40>)
 8002ab0:	79bb      	ldrb	r3, [r7, #6]
 8002ab2:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8002ab4:	4a07      	ldr	r2, [pc, #28]	; (8002ad4 <SYS_set_std_usart+0x44>)
 8002ab6:	797b      	ldrb	r3, [r7, #5]
 8002ab8:	7013      	strb	r3, [r2, #0]
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	20000c30 	.word	0x20000c30
 8002ac8:	e5e0e5e0 	.word	0xe5e0e5e0
 8002acc:	20000c2e 	.word	0x20000c2e
 8002ad0:	20000c2c 	.word	0x20000c2c
 8002ad4:	20000c2d 	.word	0x20000c2d

08002ad8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d122      	bne.n	8002b34 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
 8002af2:	e01a      	b.n	8002b2a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8002af4:	bf00      	nop
 8002af6:	4b16      	ldr	r3, [pc, #88]	; (8002b50 <_read+0x78>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 ffc6 	bl	8003a8c <UART_data_ready>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f7      	beq.n	8002af6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8002b06:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <_read+0x78>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 ffdc 	bl	8003ac8 <UART_get_next_byte>
 8002b10:	4603      	mov	r3, r0
 8002b12:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	60ba      	str	r2, [r7, #8]
 8002b1a:	7dfa      	ldrb	r2, [r7, #23]
 8002b1c:	701a      	strb	r2, [r3, #0]
				num++;
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	3301      	adds	r3, #1
 8002b22:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	3301      	adds	r3, #1
 8002b28:	61fb      	str	r3, [r7, #28]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	dbe0      	blt.n	8002af4 <_read+0x1c>
			}
			break;
 8002b32:	e007      	b.n	8002b44 <_read+0x6c>
		default:
			errno = EBADF;
 8002b34:	f005 fba4 	bl	8008280 <__errno>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2209      	movs	r2, #9
 8002b3c:	601a      	str	r2, [r3, #0]
			return -1;
 8002b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b42:	e000      	b.n	8002b46 <_read+0x6e>
	}
	return num;
 8002b44:	69bb      	ldr	r3, [r7, #24]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3720      	adds	r7, #32
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000c2e 	.word	0x20000c2e

08002b54 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d003      	beq.n	8002b6e <_write+0x1a>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d014      	beq.n	8002b96 <_write+0x42>
 8002b6c:	e027      	b.n	8002bbe <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	e00b      	b.n	8002b8c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8002b74:	4b18      	ldr	r3, [pc, #96]	; (8002bd8 <_write+0x84>)
 8002b76:	7818      	ldrb	r0, [r3, #0]
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	1c5a      	adds	r2, r3, #1
 8002b7c:	60ba      	str	r2, [r7, #8]
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	f000 fffd 	bl	8003b80 <UART_putc>
			for (n = 0; n < len; n++)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	dbef      	blt.n	8002b74 <_write+0x20>
#endif
			}
			break;
 8002b94:	e01b      	b.n	8002bce <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
 8002b9a:	e00b      	b.n	8002bb4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <_write+0x88>)
 8002b9e:	7818      	ldrb	r0, [r3, #0]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	60ba      	str	r2, [r7, #8]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f000 ffe9 	bl	8003b80 <UART_putc>
			for (n = 0; n < len; n++)
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	dbef      	blt.n	8002b9c <_write+0x48>
#endif
			}
			break;
 8002bbc:	e007      	b.n	8002bce <_write+0x7a>
		default:
			errno = EBADF;
 8002bbe:	f005 fb5f 	bl	8008280 <__errno>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2209      	movs	r2, #9
 8002bc6:	601a      	str	r2, [r3, #0]
			return -1;
 8002bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bcc:	e000      	b.n	8002bd0 <_write+0x7c>
	}
	return len;
 8002bce:	687b      	ldr	r3, [r7, #4]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3718      	adds	r7, #24
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20000c2c 	.word	0x20000c2c
 8002bdc:	20000c2d 	.word	0x20000c2d

08002be0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8002be0:	b40f      	push	{r0, r1, r2, r3}
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b0c2      	sub	sp, #264	; 0x108
 8002be6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8002be8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8002bec:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8002bf0:	4638      	mov	r0, r7
 8002bf2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002bf6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002bfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bfe:	f008 fb4f 	bl	800b2a0 <vsnprintf>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8002c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002c0c:	2bff      	cmp	r3, #255	; 0xff
 8002c0e:	d902      	bls.n	8002c16 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8002c10:	23ff      	movs	r3, #255	; 0xff
 8002c12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8002c16:	463b      	mov	r3, r7
 8002c18:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	2001      	movs	r0, #1
 8002c20:	f000 fff0 	bl	8003c04 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8002c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c34:	b004      	add	sp, #16
 8002c36:	4770      	bx	lr

08002c38 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8002c42:	4b52      	ldr	r3, [pc, #328]	; (8002d8c <dump_trap_info+0x154>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a52      	ldr	r2, [pc, #328]	; (8002d90 <dump_trap_info+0x158>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d001      	beq.n	8002c50 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8002c4c:	f7ff fe42 	bl	80028d4 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c50:	f3ef 8305 	mrs	r3, IPSR
 8002c54:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c56:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	484d      	ldr	r0, [pc, #308]	; (8002d94 <dump_trap_info+0x15c>)
 8002c5e:	f7ff ffbf 	bl	8002be0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	f003 0308 	and.w	r3, r3, #8
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8002c6c:	484a      	ldr	r0, [pc, #296]	; (8002d98 <dump_trap_info+0x160>)
 8002c6e:	f7ff ffb7 	bl	8002be0 <dump_printf>
 8002c72:	e002      	b.n	8002c7a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8002c74:	4849      	ldr	r0, [pc, #292]	; (8002d9c <dump_trap_info+0x164>)
 8002c76:	f7ff ffb3 	bl	8002be0 <dump_printf>

	int offset, i;
	offset = 0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8002c7e:	4848      	ldr	r0, [pc, #288]	; (8002da0 <dump_trap_info+0x168>)
 8002c80:	f7ff ffae 	bl	8002be0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	4413      	add	r3, r2
 8002c8c:	6819      	ldr	r1, [r3, #0]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	3301      	adds	r3, #1
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	4413      	add	r3, r2
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4841      	ldr	r0, [pc, #260]	; (8002da4 <dump_trap_info+0x16c>)
 8002c9e:	f7ff ff9f 	bl	8002be0 <dump_printf>
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	4413      	add	r3, r2
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	687a      	ldr	r2, [r7, #4]
 8002cba:	4413      	add	r3, r2
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	4839      	ldr	r0, [pc, #228]	; (8002da8 <dump_trap_info+0x170>)
 8002cc2:	f7ff ff8d 	bl	8002be0 <dump_printf>
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3302      	adds	r3, #2
 8002cca:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	617a      	str	r2, [r7, #20]
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4833      	ldr	r0, [pc, #204]	; (8002dac <dump_trap_info+0x174>)
 8002cde:	f7ff ff7f 	bl	8002be0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	617a      	str	r2, [r7, #20]
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	4413      	add	r3, r2
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	482f      	ldr	r0, [pc, #188]	; (8002db0 <dump_trap_info+0x178>)
 8002cf4:	f7ff ff74 	bl	8002be0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	617a      	str	r2, [r7, #20]
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	4413      	add	r3, r2
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4619      	mov	r1, r3
 8002d08:	482a      	ldr	r0, [pc, #168]	; (8002db4 <dump_trap_info+0x17c>)
 8002d0a:	f7ff ff69 	bl	8002be0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	1c5a      	adds	r2, r3, #1
 8002d12:	617a      	str	r2, [r7, #20]
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4826      	ldr	r0, [pc, #152]	; (8002db8 <dump_trap_info+0x180>)
 8002d20:	f7ff ff5e 	bl	8002be0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8002d24:	4825      	ldr	r0, [pc, #148]	; (8002dbc <dump_trap_info+0x184>)
 8002d26:	f7ff ff5b 	bl	8002be0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	e019      	b.n	8002d64 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	3301      	adds	r3, #1
 8002d34:	f003 0303 	and.w	r3, r3, #3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <dump_trap_info+0x110>
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <dump_trap_info+0x110>
			dump_printf("\n");
 8002d42:	481f      	ldr	r0, [pc, #124]	; (8002dc0 <dump_trap_info+0x188>)
 8002d44:	f7ff ff4c 	bl	8002be0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	1c5a      	adds	r2, r3, #1
 8002d4c:	617a      	str	r2, [r7, #20]
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	4413      	add	r3, r2
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4619      	mov	r1, r3
 8002d58:	481a      	ldr	r0, [pc, #104]	; (8002dc4 <dump_trap_info+0x18c>)
 8002d5a:	f7ff ff41 	bl	8002be0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	3301      	adds	r3, #1
 8002d62:	613b      	str	r3, [r7, #16]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	2b1f      	cmp	r3, #31
 8002d68:	dc06      	bgt.n	8002d78 <dump_trap_info+0x140>
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	4413      	add	r3, r2
 8002d72:	4a15      	ldr	r2, [pc, #84]	; (8002dc8 <dump_trap_info+0x190>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d3db      	bcc.n	8002d30 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8002d78:	4811      	ldr	r0, [pc, #68]	; (8002dc0 <dump_trap_info+0x188>)
 8002d7a:	f7ff ff31 	bl	8002be0 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8002d7e:	4813      	ldr	r0, [pc, #76]	; (8002dcc <dump_trap_info+0x194>)
 8002d80:	f7ff ff2e 	bl	8002be0 <dump_printf>
}
 8002d84:	bf00      	nop
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000c30 	.word	0x20000c30
 8002d90:	e5e0e5e0 	.word	0xe5e0e5e0
 8002d94:	0800f744 	.word	0x0800f744
 8002d98:	0800f764 	.word	0x0800f764
 8002d9c:	0800f77c 	.word	0x0800f77c
 8002da0:	0800f798 	.word	0x0800f798
 8002da4:	0800f7ac 	.word	0x0800f7ac
 8002da8:	0800f7cc 	.word	0x0800f7cc
 8002dac:	0800f7ec 	.word	0x0800f7ec
 8002db0:	0800f7fc 	.word	0x0800f7fc
 8002db4:	0800f810 	.word	0x0800f810
 8002db8:	0800f824 	.word	0x0800f824
 8002dbc:	0800f838 	.word	0x0800f838
 8002dc0:	0800f848 	.word	0x0800f848
 8002dc4:	0800f84c 	.word	0x0800f84c
 8002dc8:	20005000 	.word	0x20005000
 8002dcc:	0800f858 	.word	0x0800f858

08002dd0 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8002dd0:	f01e 0f04 	tst.w	lr, #4
 8002dd4:	bf0c      	ite	eq
 8002dd6:	f3ef 8008 	mrseq	r0, MSP
 8002dda:	f3ef 8009 	mrsne	r0, PSP
 8002dde:	4671      	mov	r1, lr
 8002de0:	f7ff bf2a 	b.w	8002c38 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8002de4:	bf00      	nop
	...

08002de8 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <NMI_Handler+0x10>)
 8002dee:	f7ff fef7 	bl	8002be0 <dump_printf>
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	0800f870 	.word	0x0800f870

08002dfc <SVC_Handler>:

void SVC_Handler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <SVC_Handler+0x10>)
 8002e02:	f7ff feed 	bl	8002be0 <dump_printf>
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	0800f884 	.word	0x0800f884

08002e10 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <DebugMon_Handler+0x10>)
 8002e16:	f7ff fee3 	bl	8002be0 <dump_printf>
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	0800f8a4 	.word	0x0800f8a4

08002e24 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <PendSV_Handler+0x10>)
 8002e2a:	f7ff fed9 	bl	8002be0 <dump_printf>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	0800f8c0 	.word	0x0800f8c0

08002e38 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8002e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e3c:	b090      	sub	sp, #64	; 0x40
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4603      	mov	r3, r0
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	607a      	str	r2, [r7, #4]
 8002e46:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	d83e      	bhi.n	8002ecc <TIMER_run_us+0x94>
 8002e4e:	a201      	add	r2, pc, #4	; (adr r2, 8002e54 <TIMER_run_us+0x1c>)
 8002e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e54:	08002e65 	.word	0x08002e65
 8002e58:	08002e7f 	.word	0x08002e7f
 8002e5c:	08002e99 	.word	0x08002e99
 8002e60:	08002eb3 	.word	0x08002eb3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8002e64:	4b94      	ldr	r3, [pc, #592]	; (80030b8 <TIMER_run_us+0x280>)
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	4a93      	ldr	r2, [pc, #588]	; (80030b8 <TIMER_run_us+0x280>)
 8002e6a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e6e:	6193      	str	r3, [r2, #24]
 8002e70:	4b91      	ldr	r3, [pc, #580]	; (80030b8 <TIMER_run_us+0x280>)
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	69fb      	ldr	r3, [r7, #28]
			break;
 8002e7c:	e027      	b.n	8002ece <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8002e7e:	4b8e      	ldr	r3, [pc, #568]	; (80030b8 <TIMER_run_us+0x280>)
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	4a8d      	ldr	r2, [pc, #564]	; (80030b8 <TIMER_run_us+0x280>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	61d3      	str	r3, [r2, #28]
 8002e8a:	4b8b      	ldr	r3, [pc, #556]	; (80030b8 <TIMER_run_us+0x280>)
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	61bb      	str	r3, [r7, #24]
 8002e94:	69bb      	ldr	r3, [r7, #24]
			break;
 8002e96:	e01a      	b.n	8002ece <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8002e98:	4b87      	ldr	r3, [pc, #540]	; (80030b8 <TIMER_run_us+0x280>)
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	4a86      	ldr	r2, [pc, #536]	; (80030b8 <TIMER_run_us+0x280>)
 8002e9e:	f043 0302 	orr.w	r3, r3, #2
 8002ea2:	61d3      	str	r3, [r2, #28]
 8002ea4:	4b84      	ldr	r3, [pc, #528]	; (80030b8 <TIMER_run_us+0x280>)
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	617b      	str	r3, [r7, #20]
 8002eae:	697b      	ldr	r3, [r7, #20]
			break;
 8002eb0:	e00d      	b.n	8002ece <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8002eb2:	4b81      	ldr	r3, [pc, #516]	; (80030b8 <TIMER_run_us+0x280>)
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	4a80      	ldr	r2, [pc, #512]	; (80030b8 <TIMER_run_us+0x280>)
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	61d3      	str	r3, [r2, #28]
 8002ebe:	4b7e      	ldr	r3, [pc, #504]	; (80030b8 <TIMER_run_us+0x280>)
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
			break;
 8002eca:	e000      	b.n	8002ece <TIMER_run_us+0x96>
		default:
			break;
 8002ecc:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8002ece:	7bfa      	ldrb	r2, [r7, #15]
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
 8002ed2:	497a      	ldr	r1, [pc, #488]	; (80030bc <TIMER_run_us+0x284>)
 8002ed4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002ed8:	4979      	ldr	r1, [pc, #484]	; (80030c0 <TIMER_run_us+0x288>)
 8002eda:	019b      	lsls	r3, r3, #6
 8002edc:	440b      	add	r3, r1
 8002ede:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10d      	bne.n	8002f02 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002ee6:	f003 fb9d 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8002eea:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002eec:	4b72      	ldr	r3, [pc, #456]	; (80030b8 <TIMER_run_us+0x280>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	0adb      	lsrs	r3, r3, #11
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d010      	beq.n	8002f1c <TIMER_run_us+0xe4>
			freq *= 2;
 8002efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f00:	e00c      	b.n	8002f1c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002f02:	f003 fb7b 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8002f06:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002f08:	4b6b      	ldr	r3, [pc, #428]	; (80030b8 <TIMER_run_us+0x280>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	0a1b      	lsrs	r3, r3, #8
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <TIMER_run_us+0xe4>
			freq *= 2;
 8002f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8002f1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f1e:	461a      	mov	r2, r3
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	a162      	add	r1, pc, #392	; (adr r1, 80030b0 <TIMER_run_us+0x278>)
 8002f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002f2a:	f7fd ff81 	bl	8000e30 <__aeabi_ldivmod>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	460b      	mov	r3, r1
 8002f32:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	461c      	mov	r4, r3
 8002f3a:	f04f 0500 	mov.w	r5, #0
 8002f3e:	4622      	mov	r2, r4
 8002f40:	462b      	mov	r3, r5
 8002f42:	f04f 0000 	mov.w	r0, #0
 8002f46:	f04f 0100 	mov.w	r1, #0
 8002f4a:	0159      	lsls	r1, r3, #5
 8002f4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f50:	0150      	lsls	r0, r2, #5
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	1b12      	subs	r2, r2, r4
 8002f58:	eb63 0305 	sbc.w	r3, r3, r5
 8002f5c:	f04f 0000 	mov.w	r0, #0
 8002f60:	f04f 0100 	mov.w	r1, #0
 8002f64:	0259      	lsls	r1, r3, #9
 8002f66:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002f6a:	0250      	lsls	r0, r2, #9
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	1912      	adds	r2, r2, r4
 8002f72:	eb45 0303 	adc.w	r3, r5, r3
 8002f76:	f04f 0000 	mov.w	r0, #0
 8002f7a:	f04f 0100 	mov.w	r1, #0
 8002f7e:	0199      	lsls	r1, r3, #6
 8002f80:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002f84:	0190      	lsls	r0, r2, #6
 8002f86:	1a80      	subs	r0, r0, r2
 8002f88:	eb61 0103 	sbc.w	r1, r1, r3
 8002f8c:	eb10 0804 	adds.w	r8, r0, r4
 8002f90:	eb41 0905 	adc.w	r9, r1, r5
 8002f94:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002f98:	4640      	mov	r0, r8
 8002f9a:	4649      	mov	r1, r9
 8002f9c:	f7fd ff98 	bl	8000ed0 <__aeabi_uldivmod>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002fa8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	bf08      	it	eq
 8002fb0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002fb4:	d329      	bcc.n	800300a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8002fba:	e00e      	b.n	8002fda <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8002fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002fc2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002fc6:	f04f 0200 	mov.w	r2, #0
 8002fca:	f04f 0300 	mov.w	r3, #0
 8002fce:	0842      	lsrs	r2, r0, #1
 8002fd0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002fd4:	084b      	lsrs	r3, r1, #1
 8002fd6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8002fda:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	bf08      	it	eq
 8002fe2:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002fe6:	d2e9      	bcs.n	8002fbc <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fec:	3a01      	subs	r2, #1
 8002fee:	4934      	ldr	r1, [pc, #208]	; (80030c0 <TIMER_run_us+0x288>)
 8002ff0:	019b      	lsls	r3, r3, #6
 8002ff2:	440b      	add	r3, r1
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	3a01      	subs	r2, #1
 8002ffe:	4930      	ldr	r1, [pc, #192]	; (80030c0 <TIMER_run_us+0x288>)
 8003000:	019b      	lsls	r3, r3, #6
 8003002:	440b      	add	r3, r1
 8003004:	330c      	adds	r3, #12
 8003006:	601a      	str	r2, [r3, #0]
 8003008:	e00e      	b.n	8003028 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	4a2c      	ldr	r2, [pc, #176]	; (80030c0 <TIMER_run_us+0x288>)
 800300e:	019b      	lsls	r3, r3, #6
 8003010:	4413      	add	r3, r2
 8003012:	3304      	adds	r3, #4
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003018:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800301a:	7bfb      	ldrb	r3, [r7, #15]
 800301c:	3a01      	subs	r2, #1
 800301e:	4928      	ldr	r1, [pc, #160]	; (80030c0 <TIMER_run_us+0x288>)
 8003020:	019b      	lsls	r3, r3, #6
 8003022:	440b      	add	r3, r1
 8003024:	330c      	adds	r3, #12
 8003026:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	4a25      	ldr	r2, [pc, #148]	; (80030c0 <TIMER_run_us+0x288>)
 800302c:	019b      	lsls	r3, r3, #6
 800302e:	4413      	add	r3, r2
 8003030:	3310      	adds	r3, #16
 8003032:	2200      	movs	r2, #0
 8003034:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	4a21      	ldr	r2, [pc, #132]	; (80030c0 <TIMER_run_us+0x288>)
 800303a:	019b      	lsls	r3, r3, #6
 800303c:	4413      	add	r3, r2
 800303e:	3308      	adds	r3, #8
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	019b      	lsls	r3, r3, #6
 8003048:	4a1d      	ldr	r2, [pc, #116]	; (80030c0 <TIMER_run_us+0x288>)
 800304a:	4413      	add	r3, r2
 800304c:	4618      	mov	r0, r3
 800304e:	f004 f949 	bl	80072e4 <HAL_TIM_Base_Init>

	if(enable_irq)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d011      	beq.n	800307c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	4618      	mov	r0, r3
 800305c:	f000 fbba 	bl	80037d4 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	4a18      	ldr	r2, [pc, #96]	; (80030c4 <TIMER_run_us+0x28c>)
 8003064:	56d3      	ldrsb	r3, [r2, r3]
 8003066:	2201      	movs	r2, #1
 8003068:	2104      	movs	r1, #4
 800306a:	4618      	mov	r0, r3
 800306c:	f002 fb7f 	bl	800576e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	4a14      	ldr	r2, [pc, #80]	; (80030c4 <TIMER_run_us+0x28c>)
 8003074:	56d3      	ldrsb	r3, [r2, r3]
 8003076:	4618      	mov	r0, r3
 8003078:	f002 fb95 	bl	80057a6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	019b      	lsls	r3, r3, #6
 8003080:	4a0f      	ldr	r2, [pc, #60]	; (80030c0 <TIMER_run_us+0x288>)
 8003082:	4413      	add	r3, r2
 8003084:	4618      	mov	r0, r3
 8003086:	f004 f961 	bl	800734c <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 800308a:	7bfb      	ldrb	r3, [r7, #15]
 800308c:	4a0c      	ldr	r2, [pc, #48]	; (80030c0 <TIMER_run_us+0x288>)
 800308e:	019b      	lsls	r3, r3, #6
 8003090:	4413      	add	r3, r2
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	7bfb      	ldrb	r3, [r7, #15]
 8003098:	4909      	ldr	r1, [pc, #36]	; (80030c0 <TIMER_run_us+0x288>)
 800309a:	019b      	lsls	r3, r3, #6
 800309c:	440b      	add	r3, r1
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0201 	orr.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]
}
 80030a6:	bf00      	nop
 80030a8:	3740      	adds	r7, #64	; 0x40
 80030aa:	46bd      	mov	sp, r7
 80030ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030b0:	d4a51000 	.word	0xd4a51000
 80030b4:	000000e8 	.word	0x000000e8
 80030b8:	40021000 	.word	0x40021000
 80030bc:	20000020 	.word	0x20000020
 80030c0:	20000c38 	.word	0x20000c38
 80030c4:	0800fb88 	.word	0x0800fb88

080030c8 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	4a05      	ldr	r2, [pc, #20]	; (80030ec <TIMER_read+0x24>)
 80030d6:	019b      	lsls	r3, r3, #6
 80030d8:	4413      	add	r3, r2
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	b29b      	uxth	r3, r3
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bc80      	pop	{r7}
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	20000c38 	.word	0x20000c38

080030f0 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	460a      	mov	r2, r1
 80030fa:	71fb      	strb	r3, [r7, #7]
 80030fc:	4613      	mov	r3, r2
 80030fe:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003100:	88bb      	ldrh	r3, [r7, #4]
 8003102:	1e59      	subs	r1, r3, #1
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <TIMER_set_period+0x40>)
 8003108:	019b      	lsls	r3, r3, #6
 800310a:	4413      	add	r3, r2
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	460a      	mov	r2, r1
 8003110:	62da      	str	r2, [r3, #44]	; 0x2c
 8003112:	88bb      	ldrh	r3, [r7, #4]
 8003114:	1e5a      	subs	r2, r3, #1
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	4611      	mov	r1, r2
 800311a:	4a05      	ldr	r2, [pc, #20]	; (8003130 <TIMER_set_period+0x40>)
 800311c:	019b      	lsls	r3, r3, #6
 800311e:	4413      	add	r3, r2
 8003120:	330c      	adds	r3, #12
 8003122:	6019      	str	r1, [r3, #0]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	bc80      	pop	{r7}
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000c38 	.word	0x20000c38

08003134 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	460a      	mov	r2, r1
 800313e:	71fb      	strb	r3, [r7, #7]
 8003140:	4613      	mov	r3, r2
 8003142:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 8003144:	88bb      	ldrh	r3, [r7, #4]
 8003146:	1e59      	subs	r1, r3, #1
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	4a05      	ldr	r2, [pc, #20]	; (8003160 <TIMER_set_prescaler+0x2c>)
 800314c:	019b      	lsls	r3, r3, #6
 800314e:	4413      	add	r3, r2
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	460a      	mov	r2, r1
 8003154:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003156:	bf00      	nop
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	20000c38 	.word	0x20000c38

08003164 <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b092      	sub	sp, #72	; 0x48
 8003168:	af02      	add	r7, sp, #8
 800316a:	607b      	str	r3, [r7, #4]
 800316c:	4603      	mov	r3, r0
 800316e:	73fb      	strb	r3, [r7, #15]
 8003170:	460b      	mov	r3, r1
 8003172:	81bb      	strh	r3, [r7, #12]
 8003174:	4613      	mov	r3, r2
 8003176:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	2b03      	cmp	r3, #3
 800317c:	f200 8224 	bhi.w	80035c8 <TIMER_enable_PWM+0x464>
 8003180:	a201      	add	r2, pc, #4	; (adr r2, 8003188 <TIMER_enable_PWM+0x24>)
 8003182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003186:	bf00      	nop
 8003188:	08003199 	.word	0x08003199
 800318c:	080032d9 	.word	0x080032d9
 8003190:	08003441 	.word	0x08003441
 8003194:	08003539 	.word	0x08003539
	{
		case TIMER1_ID:
			if(negative_channel)
 8003198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800319a:	2b00      	cmp	r3, #0
 800319c:	d050      	beq.n	8003240 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d011      	beq.n	80031c8 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80031a4:	4ba3      	ldr	r3, [pc, #652]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80031b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80031b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031c2:	4a9c      	ldr	r2, [pc, #624]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 80031c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031c6:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 80031c8:	89bb      	ldrh	r3, [r7, #12]
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d029      	beq.n	8003222 <TIMER_enable_PWM+0xbe>
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	dc7e      	bgt.n	80032d0 <TIMER_enable_PWM+0x16c>
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <TIMER_enable_PWM+0x78>
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d014      	beq.n	8003204 <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 80031da:	e079      	b.n	80032d0 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <TIMER_enable_PWM+0x82>
 80031e2:	4895      	ldr	r0, [pc, #596]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 80031e4:	e000      	b.n	80031e8 <TIMER_enable_PWM+0x84>
 80031e6:	4895      	ldr	r0, [pc, #596]	; (800343c <TIMER_enable_PWM+0x2d8>)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <TIMER_enable_PWM+0x8e>
 80031ee:	2180      	movs	r1, #128	; 0x80
 80031f0:	e001      	b.n	80031f6 <TIMER_enable_PWM+0x92>
 80031f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031f6:	2303      	movs	r3, #3
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	2300      	movs	r3, #0
 80031fc:	2202      	movs	r2, #2
 80031fe:	f7ff f92b 	bl	8002458 <BSP_GPIO_PinCfg>
 8003202:	e068      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <TIMER_enable_PWM+0xaa>
 800320a:	2101      	movs	r1, #1
 800320c:	e001      	b.n	8003212 <TIMER_enable_PWM+0xae>
 800320e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003212:	2303      	movs	r3, #3
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	2300      	movs	r3, #0
 8003218:	2202      	movs	r2, #2
 800321a:	4888      	ldr	r0, [pc, #544]	; (800343c <TIMER_enable_PWM+0x2d8>)
 800321c:	f7ff f91c 	bl	8002458 <BSP_GPIO_PinCfg>
 8003220:	e059      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <TIMER_enable_PWM+0xc8>
 8003228:	2102      	movs	r1, #2
 800322a:	e001      	b.n	8003230 <TIMER_enable_PWM+0xcc>
 800322c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003230:	2303      	movs	r3, #3
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	2300      	movs	r3, #0
 8003236:	2202      	movs	r2, #2
 8003238:	4880      	ldr	r0, [pc, #512]	; (800343c <TIMER_enable_PWM+0x2d8>)
 800323a:	f7ff f90d 	bl	8002458 <BSP_GPIO_PinCfg>
 800323e:	e04a      	b.n	80032d6 <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 8003240:	89bb      	ldrh	r3, [r7, #12]
 8003242:	2b0c      	cmp	r3, #12
 8003244:	d846      	bhi.n	80032d4 <TIMER_enable_PWM+0x170>
 8003246:	a201      	add	r2, pc, #4	; (adr r2, 800324c <TIMER_enable_PWM+0xe8>)
 8003248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324c:	08003281 	.word	0x08003281
 8003250:	080032d5 	.word	0x080032d5
 8003254:	080032d5 	.word	0x080032d5
 8003258:	080032d5 	.word	0x080032d5
 800325c:	08003295 	.word	0x08003295
 8003260:	080032d5 	.word	0x080032d5
 8003264:	080032d5 	.word	0x080032d5
 8003268:	080032d5 	.word	0x080032d5
 800326c:	080032a9 	.word	0x080032a9
 8003270:	080032d5 	.word	0x080032d5
 8003274:	080032d5 	.word	0x080032d5
 8003278:	080032d5 	.word	0x080032d5
 800327c:	080032bd 	.word	0x080032bd
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003280:	2303      	movs	r3, #3
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	2300      	movs	r3, #0
 8003286:	2202      	movs	r2, #2
 8003288:	f44f 7180 	mov.w	r1, #256	; 0x100
 800328c:	486a      	ldr	r0, [pc, #424]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 800328e:	f7ff f8e3 	bl	8002458 <BSP_GPIO_PinCfg>
 8003292:	e020      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003294:	2303      	movs	r3, #3
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	2300      	movs	r3, #0
 800329a:	2202      	movs	r2, #2
 800329c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032a0:	4865      	ldr	r0, [pc, #404]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 80032a2:	f7ff f8d9 	bl	8002458 <BSP_GPIO_PinCfg>
 80032a6:	e016      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032a8:	2303      	movs	r3, #3
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2300      	movs	r3, #0
 80032ae:	2202      	movs	r2, #2
 80032b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032b4:	4860      	ldr	r0, [pc, #384]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 80032b6:	f7ff f8cf 	bl	8002458 <BSP_GPIO_PinCfg>
 80032ba:	e00c      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80032bc:	2303      	movs	r3, #3
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	2300      	movs	r3, #0
 80032c2:	2202      	movs	r2, #2
 80032c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032c8:	485b      	ldr	r0, [pc, #364]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 80032ca:	f7ff f8c5 	bl	8002458 <BSP_GPIO_PinCfg>
 80032ce:	e002      	b.n	80032d6 <TIMER_enable_PWM+0x172>
					default:	break;
 80032d0:	bf00      	nop
 80032d2:	e17a      	b.n	80035ca <TIMER_enable_PWM+0x466>
					default:	break;
 80032d4:	bf00      	nop
				}
			}
			break;
 80032d6:	e178      	b.n	80035ca <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 80032d8:	89bb      	ldrh	r3, [r7, #12]
 80032da:	2b0c      	cmp	r3, #12
 80032dc:	f200 80a1 	bhi.w	8003422 <TIMER_enable_PWM+0x2be>
 80032e0:	a201      	add	r2, pc, #4	; (adr r2, 80032e8 <TIMER_enable_PWM+0x184>)
 80032e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e6:	bf00      	nop
 80032e8:	0800331d 	.word	0x0800331d
 80032ec:	08003423 	.word	0x08003423
 80032f0:	08003423 	.word	0x08003423
 80032f4:	08003423 	.word	0x08003423
 80032f8:	0800332f 	.word	0x0800332f
 80032fc:	08003423 	.word	0x08003423
 8003300:	08003423 	.word	0x08003423
 8003304:	08003423 	.word	0x08003423
 8003308:	0800337f 	.word	0x0800337f
 800330c:	08003423 	.word	0x08003423
 8003310:	08003423 	.word	0x08003423
 8003314:	08003423 	.word	0x08003423
 8003318:	080033d1 	.word	0x080033d1
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800331c:	2303      	movs	r3, #3
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	2300      	movs	r3, #0
 8003322:	2202      	movs	r2, #2
 8003324:	2101      	movs	r1, #1
 8003326:	4844      	ldr	r0, [pc, #272]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 8003328:	f7ff f896 	bl	8002458 <BSP_GPIO_PinCfg>
					break;
 800332c:	e080      	b.n	8003430 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <TIMER_enable_PWM+0x1d4>
 8003334:	4841      	ldr	r0, [pc, #260]	; (800343c <TIMER_enable_PWM+0x2d8>)
 8003336:	e000      	b.n	800333a <TIMER_enable_PWM+0x1d6>
 8003338:	483f      	ldr	r0, [pc, #252]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <TIMER_enable_PWM+0x1e0>
 8003340:	2108      	movs	r1, #8
 8003342:	e000      	b.n	8003346 <TIMER_enable_PWM+0x1e2>
 8003344:	2102      	movs	r1, #2
 8003346:	2303      	movs	r3, #3
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	2300      	movs	r3, #0
 800334c:	2202      	movs	r2, #2
 800334e:	f7ff f883 	bl	8002458 <BSP_GPIO_PinCfg>
					if (remap)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d066      	beq.n	8003426 <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003358:	4b36      	ldr	r3, [pc, #216]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	633b      	str	r3, [r7, #48]	; 0x30
 800335e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003364:	633b      	str	r3, [r7, #48]	; 0x30
 8003366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003368:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800336c:	633b      	str	r3, [r7, #48]	; 0x30
 800336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003374:	633b      	str	r3, [r7, #48]	; 0x30
 8003376:	4a2f      	ldr	r2, [pc, #188]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 8003378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337a:	6053      	str	r3, [r2, #4]
					break;
 800337c:	e053      	b.n	8003426 <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <TIMER_enable_PWM+0x224>
 8003384:	482d      	ldr	r0, [pc, #180]	; (800343c <TIMER_enable_PWM+0x2d8>)
 8003386:	e000      	b.n	800338a <TIMER_enable_PWM+0x226>
 8003388:	482b      	ldr	r0, [pc, #172]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <TIMER_enable_PWM+0x232>
 8003390:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003394:	e000      	b.n	8003398 <TIMER_enable_PWM+0x234>
 8003396:	2104      	movs	r1, #4
 8003398:	2303      	movs	r3, #3
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	2300      	movs	r3, #0
 800339e:	2202      	movs	r2, #2
 80033a0:	f7ff f85a 	bl	8002458 <BSP_GPIO_PinCfg>
					if(remap)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d03f      	beq.n	800342a <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80033aa:	4b22      	ldr	r3, [pc, #136]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	637b      	str	r3, [r7, #52]	; 0x34
 80033b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033b6:	637b      	str	r3, [r7, #52]	; 0x34
 80033b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80033be:	637b      	str	r3, [r7, #52]	; 0x34
 80033c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033c6:	637b      	str	r3, [r7, #52]	; 0x34
 80033c8:	4a1a      	ldr	r2, [pc, #104]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 80033ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033cc:	6053      	str	r3, [r2, #4]
					break;
 80033ce:	e02c      	b.n	800342a <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <TIMER_enable_PWM+0x276>
 80033d6:	4819      	ldr	r0, [pc, #100]	; (800343c <TIMER_enable_PWM+0x2d8>)
 80033d8:	e000      	b.n	80033dc <TIMER_enable_PWM+0x278>
 80033da:	4817      	ldr	r0, [pc, #92]	; (8003438 <TIMER_enable_PWM+0x2d4>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d002      	beq.n	80033e8 <TIMER_enable_PWM+0x284>
 80033e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033e6:	e000      	b.n	80033ea <TIMER_enable_PWM+0x286>
 80033e8:	2108      	movs	r1, #8
 80033ea:	2303      	movs	r3, #3
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	2300      	movs	r3, #0
 80033f0:	2202      	movs	r2, #2
 80033f2:	f7ff f831 	bl	8002458 <BSP_GPIO_PinCfg>
					if (remap)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d018      	beq.n	800342e <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 80033fc:	4b0d      	ldr	r3, [pc, #52]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	63bb      	str	r3, [r7, #56]	; 0x38
 8003402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003408:	63bb      	str	r3, [r7, #56]	; 0x38
 800340a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800340c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003410:	63bb      	str	r3, [r7, #56]	; 0x38
 8003412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003414:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003418:	63bb      	str	r3, [r7, #56]	; 0x38
 800341a:	4a06      	ldr	r2, [pc, #24]	; (8003434 <TIMER_enable_PWM+0x2d0>)
 800341c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341e:	6053      	str	r3, [r2, #4]
					break;
 8003420:	e005      	b.n	800342e <TIMER_enable_PWM+0x2ca>
				default:	break;
 8003422:	bf00      	nop
 8003424:	e0d1      	b.n	80035ca <TIMER_enable_PWM+0x466>
					break;
 8003426:	bf00      	nop
 8003428:	e0cf      	b.n	80035ca <TIMER_enable_PWM+0x466>
					break;
 800342a:	bf00      	nop
 800342c:	e0cd      	b.n	80035ca <TIMER_enable_PWM+0x466>
					break;
 800342e:	bf00      	nop
			}
			break;
 8003430:	e0cb      	b.n	80035ca <TIMER_enable_PWM+0x466>
 8003432:	bf00      	nop
 8003434:	40010000 	.word	0x40010000
 8003438:	40010800 	.word	0x40010800
 800343c:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d011      	beq.n	800346a <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003446:	4b80      	ldr	r3, [pc, #512]	; (8003648 <TIMER_enable_PWM+0x4e4>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800344c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800344e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003452:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003456:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800345a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800345c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800345e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003462:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003464:	4a78      	ldr	r2, [pc, #480]	; (8003648 <TIMER_enable_PWM+0x4e4>)
 8003466:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003468:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 800346a:	89bb      	ldrh	r3, [r7, #12]
 800346c:	2b0c      	cmp	r3, #12
 800346e:	d861      	bhi.n	8003534 <TIMER_enable_PWM+0x3d0>
 8003470:	a201      	add	r2, pc, #4	; (adr r2, 8003478 <TIMER_enable_PWM+0x314>)
 8003472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003476:	bf00      	nop
 8003478:	080034ad 	.word	0x080034ad
 800347c:	08003535 	.word	0x08003535
 8003480:	08003535 	.word	0x08003535
 8003484:	08003535 	.word	0x08003535
 8003488:	080034c9 	.word	0x080034c9
 800348c:	08003535 	.word	0x08003535
 8003490:	08003535 	.word	0x08003535
 8003494:	08003535 	.word	0x08003535
 8003498:	080034e5 	.word	0x080034e5
 800349c:	08003535 	.word	0x08003535
 80034a0:	08003535 	.word	0x08003535
 80034a4:	08003535 	.word	0x08003535
 80034a8:	0800350d 	.word	0x0800350d
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <TIMER_enable_PWM+0x352>
 80034b2:	4866      	ldr	r0, [pc, #408]	; (800364c <TIMER_enable_PWM+0x4e8>)
 80034b4:	e000      	b.n	80034b8 <TIMER_enable_PWM+0x354>
 80034b6:	4866      	ldr	r0, [pc, #408]	; (8003650 <TIMER_enable_PWM+0x4ec>)
 80034b8:	2303      	movs	r3, #3
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2300      	movs	r3, #0
 80034be:	2202      	movs	r2, #2
 80034c0:	2140      	movs	r1, #64	; 0x40
 80034c2:	f7fe ffc9 	bl	8002458 <BSP_GPIO_PinCfg>
 80034c6:	e036      	b.n	8003536 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <TIMER_enable_PWM+0x36e>
 80034ce:	485f      	ldr	r0, [pc, #380]	; (800364c <TIMER_enable_PWM+0x4e8>)
 80034d0:	e000      	b.n	80034d4 <TIMER_enable_PWM+0x370>
 80034d2:	485f      	ldr	r0, [pc, #380]	; (8003650 <TIMER_enable_PWM+0x4ec>)
 80034d4:	2303      	movs	r3, #3
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	2300      	movs	r3, #0
 80034da:	2202      	movs	r2, #2
 80034dc:	2180      	movs	r1, #128	; 0x80
 80034de:	f7fe ffbb 	bl	8002458 <BSP_GPIO_PinCfg>
 80034e2:	e028      	b.n	8003536 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <TIMER_enable_PWM+0x38a>
 80034ea:	4858      	ldr	r0, [pc, #352]	; (800364c <TIMER_enable_PWM+0x4e8>)
 80034ec:	e000      	b.n	80034f0 <TIMER_enable_PWM+0x38c>
 80034ee:	4859      	ldr	r0, [pc, #356]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d002      	beq.n	80034fc <TIMER_enable_PWM+0x398>
 80034f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80034fa:	e000      	b.n	80034fe <TIMER_enable_PWM+0x39a>
 80034fc:	2101      	movs	r1, #1
 80034fe:	2303      	movs	r3, #3
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	2300      	movs	r3, #0
 8003504:	2202      	movs	r2, #2
 8003506:	f7fe ffa7 	bl	8002458 <BSP_GPIO_PinCfg>
 800350a:	e014      	b.n	8003536 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <TIMER_enable_PWM+0x3b2>
 8003512:	484e      	ldr	r0, [pc, #312]	; (800364c <TIMER_enable_PWM+0x4e8>)
 8003514:	e000      	b.n	8003518 <TIMER_enable_PWM+0x3b4>
 8003516:	484f      	ldr	r0, [pc, #316]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <TIMER_enable_PWM+0x3c0>
 800351e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003522:	e000      	b.n	8003526 <TIMER_enable_PWM+0x3c2>
 8003524:	2102      	movs	r1, #2
 8003526:	2303      	movs	r3, #3
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	2300      	movs	r3, #0
 800352c:	2202      	movs	r2, #2
 800352e:	f7fe ff93 	bl	8002458 <BSP_GPIO_PinCfg>
 8003532:	e000      	b.n	8003536 <TIMER_enable_PWM+0x3d2>
				default:	break;
 8003534:	bf00      	nop
			}
			break;
 8003536:	e048      	b.n	80035ca <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8003538:	89bb      	ldrh	r3, [r7, #12]
 800353a:	2b0c      	cmp	r3, #12
 800353c:	d842      	bhi.n	80035c4 <TIMER_enable_PWM+0x460>
 800353e:	a201      	add	r2, pc, #4	; (adr r2, 8003544 <TIMER_enable_PWM+0x3e0>)
 8003540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003544:	08003579 	.word	0x08003579
 8003548:	080035c5 	.word	0x080035c5
 800354c:	080035c5 	.word	0x080035c5
 8003550:	080035c5 	.word	0x080035c5
 8003554:	0800358b 	.word	0x0800358b
 8003558:	080035c5 	.word	0x080035c5
 800355c:	080035c5 	.word	0x080035c5
 8003560:	080035c5 	.word	0x080035c5
 8003564:	0800359d 	.word	0x0800359d
 8003568:	080035c5 	.word	0x080035c5
 800356c:	080035c5 	.word	0x080035c5
 8003570:	080035c5 	.word	0x080035c5
 8003574:	080035b1 	.word	0x080035b1
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003578:	2303      	movs	r3, #3
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2300      	movs	r3, #0
 800357e:	2202      	movs	r2, #2
 8003580:	2140      	movs	r1, #64	; 0x40
 8003582:	4834      	ldr	r0, [pc, #208]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 8003584:	f7fe ff68 	bl	8002458 <BSP_GPIO_PinCfg>
 8003588:	e01d      	b.n	80035c6 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800358a:	2303      	movs	r3, #3
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2300      	movs	r3, #0
 8003590:	2202      	movs	r2, #2
 8003592:	2180      	movs	r1, #128	; 0x80
 8003594:	482f      	ldr	r0, [pc, #188]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 8003596:	f7fe ff5f 	bl	8002458 <BSP_GPIO_PinCfg>
 800359a:	e014      	b.n	80035c6 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800359c:	2303      	movs	r3, #3
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	2300      	movs	r3, #0
 80035a2:	2202      	movs	r2, #2
 80035a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80035a8:	482a      	ldr	r0, [pc, #168]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 80035aa:	f7fe ff55 	bl	8002458 <BSP_GPIO_PinCfg>
 80035ae:	e00a      	b.n	80035c6 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80035b0:	2303      	movs	r3, #3
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2300      	movs	r3, #0
 80035b6:	2202      	movs	r2, #2
 80035b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035bc:	4825      	ldr	r0, [pc, #148]	; (8003654 <TIMER_enable_PWM+0x4f0>)
 80035be:	f7fe ff4b 	bl	8002458 <BSP_GPIO_PinCfg>
 80035c2:	e000      	b.n	80035c6 <TIMER_enable_PWM+0x462>
				default:	break;
 80035c4:	bf00      	nop
			}
			break;
 80035c6:	e000      	b.n	80035ca <TIMER_enable_PWM+0x466>
		default:
			break;
 80035c8:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 80035ca:	2360      	movs	r3, #96	; 0x60
 80035cc:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 80035da:	2300      	movs	r3, #0
 80035dc:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	019b      	lsls	r3, r3, #6
 80035ea:	4a1b      	ldr	r2, [pc, #108]	; (8003658 <TIMER_enable_PWM+0x4f4>)
 80035ec:	4413      	add	r3, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f003 fecf 	bl	8007392 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	019b      	lsls	r3, r3, #6
 80035f8:	4a17      	ldr	r2, [pc, #92]	; (8003658 <TIMER_enable_PWM+0x4f4>)
 80035fa:	4413      	add	r3, r2
 80035fc:	89ba      	ldrh	r2, [r7, #12]
 80035fe:	f107 0110 	add.w	r1, r7, #16
 8003602:	4618      	mov	r0, r3
 8003604:	f003 ff2c 	bl	8007460 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003608:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800360a:	2b00      	cmp	r3, #0
 800360c:	d009      	beq.n	8003622 <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 800360e:	7bfb      	ldrb	r3, [r7, #15]
 8003610:	019b      	lsls	r3, r3, #6
 8003612:	4a11      	ldr	r2, [pc, #68]	; (8003658 <TIMER_enable_PWM+0x4f4>)
 8003614:	4413      	add	r3, r2
 8003616:	89ba      	ldrh	r2, [r7, #12]
 8003618:	4611      	mov	r1, r2
 800361a:	4618      	mov	r0, r3
 800361c:	f004 f98e 	bl	800793c <HAL_TIMEx_PWMN_Start>
 8003620:	e008      	b.n	8003634 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	019b      	lsls	r3, r3, #6
 8003626:	4a0c      	ldr	r2, [pc, #48]	; (8003658 <TIMER_enable_PWM+0x4f4>)
 8003628:	4413      	add	r3, r2
 800362a:	89ba      	ldrh	r2, [r7, #12]
 800362c:	4611      	mov	r1, r2
 800362e:	4618      	mov	r0, r3
 8003630:	f003 fee4 	bl	80073fc <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003634:	897a      	ldrh	r2, [r7, #10]
 8003636:	89b9      	ldrh	r1, [r7, #12]
 8003638:	7bfb      	ldrb	r3, [r7, #15]
 800363a:	4618      	mov	r0, r3
 800363c:	f000 f80e 	bl	800365c <TIMER_set_duty>
}
 8003640:	bf00      	nop
 8003642:	3740      	adds	r7, #64	; 0x40
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40010000 	.word	0x40010000
 800364c:	40011000 	.word	0x40011000
 8003650:	40010800 	.word	0x40010800
 8003654:	40010c00 	.word	0x40010c00
 8003658:	20000c38 	.word	0x20000c38

0800365c <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	4603      	mov	r3, r0
 8003664:	71fb      	strb	r3, [r7, #7]
 8003666:	460b      	mov	r3, r1
 8003668:	80bb      	strh	r3, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 800366e:	887b      	ldrh	r3, [r7, #2]
 8003670:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003674:	bf28      	it	cs
 8003676:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 800367a:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 800367c:	887b      	ldrh	r3, [r7, #2]
 800367e:	79fa      	ldrb	r2, [r7, #7]
 8003680:	491c      	ldr	r1, [pc, #112]	; (80036f4 <TIMER_set_duty+0x98>)
 8003682:	0192      	lsls	r2, r2, #6
 8003684:	440a      	add	r2, r1
 8003686:	320c      	adds	r2, #12
 8003688:	6812      	ldr	r2, [r2, #0]
 800368a:	3201      	adds	r2, #1
 800368c:	fb02 f303 	mul.w	r3, r2, r3
 8003690:	4a19      	ldr	r2, [pc, #100]	; (80036f8 <TIMER_set_duty+0x9c>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	099b      	lsrs	r3, r3, #6
 8003698:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800369a:	88bb      	ldrh	r3, [r7, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d107      	bne.n	80036b0 <TIMER_set_duty+0x54>
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	4a14      	ldr	r2, [pc, #80]	; (80036f4 <TIMER_set_duty+0x98>)
 80036a4:	019b      	lsls	r3, r3, #6
 80036a6:	4413      	add	r3, r2
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	887a      	ldrh	r2, [r7, #2]
 80036ac:	635a      	str	r2, [r3, #52]	; 0x34
}
 80036ae:	e01c      	b.n	80036ea <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036b0:	88bb      	ldrh	r3, [r7, #4]
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d107      	bne.n	80036c6 <TIMER_set_duty+0x6a>
 80036b6:	79fb      	ldrb	r3, [r7, #7]
 80036b8:	4a0e      	ldr	r2, [pc, #56]	; (80036f4 <TIMER_set_duty+0x98>)
 80036ba:	019b      	lsls	r3, r3, #6
 80036bc:	4413      	add	r3, r2
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	887b      	ldrh	r3, [r7, #2]
 80036c2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80036c4:	e011      	b.n	80036ea <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036c6:	88bb      	ldrh	r3, [r7, #4]
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d107      	bne.n	80036dc <TIMER_set_duty+0x80>
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	4a09      	ldr	r2, [pc, #36]	; (80036f4 <TIMER_set_duty+0x98>)
 80036d0:	019b      	lsls	r3, r3, #6
 80036d2:	4413      	add	r3, r2
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	887b      	ldrh	r3, [r7, #2]
 80036d8:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80036da:	e006      	b.n	80036ea <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	4a05      	ldr	r2, [pc, #20]	; (80036f4 <TIMER_set_duty+0x98>)
 80036e0:	019b      	lsls	r3, r3, #6
 80036e2:	4413      	add	r3, r2
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	887b      	ldrh	r3, [r7, #2]
 80036e8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr
 80036f4:	20000c38 	.word	0x20000c38
 80036f8:	10624dd3 	.word	0x10624dd3

080036fc <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0

}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0

}
 800370c:	bf00      	nop
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0

}
 8003718:	bf00      	nop
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0

}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr

0800372c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003730:	4b07      	ldr	r3, [pc, #28]	; (8003750 <TIM1_UP_IRQHandler+0x24>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b01      	cmp	r3, #1
 800373c:	d106      	bne.n	800374c <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800373e:	4b04      	ldr	r3, [pc, #16]	; (8003750 <TIM1_UP_IRQHandler+0x24>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f06f 0201 	mvn.w	r2, #1
 8003746:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003748:	f7ff ffd8 	bl	80036fc <TIMER1_user_handler_it>
	}
}
 800374c:	bf00      	nop
 800374e:	bd80      	pop	{r7, pc}
 8003750:	20000c38 	.word	0x20000c38

08003754 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003758:	4b07      	ldr	r3, [pc, #28]	; (8003778 <TIM2_IRQHandler+0x24>)
 800375a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b01      	cmp	r3, #1
 8003764:	d106      	bne.n	8003774 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003766:	4b04      	ldr	r3, [pc, #16]	; (8003778 <TIM2_IRQHandler+0x24>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f06f 0201 	mvn.w	r2, #1
 800376e:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003770:	f7ff ffca 	bl	8003708 <TIMER2_user_handler_it>
	}
}
 8003774:	bf00      	nop
 8003776:	bd80      	pop	{r7, pc}
 8003778:	20000c38 	.word	0x20000c38

0800377c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003780:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <TIM3_IRQHandler+0x28>)
 8003782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b01      	cmp	r3, #1
 800378e:	d107      	bne.n	80037a0 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003790:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <TIM3_IRQHandler+0x28>)
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003796:	f06f 0201 	mvn.w	r2, #1
 800379a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800379c:	f7ff ffba 	bl	8003714 <TIMER3_user_handler_it>
	}
}
 80037a0:	bf00      	nop
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000c38 	.word	0x20000c38

080037a8 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80037ac:	4b08      	ldr	r3, [pc, #32]	; (80037d0 <TIM4_IRQHandler+0x28>)
 80037ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d107      	bne.n	80037cc <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80037bc:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <TIM4_IRQHandler+0x28>)
 80037be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80037c2:	f06f 0201 	mvn.w	r2, #1
 80037c6:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80037c8:	f7ff ffaa 	bl	8003720 <TIMER4_user_handler_it>
	}
}
 80037cc:	bf00      	nop
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	20000c38 	.word	0x20000c38

080037d4 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d825      	bhi.n	8003830 <clear_it_status+0x5c>
 80037e4:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <clear_it_status+0x18>)
 80037e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ea:	bf00      	nop
 80037ec:	080037fd 	.word	0x080037fd
 80037f0:	08003809 	.word	0x08003809
 80037f4:	08003815 	.word	0x08003815
 80037f8:	08003823 	.word	0x08003823
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80037fc:	4b0f      	ldr	r3, [pc, #60]	; (800383c <clear_it_status+0x68>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f06f 0201 	mvn.w	r2, #1
 8003804:	611a      	str	r2, [r3, #16]
			break;
 8003806:	e014      	b.n	8003832 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003808:	4b0c      	ldr	r3, [pc, #48]	; (800383c <clear_it_status+0x68>)
 800380a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380c:	f06f 0201 	mvn.w	r2, #1
 8003810:	611a      	str	r2, [r3, #16]
			break;
 8003812:	e00e      	b.n	8003832 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003814:	4b09      	ldr	r3, [pc, #36]	; (800383c <clear_it_status+0x68>)
 8003816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800381a:	f06f 0201 	mvn.w	r2, #1
 800381e:	611a      	str	r2, [r3, #16]
			break;
 8003820:	e007      	b.n	8003832 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003822:	4b06      	ldr	r3, [pc, #24]	; (800383c <clear_it_status+0x68>)
 8003824:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003828:	f06f 0201 	mvn.w	r2, #1
 800382c:	611a      	str	r2, [r3, #16]
			break;
 800382e:	e000      	b.n	8003832 <clear_it_status+0x5e>
		default:
			break;
 8003830:	bf00      	nop

	}
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	20000c38 	.word	0x20000c38

08003840 <__NVIC_EnableIRQ>:
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	4603      	mov	r3, r0
 8003848:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384e:	2b00      	cmp	r3, #0
 8003850:	db0b      	blt.n	800386a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	f003 021f 	and.w	r2, r3, #31
 8003858:	4906      	ldr	r1, [pc, #24]	; (8003874 <__NVIC_EnableIRQ+0x34>)
 800385a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	2001      	movs	r0, #1
 8003862:	fa00 f202 	lsl.w	r2, r0, r2
 8003866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr
 8003874:	e000e100 	.word	0xe000e100

08003878 <__NVIC_DisableIRQ>:
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db12      	blt.n	80038b0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 021f 	and.w	r2, r3, #31
 8003890:	490a      	ldr	r1, [pc, #40]	; (80038bc <__NVIC_DisableIRQ+0x44>)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2001      	movs	r0, #1
 800389a:	fa00 f202 	lsl.w	r2, r0, r2
 800389e:	3320      	adds	r3, #32
 80038a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80038a4:	f3bf 8f4f 	dsb	sy
}
 80038a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80038aa:	f3bf 8f6f 	isb	sy
}
 80038ae:	bf00      	nop
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	e000e100 	.word	0xe000e100

080038c0 <__NVIC_SystemReset>:
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80038c4:	f3bf 8f4f 	dsb	sy
}
 80038c8:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80038ca:	4b06      	ldr	r3, [pc, #24]	; (80038e4 <__NVIC_SystemReset+0x24>)
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80038d2:	4904      	ldr	r1, [pc, #16]	; (80038e4 <__NVIC_SystemReset+0x24>)
 80038d4:	4b04      	ldr	r3, [pc, #16]	; (80038e8 <__NVIC_SystemReset+0x28>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80038da:	f3bf 8f4f 	dsb	sy
}
 80038de:	bf00      	nop
    __NOP();
 80038e0:	bf00      	nop
 80038e2:	e7fd      	b.n	80038e0 <__NVIC_SystemReset+0x20>
 80038e4:	e000ed00 	.word	0xe000ed00
 80038e8:	05fa0004 	.word	0x05fa0004

080038ec <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	4603      	mov	r3, r0
 80038f4:	6039      	str	r1, [r7, #0]
 80038f6:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038fe:	d806      	bhi.n	800390e <UART_init+0x22>
 8003900:	4a56      	ldr	r2, [pc, #344]	; (8003a5c <UART_init+0x170>)
 8003902:	218a      	movs	r1, #138	; 0x8a
 8003904:	4856      	ldr	r0, [pc, #344]	; (8003a60 <UART_init+0x174>)
 8003906:	f004 ff43 	bl	8008790 <printf>
 800390a:	f7ff ffd9 	bl	80038c0 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	2b02      	cmp	r3, #2
 8003912:	d906      	bls.n	8003922 <UART_init+0x36>
 8003914:	4a53      	ldr	r2, [pc, #332]	; (8003a64 <UART_init+0x178>)
 8003916:	218b      	movs	r1, #139	; 0x8b
 8003918:	4851      	ldr	r0, [pc, #324]	; (8003a60 <UART_init+0x174>)
 800391a:	f004 ff39 	bl	8008790 <printf>
 800391e:	f7ff ffcf 	bl	80038c0 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	4a50      	ldr	r2, [pc, #320]	; (8003a68 <UART_init+0x17c>)
 8003926:	2100      	movs	r1, #0
 8003928:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 800392c:	79fb      	ldrb	r3, [r7, #7]
 800392e:	4a4f      	ldr	r2, [pc, #316]	; (8003a6c <UART_init+0x180>)
 8003930:	2100      	movs	r1, #0
 8003932:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	4a4e      	ldr	r2, [pc, #312]	; (8003a70 <UART_init+0x184>)
 8003938:	2100      	movs	r1, #0
 800393a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 800393e:	79fa      	ldrb	r2, [r7, #7]
 8003940:	79fb      	ldrb	r3, [r7, #7]
 8003942:	494c      	ldr	r1, [pc, #304]	; (8003a74 <UART_init+0x188>)
 8003944:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003948:	494b      	ldr	r1, [pc, #300]	; (8003a78 <UART_init+0x18c>)
 800394a:	019b      	lsls	r3, r3, #6
 800394c:	440b      	add	r3, r1
 800394e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8003950:	79fb      	ldrb	r3, [r7, #7]
 8003952:	4a49      	ldr	r2, [pc, #292]	; (8003a78 <UART_init+0x18c>)
 8003954:	019b      	lsls	r3, r3, #6
 8003956:	4413      	add	r3, r2
 8003958:	3304      	adds	r3, #4
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800395e:	79fb      	ldrb	r3, [r7, #7]
 8003960:	4a45      	ldr	r2, [pc, #276]	; (8003a78 <UART_init+0x18c>)
 8003962:	019b      	lsls	r3, r3, #6
 8003964:	4413      	add	r3, r2
 8003966:	3308      	adds	r3, #8
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 800396c:	79fb      	ldrb	r3, [r7, #7]
 800396e:	4a42      	ldr	r2, [pc, #264]	; (8003a78 <UART_init+0x18c>)
 8003970:	019b      	lsls	r3, r3, #6
 8003972:	4413      	add	r3, r2
 8003974:	330c      	adds	r3, #12
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	4a3e      	ldr	r2, [pc, #248]	; (8003a78 <UART_init+0x18c>)
 800397e:	019b      	lsls	r3, r3, #6
 8003980:	4413      	add	r3, r2
 8003982:	3310      	adds	r3, #16
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	4a3b      	ldr	r2, [pc, #236]	; (8003a78 <UART_init+0x18c>)
 800398c:	019b      	lsls	r3, r3, #6
 800398e:	4413      	add	r3, r2
 8003990:	3318      	adds	r3, #24
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8003996:	79fb      	ldrb	r3, [r7, #7]
 8003998:	4a37      	ldr	r2, [pc, #220]	; (8003a78 <UART_init+0x18c>)
 800399a:	019b      	lsls	r3, r3, #6
 800399c:	4413      	add	r3, r2
 800399e:	3314      	adds	r3, #20
 80039a0:	220c      	movs	r2, #12
 80039a2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80039a4:	79fb      	ldrb	r3, [r7, #7]
 80039a6:	4a34      	ldr	r2, [pc, #208]	; (8003a78 <UART_init+0x18c>)
 80039a8:	019b      	lsls	r3, r3, #6
 80039aa:	4413      	add	r3, r2
 80039ac:	331c      	adds	r3, #28
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80039b2:	79fb      	ldrb	r3, [r7, #7]
 80039b4:	019b      	lsls	r3, r3, #6
 80039b6:	4a30      	ldr	r2, [pc, #192]	; (8003a78 <UART_init+0x18c>)
 80039b8:	4413      	add	r3, r2
 80039ba:	4618      	mov	r0, r3
 80039bc:	f004 f80c 	bl	80079d8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	4a2d      	ldr	r2, [pc, #180]	; (8003a78 <UART_init+0x18c>)
 80039c4:	019b      	lsls	r3, r3, #6
 80039c6:	4413      	add	r3, r2
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	79fb      	ldrb	r3, [r7, #7]
 80039ce:	492a      	ldr	r1, [pc, #168]	; (8003a78 <UART_init+0x18c>)
 80039d0:	019b      	lsls	r3, r3, #6
 80039d2:	440b      	add	r3, r1
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039da:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	4a27      	ldr	r2, [pc, #156]	; (8003a7c <UART_init+0x190>)
 80039e0:	56d3      	ldrsb	r3, [r2, r3]
 80039e2:	2201      	movs	r2, #1
 80039e4:	2101      	movs	r1, #1
 80039e6:	4618      	mov	r0, r3
 80039e8:	f001 fec1 	bl	800576e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	4a23      	ldr	r2, [pc, #140]	; (8003a7c <UART_init+0x190>)
 80039f0:	56d3      	ldrsb	r3, [r2, r3]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f001 fed7 	bl	80057a6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	019b      	lsls	r3, r3, #6
 80039fc:	4a1e      	ldr	r2, [pc, #120]	; (8003a78 <UART_init+0x18c>)
 80039fe:	1898      	adds	r0, r3, r2
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	79fa      	ldrb	r2, [r7, #7]
 8003a04:	4919      	ldr	r1, [pc, #100]	; (8003a6c <UART_init+0x180>)
 8003a06:	5c8a      	ldrb	r2, [r1, r2]
 8003a08:	01db      	lsls	r3, r3, #7
 8003a0a:	4413      	add	r3, r2
 8003a0c:	4a1c      	ldr	r2, [pc, #112]	; (8003a80 <UART_init+0x194>)
 8003a0e:	4413      	add	r3, r2
 8003a10:	2201      	movs	r2, #1
 8003a12:	4619      	mov	r1, r3
 8003a14:	f004 f871 	bl	8007afa <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <UART_init+0x198>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6898      	ldr	r0, [r3, #8]
 8003a1e:	2300      	movs	r3, #0
 8003a20:	2202      	movs	r2, #2
 8003a22:	2100      	movs	r1, #0
 8003a24:	f004 ff14 	bl	8008850 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8003a28:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <UART_init+0x198>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68d8      	ldr	r0, [r3, #12]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2202      	movs	r2, #2
 8003a32:	2100      	movs	r1, #0
 8003a34:	f004 ff0c 	bl	8008850 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8003a38:	4b12      	ldr	r3, [pc, #72]	; (8003a84 <UART_init+0x198>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	6858      	ldr	r0, [r3, #4]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	2202      	movs	r2, #2
 8003a42:	2100      	movs	r1, #0
 8003a44:	f004 ff04 	bl	8008850 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8003a48:	79fb      	ldrb	r3, [r7, #7]
 8003a4a:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <UART_init+0x19c>)
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	0800f8e8 	.word	0x0800f8e8
 8003a60:	0800f8f8 	.word	0x0800f8f8
 8003a64:	0800f934 	.word	0x0800f934
 8003a68:	20000f7c 	.word	0x20000f7c
 8003a6c:	20000f78 	.word	0x20000f78
 8003a70:	20000f88 	.word	0x20000f88
 8003a74:	20000030 	.word	0x20000030
 8003a78:	20000d38 	.word	0x20000d38
 8003a7c:	0800fb8c 	.word	0x0800fb8c
 8003a80:	20000df8 	.word	0x20000df8
 8003a84:	2000004c 	.word	0x2000004c
 8003a88:	20000f94 	.word	0x20000f94

08003a8c <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8003a96:	79fb      	ldrb	r3, [r7, #7]
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d906      	bls.n	8003aaa <UART_data_ready+0x1e>
 8003a9c:	4a07      	ldr	r2, [pc, #28]	; (8003abc <UART_data_ready+0x30>)
 8003a9e:	21c8      	movs	r1, #200	; 0xc8
 8003aa0:	4807      	ldr	r0, [pc, #28]	; (8003ac0 <UART_data_ready+0x34>)
 8003aa2:	f004 fe75 	bl	8008790 <printf>
 8003aa6:	f7ff ff0b 	bl	80038c0 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	4a05      	ldr	r2, [pc, #20]	; (8003ac4 <UART_data_ready+0x38>)
 8003aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	0800f934 	.word	0x0800f934
 8003ac0:	0800f8f8 	.word	0x0800f8f8
 8003ac4:	20000f88 	.word	0x20000f88

08003ac8 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d906      	bls.n	8003ae6 <UART_get_next_byte+0x1e>
 8003ad8:	4a22      	ldr	r2, [pc, #136]	; (8003b64 <UART_get_next_byte+0x9c>)
 8003ada:	21d4      	movs	r1, #212	; 0xd4
 8003adc:	4822      	ldr	r0, [pc, #136]	; (8003b68 <UART_get_next_byte+0xa0>)
 8003ade:	f004 fe57 	bl	8008790 <printf>
 8003ae2:	f7ff feed 	bl	80038c0 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	4a20      	ldr	r2, [pc, #128]	; (8003b6c <UART_get_next_byte+0xa4>)
 8003aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <UART_get_next_byte+0x2e>
		return 0;
 8003af2:	2300      	movs	r3, #0
 8003af4:	e031      	b.n	8003b5a <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003af6:	79fa      	ldrb	r2, [r7, #7]
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	491d      	ldr	r1, [pc, #116]	; (8003b70 <UART_get_next_byte+0xa8>)
 8003afc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003b00:	491c      	ldr	r1, [pc, #112]	; (8003b74 <UART_get_next_byte+0xac>)
 8003b02:	01d2      	lsls	r2, r2, #7
 8003b04:	440a      	add	r2, r1
 8003b06:	4413      	add	r3, r2
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	4a18      	ldr	r2, [pc, #96]	; (8003b70 <UART_get_next_byte+0xa8>)
 8003b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b1c:	4914      	ldr	r1, [pc, #80]	; (8003b70 <UART_get_next_byte+0xa8>)
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003b22:	79fb      	ldrb	r3, [r7, #7]
 8003b24:	4a14      	ldr	r2, [pc, #80]	; (8003b78 <UART_get_next_byte+0xb0>)
 8003b26:	56d3      	ldrsb	r3, [r2, r3]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff fea5 	bl	8003878 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <UART_get_next_byte+0xb4>)
 8003b32:	5cd3      	ldrb	r3, [r2, r3]
 8003b34:	4619      	mov	r1, r3
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	4a0d      	ldr	r2, [pc, #52]	; (8003b70 <UART_get_next_byte+0xa8>)
 8003b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b3e:	4299      	cmp	r1, r3
 8003b40:	d104      	bne.n	8003b4c <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <UART_get_next_byte+0xa4>)
 8003b46:	2100      	movs	r1, #0
 8003b48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	4a0a      	ldr	r2, [pc, #40]	; (8003b78 <UART_get_next_byte+0xb0>)
 8003b50:	56d3      	ldrsb	r3, [r2, r3]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7ff fe74 	bl	8003840 <__NVIC_EnableIRQ>
	return ret;
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	0800f934 	.word	0x0800f934
 8003b68:	0800f8f8 	.word	0x0800f8f8
 8003b6c:	20000f88 	.word	0x20000f88
 8003b70:	20000f7c 	.word	0x20000f7c
 8003b74:	20000df8 	.word	0x20000df8
 8003b78:	0800fb8c 	.word	0x0800fb8c
 8003b7c:	20000f78 	.word	0x20000f78

08003b80 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	460a      	mov	r2, r1
 8003b8a:	71fb      	strb	r3, [r7, #7]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8003b90:	79fb      	ldrb	r3, [r7, #7]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d907      	bls.n	8003ba6 <UART_putc+0x26>
 8003b96:	4a16      	ldr	r2, [pc, #88]	; (8003bf0 <UART_putc+0x70>)
 8003b98:	f240 113d 	movw	r1, #317	; 0x13d
 8003b9c:	4815      	ldr	r0, [pc, #84]	; (8003bf4 <UART_putc+0x74>)
 8003b9e:	f004 fdf7 	bl	8008790 <printf>
 8003ba2:	f7ff fe8d 	bl	80038c0 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	4a13      	ldr	r2, [pc, #76]	; (8003bf8 <UART_putc+0x78>)
 8003baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d019      	beq.n	8003be6 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	4a11      	ldr	r2, [pc, #68]	; (8003bfc <UART_putc+0x7c>)
 8003bb6:	56d3      	ldrsb	r3, [r2, r3]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fe5d 	bl	8003878 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8003bbe:	79fb      	ldrb	r3, [r7, #7]
 8003bc0:	019b      	lsls	r3, r3, #6
 8003bc2:	4a0f      	ldr	r2, [pc, #60]	; (8003c00 <UART_putc+0x80>)
 8003bc4:	4413      	add	r3, r2
 8003bc6:	1db9      	adds	r1, r7, #6
 8003bc8:	2201      	movs	r2, #1
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f003 ff51 	bl	8007a72 <HAL_UART_Transmit_IT>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	4a09      	ldr	r2, [pc, #36]	; (8003bfc <UART_putc+0x7c>)
 8003bd8:	56d3      	ldrsb	r3, [r2, r3]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff fe30 	bl	8003840 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d0e5      	beq.n	8003bb2 <UART_putc+0x32>
	}
}
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	0800f934 	.word	0x0800f934
 8003bf4:	0800f8f8 	.word	0x0800f8f8
 8003bf8:	20000f94 	.word	0x20000f94
 8003bfc:	0800fb8c 	.word	0x0800fb8c
 8003c00:	20000d38 	.word	0x20000d38

08003c04 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	4a13      	ldr	r2, [pc, #76]	; (8003c64 <UART_impolite_force_puts_on_uart+0x60>)
 8003c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d01d      	beq.n	8003c5a <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	4a11      	ldr	r2, [pc, #68]	; (8003c68 <UART_impolite_force_puts_on_uart+0x64>)
 8003c22:	019b      	lsls	r3, r3, #6
 8003c24:	4413      	add	r3, r2
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	e010      	b.n	8003c52 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8003c30:	bf00      	nop
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f9      	beq.n	8003c32 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	4413      	add	r3, r2
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	461a      	mov	r2, r3
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d3ea      	bcc.n	8003c30 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8003c5a:	bf00      	nop
 8003c5c:	371c      	adds	r7, #28
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bc80      	pop	{r7}
 8003c62:	4770      	bx	lr
 8003c64:	20000f94 	.word	0x20000f94
 8003c68:	20000d38 	.word	0x20000d38

08003c6c <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8003c70:	4802      	ldr	r0, [pc, #8]	; (8003c7c <USART1_IRQHandler+0x10>)
 8003c72:	f003 ff97 	bl	8007ba4 <HAL_UART_IRQHandler>
}
 8003c76:	bf00      	nop
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20000d38 	.word	0x20000d38

08003c80 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8003c84:	4802      	ldr	r0, [pc, #8]	; (8003c90 <USART2_IRQHandler+0x10>)
 8003c86:	f003 ff8d 	bl	8007ba4 <HAL_UART_IRQHandler>
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000d78 	.word	0x20000d78

08003c94 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8003c98:	4802      	ldr	r0, [pc, #8]	; (8003ca4 <USART3_IRQHandler+0x10>)
 8003c9a:	f003 ff83 	bl	8007ba4 <HAL_UART_IRQHandler>
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000db8 	.word	0x20000db8

08003ca8 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a1e      	ldr	r2, [pc, #120]	; (8003d30 <HAL_UART_RxCpltCallback+0x88>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d102      	bne.n	8003cc0 <HAL_UART_RxCpltCallback+0x18>
 8003cba:	2300      	movs	r3, #0
 8003cbc:	73fb      	strb	r3, [r7, #15]
 8003cbe:	e00e      	b.n	8003cde <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a1b      	ldr	r2, [pc, #108]	; (8003d34 <HAL_UART_RxCpltCallback+0x8c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d102      	bne.n	8003cd0 <HAL_UART_RxCpltCallback+0x28>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	73fb      	strb	r3, [r7, #15]
 8003cce:	e006      	b.n	8003cde <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a18      	ldr	r2, [pc, #96]	; (8003d38 <HAL_UART_RxCpltCallback+0x90>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d126      	bne.n	8003d28 <HAL_UART_RxCpltCallback+0x80>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8003cde:	7bfb      	ldrb	r3, [r7, #15]
 8003ce0:	4a16      	ldr	r2, [pc, #88]	; (8003d3c <HAL_UART_RxCpltCallback+0x94>)
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	4a15      	ldr	r2, [pc, #84]	; (8003d40 <HAL_UART_RxCpltCallback+0x98>)
 8003cec:	5cd3      	ldrb	r3, [r2, r3]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	425a      	negs	r2, r3
 8003cf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cf6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cfa:	bf58      	it	pl
 8003cfc:	4253      	negpl	r3, r2
 8003cfe:	7bfa      	ldrb	r2, [r7, #15]
 8003d00:	b2d9      	uxtb	r1, r3
 8003d02:	4b0f      	ldr	r3, [pc, #60]	; (8003d40 <HAL_UART_RxCpltCallback+0x98>)
 8003d04:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	019b      	lsls	r3, r3, #6
 8003d0a:	4a0e      	ldr	r2, [pc, #56]	; (8003d44 <HAL_UART_RxCpltCallback+0x9c>)
 8003d0c:	1898      	adds	r0, r3, r2
 8003d0e:	7bfb      	ldrb	r3, [r7, #15]
 8003d10:	7bfa      	ldrb	r2, [r7, #15]
 8003d12:	490b      	ldr	r1, [pc, #44]	; (8003d40 <HAL_UART_RxCpltCallback+0x98>)
 8003d14:	5c8a      	ldrb	r2, [r1, r2]
 8003d16:	01db      	lsls	r3, r3, #7
 8003d18:	4413      	add	r3, r2
 8003d1a:	4a0b      	ldr	r2, [pc, #44]	; (8003d48 <HAL_UART_RxCpltCallback+0xa0>)
 8003d1c:	4413      	add	r3, r2
 8003d1e:	2201      	movs	r2, #1
 8003d20:	4619      	mov	r1, r3
 8003d22:	f003 feea 	bl	8007afa <HAL_UART_Receive_IT>
 8003d26:	e000      	b.n	8003d2a <HAL_UART_RxCpltCallback+0x82>
	else return;
 8003d28:	bf00      	nop
}
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40013800 	.word	0x40013800
 8003d34:	40004400 	.word	0x40004400
 8003d38:	40004800 	.word	0x40004800
 8003d3c:	20000f88 	.word	0x20000f88
 8003d40:	20000f78 	.word	0x20000f78
 8003d44:	20000d38 	.word	0x20000d38
 8003d48:	20000df8 	.word	0x20000df8

08003d4c <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b08a      	sub	sp, #40	; 0x28
 8003d50:	af02      	add	r7, sp, #8
 8003d52:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a47      	ldr	r2, [pc, #284]	; (8003e78 <HAL_UART_MspInit+0x12c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d12a      	bne.n	8003db4 <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003d5e:	4b47      	ldr	r3, [pc, #284]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	4a46      	ldr	r2, [pc, #280]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003d64:	f043 0304 	orr.w	r3, r3, #4
 8003d68:	6193      	str	r3, [r2, #24]
 8003d6a:	4b44      	ldr	r3, [pc, #272]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	61fb      	str	r3, [r7, #28]
 8003d74:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8003d76:	2303      	movs	r3, #3
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d82:	483f      	ldr	r0, [pc, #252]	; (8003e80 <HAL_UART_MspInit+0x134>)
 8003d84:	f7fe fb68 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003d88:	2303      	movs	r3, #3
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d94:	483a      	ldr	r0, [pc, #232]	; (8003e80 <HAL_UART_MspInit+0x134>)
 8003d96:	f7fe fb5f 	bl	8002458 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8003d9a:	4b38      	ldr	r3, [pc, #224]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	4a37      	ldr	r2, [pc, #220]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003da4:	6193      	str	r3, [r2, #24]
 8003da6:	4b35      	ldr	r3, [pc, #212]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003dae:	61bb      	str	r3, [r7, #24]
 8003db0:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8003db2:	e05c      	b.n	8003e6e <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a32      	ldr	r2, [pc, #200]	; (8003e84 <HAL_UART_MspInit+0x138>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d128      	bne.n	8003e10 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8003dbe:	4b2f      	ldr	r3, [pc, #188]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	4a2e      	ldr	r2, [pc, #184]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003dc4:	f043 0304 	orr.w	r3, r3, #4
 8003dc8:	6193      	str	r3, [r2, #24]
 8003dca:	4b2c      	ldr	r3, [pc, #176]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	f003 0304 	and.w	r3, r3, #4
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	2301      	movs	r3, #1
 8003ddc:	2202      	movs	r2, #2
 8003dde:	2104      	movs	r1, #4
 8003de0:	4827      	ldr	r0, [pc, #156]	; (8003e80 <HAL_UART_MspInit+0x134>)
 8003de2:	f7fe fb39 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003de6:	2303      	movs	r3, #3
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	2301      	movs	r3, #1
 8003dec:	2200      	movs	r2, #0
 8003dee:	2108      	movs	r1, #8
 8003df0:	4823      	ldr	r0, [pc, #140]	; (8003e80 <HAL_UART_MspInit+0x134>)
 8003df2:	f7fe fb31 	bl	8002458 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8003df6:	4b21      	ldr	r3, [pc, #132]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	4a20      	ldr	r2, [pc, #128]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e00:	61d3      	str	r3, [r2, #28]
 8003e02:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	693b      	ldr	r3, [r7, #16]
}
 8003e0e:	e02e      	b.n	8003e6e <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a1c      	ldr	r2, [pc, #112]	; (8003e88 <HAL_UART_MspInit+0x13c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d129      	bne.n	8003e6e <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8003e1a:	4b18      	ldr	r3, [pc, #96]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	4a17      	ldr	r2, [pc, #92]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e20:	f043 0308 	orr.w	r3, r3, #8
 8003e24:	6193      	str	r3, [r2, #24]
 8003e26:	4b15      	ldr	r3, [pc, #84]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8003e32:	2303      	movs	r3, #3
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	2301      	movs	r3, #1
 8003e38:	2202      	movs	r2, #2
 8003e3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e3e:	4813      	ldr	r0, [pc, #76]	; (8003e8c <HAL_UART_MspInit+0x140>)
 8003e40:	f7fe fb0a 	bl	8002458 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8003e44:	2303      	movs	r3, #3
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	2301      	movs	r3, #1
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e50:	480e      	ldr	r0, [pc, #56]	; (8003e8c <HAL_UART_MspInit+0x140>)
 8003e52:	f7fe fb01 	bl	8002458 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8003e56:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	4a08      	ldr	r2, [pc, #32]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e60:	61d3      	str	r3, [r2, #28]
 8003e62:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <HAL_UART_MspInit+0x130>)
 8003e64:	69db      	ldr	r3, [r3, #28]
 8003e66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
}
 8003e6e:	bf00      	nop
 8003e70:	3720      	adds	r7, #32
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	40013800 	.word	0x40013800
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	40010800 	.word	0x40010800
 8003e84:	40004400 	.word	0x40004400
 8003e88:	40004800 	.word	0x40004800
 8003e8c:	40010c00 	.word	0x40010c00

08003e90 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d106      	bne.n	8003eae <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2222      	movs	r2, #34	; 0x22
 8003eaa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr

08003eb8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8003ebc:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <WWDG_IRQHandler+0x14>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4903      	ldr	r1, [pc, #12]	; (8003ed0 <WWDG_IRQHandler+0x18>)
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fe fe8c 	bl	8002be0 <dump_printf>
	while(1);
 8003ec8:	e7fe      	b.n	8003ec8 <WWDG_IRQHandler+0x10>
 8003eca:	bf00      	nop
 8003ecc:	2000003c 	.word	0x2000003c
 8003ed0:	0800f9c4 	.word	0x0800f9c4

08003ed4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8003ed8:	4b03      	ldr	r3, [pc, #12]	; (8003ee8 <PVD_IRQHandler+0x14>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4903      	ldr	r1, [pc, #12]	; (8003eec <PVD_IRQHandler+0x18>)
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fe fe7e 	bl	8002be0 <dump_printf>
	while(1);
 8003ee4:	e7fe      	b.n	8003ee4 <PVD_IRQHandler+0x10>
 8003ee6:	bf00      	nop
 8003ee8:	2000003c 	.word	0x2000003c
 8003eec:	0800f9cc 	.word	0x0800f9cc

08003ef0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8003ef4:	4b03      	ldr	r3, [pc, #12]	; (8003f04 <TAMPER_IRQHandler+0x14>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4903      	ldr	r1, [pc, #12]	; (8003f08 <TAMPER_IRQHandler+0x18>)
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe fe70 	bl	8002be0 <dump_printf>
	while(1);
 8003f00:	e7fe      	b.n	8003f00 <TAMPER_IRQHandler+0x10>
 8003f02:	bf00      	nop
 8003f04:	2000003c 	.word	0x2000003c
 8003f08:	0800f9d0 	.word	0x0800f9d0

08003f0c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8003f10:	4b03      	ldr	r3, [pc, #12]	; (8003f20 <RTC_IRQHandler+0x14>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4903      	ldr	r1, [pc, #12]	; (8003f24 <RTC_IRQHandler+0x18>)
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fe fe62 	bl	8002be0 <dump_printf>
	while(1);
 8003f1c:	e7fe      	b.n	8003f1c <RTC_IRQHandler+0x10>
 8003f1e:	bf00      	nop
 8003f20:	2000003c 	.word	0x2000003c
 8003f24:	0800f9d8 	.word	0x0800f9d8

08003f28 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8003f2c:	4b03      	ldr	r3, [pc, #12]	; (8003f3c <FLASH_IRQHandler+0x14>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <FLASH_IRQHandler+0x18>)
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fe54 	bl	8002be0 <dump_printf>
	while(1);
 8003f38:	e7fe      	b.n	8003f38 <FLASH_IRQHandler+0x10>
 8003f3a:	bf00      	nop
 8003f3c:	2000003c 	.word	0x2000003c
 8003f40:	0800f9dc 	.word	0x0800f9dc

08003f44 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8003f48:	4b03      	ldr	r3, [pc, #12]	; (8003f58 <RCC_IRQHandler+0x14>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4903      	ldr	r1, [pc, #12]	; (8003f5c <RCC_IRQHandler+0x18>)
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fe fe46 	bl	8002be0 <dump_printf>
	while(1);
 8003f54:	e7fe      	b.n	8003f54 <RCC_IRQHandler+0x10>
 8003f56:	bf00      	nop
 8003f58:	2000003c 	.word	0x2000003c
 8003f5c:	0800f9e4 	.word	0x0800f9e4

08003f60 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8003f64:	4b03      	ldr	r3, [pc, #12]	; (8003f74 <DMA1_Channel2_IRQHandler+0x14>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4903      	ldr	r1, [pc, #12]	; (8003f78 <DMA1_Channel2_IRQHandler+0x18>)
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe fe38 	bl	8002be0 <dump_printf>
	while(1);
 8003f70:	e7fe      	b.n	8003f70 <DMA1_Channel2_IRQHandler+0x10>
 8003f72:	bf00      	nop
 8003f74:	2000003c 	.word	0x2000003c
 8003f78:	0800fa20 	.word	0x0800fa20

08003f7c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <DMA1_Channel3_IRQHandler+0x14>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4903      	ldr	r1, [pc, #12]	; (8003f94 <DMA1_Channel3_IRQHandler+0x18>)
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe fe2a 	bl	8002be0 <dump_printf>
	while(1);
 8003f8c:	e7fe      	b.n	8003f8c <DMA1_Channel3_IRQHandler+0x10>
 8003f8e:	bf00      	nop
 8003f90:	2000003c 	.word	0x2000003c
 8003f94:	0800fa30 	.word	0x0800fa30

08003f98 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8003f9c:	4b03      	ldr	r3, [pc, #12]	; (8003fac <DMA1_Channel4_IRQHandler+0x14>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4903      	ldr	r1, [pc, #12]	; (8003fb0 <DMA1_Channel4_IRQHandler+0x18>)
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fe1c 	bl	8002be0 <dump_printf>
	while(1);
 8003fa8:	e7fe      	b.n	8003fa8 <DMA1_Channel4_IRQHandler+0x10>
 8003faa:	bf00      	nop
 8003fac:	2000003c 	.word	0x2000003c
 8003fb0:	0800fa40 	.word	0x0800fa40

08003fb4 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8003fb8:	4b03      	ldr	r3, [pc, #12]	; (8003fc8 <DMA1_Channel5_IRQHandler+0x14>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4903      	ldr	r1, [pc, #12]	; (8003fcc <DMA1_Channel5_IRQHandler+0x18>)
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fe0e 	bl	8002be0 <dump_printf>
	while(1);
 8003fc4:	e7fe      	b.n	8003fc4 <DMA1_Channel5_IRQHandler+0x10>
 8003fc6:	bf00      	nop
 8003fc8:	2000003c 	.word	0x2000003c
 8003fcc:	0800fa50 	.word	0x0800fa50

08003fd0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <DMA1_Channel6_IRQHandler+0x14>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4903      	ldr	r1, [pc, #12]	; (8003fe8 <DMA1_Channel6_IRQHandler+0x18>)
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe fe00 	bl	8002be0 <dump_printf>
	while(1);
 8003fe0:	e7fe      	b.n	8003fe0 <DMA1_Channel6_IRQHandler+0x10>
 8003fe2:	bf00      	nop
 8003fe4:	2000003c 	.word	0x2000003c
 8003fe8:	0800fa60 	.word	0x0800fa60

08003fec <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8003ff0:	4b03      	ldr	r3, [pc, #12]	; (8004000 <DMA1_Channel7_IRQHandler+0x14>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4903      	ldr	r1, [pc, #12]	; (8004004 <DMA1_Channel7_IRQHandler+0x18>)
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fe fdf2 	bl	8002be0 <dump_printf>
	while(1);
 8003ffc:	e7fe      	b.n	8003ffc <DMA1_Channel7_IRQHandler+0x10>
 8003ffe:	bf00      	nop
 8004000:	2000003c 	.word	0x2000003c
 8004004:	0800fa70 	.word	0x0800fa70

08004008 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 800400c:	4b03      	ldr	r3, [pc, #12]	; (800401c <ADC1_2_IRQHandler+0x14>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4903      	ldr	r1, [pc, #12]	; (8004020 <ADC1_2_IRQHandler+0x18>)
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe fde4 	bl	8002be0 <dump_printf>
	while(1);
 8004018:	e7fe      	b.n	8004018 <ADC1_2_IRQHandler+0x10>
 800401a:	bf00      	nop
 800401c:	2000003c 	.word	0x2000003c
 8004020:	0800fa80 	.word	0x0800fa80

08004024 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004028:	4b03      	ldr	r3, [pc, #12]	; (8004038 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4903      	ldr	r1, [pc, #12]	; (800403c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fdd6 	bl	8002be0 <dump_printf>
	while(1);
 8004034:	e7fe      	b.n	8004034 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8004036:	bf00      	nop
 8004038:	2000003c 	.word	0x2000003c
 800403c:	0800fa88 	.word	0x0800fa88

08004040 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4903      	ldr	r1, [pc, #12]	; (8004058 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800404a:	4618      	mov	r0, r3
 800404c:	f7fe fdc8 	bl	8002be0 <dump_printf>
	while(1);
 8004050:	e7fe      	b.n	8004050 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8004052:	bf00      	nop
 8004054:	2000003c 	.word	0x2000003c
 8004058:	0800fa98 	.word	0x0800fa98

0800405c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8004060:	4b03      	ldr	r3, [pc, #12]	; (8004070 <CAN1_RX1_IRQHandler+0x14>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4903      	ldr	r1, [pc, #12]	; (8004074 <CAN1_RX1_IRQHandler+0x18>)
 8004066:	4618      	mov	r0, r3
 8004068:	f7fe fdba 	bl	8002be0 <dump_printf>
	while(1);
 800406c:	e7fe      	b.n	800406c <CAN1_RX1_IRQHandler+0x10>
 800406e:	bf00      	nop
 8004070:	2000003c 	.word	0x2000003c
 8004074:	0800faa8 	.word	0x0800faa8

08004078 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800407c:	4b03      	ldr	r3, [pc, #12]	; (800408c <CAN1_SCE_IRQHandler+0x14>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4903      	ldr	r1, [pc, #12]	; (8004090 <CAN1_SCE_IRQHandler+0x18>)
 8004082:	4618      	mov	r0, r3
 8004084:	f7fe fdac 	bl	8002be0 <dump_printf>
	while(1);
 8004088:	e7fe      	b.n	8004088 <CAN1_SCE_IRQHandler+0x10>
 800408a:	bf00      	nop
 800408c:	2000003c 	.word	0x2000003c
 8004090:	0800fab4 	.word	0x0800fab4

08004094 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <TIM1_BRK_IRQHandler+0x14>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4903      	ldr	r1, [pc, #12]	; (80040ac <TIM1_BRK_IRQHandler+0x18>)
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fd9e 	bl	8002be0 <dump_printf>
	while(1);
 80040a4:	e7fe      	b.n	80040a4 <TIM1_BRK_IRQHandler+0x10>
 80040a6:	bf00      	nop
 80040a8:	2000003c 	.word	0x2000003c
 80040ac:	0800fac8 	.word	0x0800fac8

080040b0 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80040b4:	4b03      	ldr	r3, [pc, #12]	; (80040c4 <TIM1_TRG_COM_IRQHandler+0x14>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4903      	ldr	r1, [pc, #12]	; (80040c8 <TIM1_TRG_COM_IRQHandler+0x18>)
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fe fd90 	bl	8002be0 <dump_printf>
	while(1);
 80040c0:	e7fe      	b.n	80040c0 <TIM1_TRG_COM_IRQHandler+0x10>
 80040c2:	bf00      	nop
 80040c4:	2000003c 	.word	0x2000003c
 80040c8:	0800fadc 	.word	0x0800fadc

080040cc <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80040d0:	4b03      	ldr	r3, [pc, #12]	; (80040e0 <TIM1_CC_IRQHandler+0x14>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4903      	ldr	r1, [pc, #12]	; (80040e4 <TIM1_CC_IRQHandler+0x18>)
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fe fd82 	bl	8002be0 <dump_printf>
	while(1);
 80040dc:	e7fe      	b.n	80040dc <TIM1_CC_IRQHandler+0x10>
 80040de:	bf00      	nop
 80040e0:	2000003c 	.word	0x2000003c
 80040e4:	0800faec 	.word	0x0800faec

080040e8 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80040ec:	4b03      	ldr	r3, [pc, #12]	; (80040fc <I2C1_EV_IRQHandler+0x14>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4903      	ldr	r1, [pc, #12]	; (8004100 <I2C1_EV_IRQHandler+0x18>)
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fd74 	bl	8002be0 <dump_printf>
	while(1);
 80040f8:	e7fe      	b.n	80040f8 <I2C1_EV_IRQHandler+0x10>
 80040fa:	bf00      	nop
 80040fc:	2000003c 	.word	0x2000003c
 8004100:	0800fb0c 	.word	0x0800fb0c

08004104 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004108:	4b03      	ldr	r3, [pc, #12]	; (8004118 <I2C1_ER_IRQHandler+0x14>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4903      	ldr	r1, [pc, #12]	; (800411c <I2C1_ER_IRQHandler+0x18>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe fd66 	bl	8002be0 <dump_printf>
	while(1);
 8004114:	e7fe      	b.n	8004114 <I2C1_ER_IRQHandler+0x10>
 8004116:	bf00      	nop
 8004118:	2000003c 	.word	0x2000003c
 800411c:	0800fb14 	.word	0x0800fb14

08004120 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004124:	4b03      	ldr	r3, [pc, #12]	; (8004134 <I2C2_EV_IRQHandler+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4903      	ldr	r1, [pc, #12]	; (8004138 <I2C2_EV_IRQHandler+0x18>)
 800412a:	4618      	mov	r0, r3
 800412c:	f7fe fd58 	bl	8002be0 <dump_printf>
	while(1);
 8004130:	e7fe      	b.n	8004130 <I2C2_EV_IRQHandler+0x10>
 8004132:	bf00      	nop
 8004134:	2000003c 	.word	0x2000003c
 8004138:	0800fb1c 	.word	0x0800fb1c

0800413c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8004140:	4b03      	ldr	r3, [pc, #12]	; (8004150 <I2C2_ER_IRQHandler+0x14>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4903      	ldr	r1, [pc, #12]	; (8004154 <I2C2_ER_IRQHandler+0x18>)
 8004146:	4618      	mov	r0, r3
 8004148:	f7fe fd4a 	bl	8002be0 <dump_printf>
	while(1);
 800414c:	e7fe      	b.n	800414c <I2C2_ER_IRQHandler+0x10>
 800414e:	bf00      	nop
 8004150:	2000003c 	.word	0x2000003c
 8004154:	0800fb24 	.word	0x0800fb24

08004158 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800415c:	4b03      	ldr	r3, [pc, #12]	; (800416c <SPI1_IRQHandler+0x14>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4903      	ldr	r1, [pc, #12]	; (8004170 <SPI1_IRQHandler+0x18>)
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe fd3c 	bl	8002be0 <dump_printf>
	while(1);
 8004168:	e7fe      	b.n	8004168 <SPI1_IRQHandler+0x10>
 800416a:	bf00      	nop
 800416c:	2000003c 	.word	0x2000003c
 8004170:	0800fb2c 	.word	0x0800fb2c

08004174 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8004178:	4b03      	ldr	r3, [pc, #12]	; (8004188 <SPI2_IRQHandler+0x14>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4903      	ldr	r1, [pc, #12]	; (800418c <SPI2_IRQHandler+0x18>)
 800417e:	4618      	mov	r0, r3
 8004180:	f7fe fd2e 	bl	8002be0 <dump_printf>
	while(1);
 8004184:	e7fe      	b.n	8004184 <SPI2_IRQHandler+0x10>
 8004186:	bf00      	nop
 8004188:	2000003c 	.word	0x2000003c
 800418c:	0800fb34 	.word	0x0800fb34

08004190 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004194:	4b03      	ldr	r3, [pc, #12]	; (80041a4 <RTC_Alarm_IRQHandler+0x14>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4903      	ldr	r1, [pc, #12]	; (80041a8 <RTC_Alarm_IRQHandler+0x18>)
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe fd20 	bl	8002be0 <dump_printf>
	while(1);
 80041a0:	e7fe      	b.n	80041a0 <RTC_Alarm_IRQHandler+0x10>
 80041a2:	bf00      	nop
 80041a4:	2000003c 	.word	0x2000003c
 80041a8:	0800fb60 	.word	0x0800fb60

080041ac <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80041b0:	4b03      	ldr	r3, [pc, #12]	; (80041c0 <USBWakeUp_IRQHandler+0x14>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4903      	ldr	r1, [pc, #12]	; (80041c4 <USBWakeUp_IRQHandler+0x18>)
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fd12 	bl	8002be0 <dump_printf>
}
 80041bc:	bf00      	nop
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	2000003c 	.word	0x2000003c
 80041c4:	0800fb6c 	.word	0x0800fb6c

080041c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80041cc:	4b15      	ldr	r3, [pc, #84]	; (8004224 <SystemInit+0x5c>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a14      	ldr	r2, [pc, #80]	; (8004224 <SystemInit+0x5c>)
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80041d8:	4b12      	ldr	r3, [pc, #72]	; (8004224 <SystemInit+0x5c>)
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	4911      	ldr	r1, [pc, #68]	; (8004224 <SystemInit+0x5c>)
 80041de:	4b12      	ldr	r3, [pc, #72]	; (8004228 <SystemInit+0x60>)
 80041e0:	4013      	ands	r3, r2
 80041e2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80041e4:	4b0f      	ldr	r3, [pc, #60]	; (8004224 <SystemInit+0x5c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a0e      	ldr	r2, [pc, #56]	; (8004224 <SystemInit+0x5c>)
 80041ea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80041ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041f2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80041f4:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <SystemInit+0x5c>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a0a      	ldr	r2, [pc, #40]	; (8004224 <SystemInit+0x5c>)
 80041fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004200:	4b08      	ldr	r3, [pc, #32]	; (8004224 <SystemInit+0x5c>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	4a07      	ldr	r2, [pc, #28]	; (8004224 <SystemInit+0x5c>)
 8004206:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800420a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800420c:	4b05      	ldr	r3, [pc, #20]	; (8004224 <SystemInit+0x5c>)
 800420e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004212:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004214:	4b05      	ldr	r3, [pc, #20]	; (800422c <SystemInit+0x64>)
 8004216:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800421a:	609a      	str	r2, [r3, #8]
#endif 
}
 800421c:	bf00      	nop
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr
 8004224:	40021000 	.word	0x40021000
 8004228:	f8ff0000 	.word	0xf8ff0000
 800422c:	e000ed00 	.word	0xe000ed00

08004230 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	2300      	movs	r3, #0
 8004240:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004242:	4b2f      	ldr	r3, [pc, #188]	; (8004300 <SystemCoreClockUpdate+0xd0>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2b08      	cmp	r3, #8
 8004250:	d011      	beq.n	8004276 <SystemCoreClockUpdate+0x46>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b08      	cmp	r3, #8
 8004256:	d83a      	bhi.n	80042ce <SystemCoreClockUpdate+0x9e>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <SystemCoreClockUpdate+0x36>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2b04      	cmp	r3, #4
 8004262:	d004      	beq.n	800426e <SystemCoreClockUpdate+0x3e>
 8004264:	e033      	b.n	80042ce <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8004266:	4b27      	ldr	r3, [pc, #156]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 8004268:	4a27      	ldr	r2, [pc, #156]	; (8004308 <SystemCoreClockUpdate+0xd8>)
 800426a:	601a      	str	r2, [r3, #0]
      break;
 800426c:	e033      	b.n	80042d6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800426e:	4b25      	ldr	r3, [pc, #148]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 8004270:	4a25      	ldr	r2, [pc, #148]	; (8004308 <SystemCoreClockUpdate+0xd8>)
 8004272:	601a      	str	r2, [r3, #0]
      break;
 8004274:	e02f      	b.n	80042d6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8004276:	4b22      	ldr	r3, [pc, #136]	; (8004300 <SystemCoreClockUpdate+0xd0>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800427e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8004280:	4b1f      	ldr	r3, [pc, #124]	; (8004300 <SystemCoreClockUpdate+0xd0>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004288:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	0c9b      	lsrs	r3, r3, #18
 800428e:	3302      	adds	r3, #2
 8004290:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d106      	bne.n	80042a6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	4a1c      	ldr	r2, [pc, #112]	; (800430c <SystemCoreClockUpdate+0xdc>)
 800429c:	fb02 f303 	mul.w	r3, r2, r3
 80042a0:	4a18      	ldr	r2, [pc, #96]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042a2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80042a4:	e017      	b.n	80042d6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80042a6:	4b16      	ldr	r3, [pc, #88]	; (8004300 <SystemCoreClockUpdate+0xd0>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d006      	beq.n	80042c0 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	4a15      	ldr	r2, [pc, #84]	; (800430c <SystemCoreClockUpdate+0xdc>)
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	4a12      	ldr	r2, [pc, #72]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042bc:	6013      	str	r3, [r2, #0]
      break;
 80042be:	e00a      	b.n	80042d6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4a11      	ldr	r2, [pc, #68]	; (8004308 <SystemCoreClockUpdate+0xd8>)
 80042c4:	fb02 f303 	mul.w	r3, r2, r3
 80042c8:	4a0e      	ldr	r2, [pc, #56]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042ca:	6013      	str	r3, [r2, #0]
      break;
 80042cc:	e003      	b.n	80042d6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 80042ce:	4b0d      	ldr	r3, [pc, #52]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042d0:	4a0d      	ldr	r2, [pc, #52]	; (8004308 <SystemCoreClockUpdate+0xd8>)
 80042d2:	601a      	str	r2, [r3, #0]
      break;
 80042d4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80042d6:	4b0a      	ldr	r3, [pc, #40]	; (8004300 <SystemCoreClockUpdate+0xd0>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	091b      	lsrs	r3, r3, #4
 80042dc:	f003 030f 	and.w	r3, r3, #15
 80042e0:	4a0b      	ldr	r2, [pc, #44]	; (8004310 <SystemCoreClockUpdate+0xe0>)
 80042e2:	5cd3      	ldrb	r3, [r2, r3]
 80042e4:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80042e6:	4b07      	ldr	r3, [pc, #28]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	fa22 f303 	lsr.w	r3, r2, r3
 80042f0:	4a04      	ldr	r2, [pc, #16]	; (8004304 <SystemCoreClockUpdate+0xd4>)
 80042f2:	6013      	str	r3, [r2, #0]
}
 80042f4:	bf00      	nop
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40021000 	.word	0x40021000
 8004304:	20000040 	.word	0x20000040
 8004308:	007a1200 	.word	0x007a1200
 800430c:	003d0900 	.word	0x003d0900
 8004310:	0800fb90 	.word	0x0800fb90

08004314 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800431a:	2300      	movs	r3, #0
 800431c:	71fb      	strb	r3, [r7, #7]
 800431e:	e007      	b.n	8004330 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	4a0b      	ldr	r2, [pc, #44]	; (8004350 <Systick_init+0x3c>)
 8004324:	2100      	movs	r1, #0
 8004326:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	3301      	adds	r3, #1
 800432e:	71fb      	strb	r3, [r7, #7]
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	2b0f      	cmp	r3, #15
 8004334:	d9f4      	bls.n	8004320 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004336:	2200      	movs	r2, #0
 8004338:	2100      	movs	r1, #0
 800433a:	f04f 30ff 	mov.w	r0, #4294967295
 800433e:	f001 fa16 	bl	800576e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8004342:	4b04      	ldr	r3, [pc, #16]	; (8004354 <Systick_init+0x40>)
 8004344:	2201      	movs	r2, #1
 8004346:	601a      	str	r2, [r3, #0]
}
 8004348:	bf00      	nop
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	20000fa0 	.word	0x20000fa0
 8004354:	20000fe0 	.word	0x20000fe0

08004358 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800435e:	f001 f8ef 	bl	8005540 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004362:	f001 fa3a 	bl	80057da <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004366:	4b0f      	ldr	r3, [pc, #60]	; (80043a4 <SysTick_Handler+0x4c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <SysTick_Handler+0x1a>
		Systick_init();
 800436e:	f7ff ffd1 	bl	8004314 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004372:	2300      	movs	r3, #0
 8004374:	71fb      	strb	r3, [r7, #7]
 8004376:	e00d      	b.n	8004394 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	4a0b      	ldr	r2, [pc, #44]	; (80043a8 <SysTick_Handler+0x50>)
 800437c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d004      	beq.n	800438e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	4a08      	ldr	r2, [pc, #32]	; (80043a8 <SysTick_Handler+0x50>)
 8004388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800438c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	3301      	adds	r3, #1
 8004392:	71fb      	strb	r3, [r7, #7]
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	2b0f      	cmp	r3, #15
 8004398:	d9ee      	bls.n	8004378 <SysTick_Handler+0x20>
	}
}
 800439a:	bf00      	nop
 800439c:	bf00      	nop
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20000fe0 	.word	0x20000fe0
 80043a8:	20000fa0 	.word	0x20000fa0

080043ac <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80043b4:	4b10      	ldr	r3, [pc, #64]	; (80043f8 <Systick_add_callback_function+0x4c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <Systick_add_callback_function+0x14>
		Systick_init();
 80043bc:	f7ff ffaa 	bl	8004314 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80043c0:	2300      	movs	r3, #0
 80043c2:	73fb      	strb	r3, [r7, #15]
 80043c4:	e00f      	b.n	80043e6 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
 80043c8:	4a0c      	ldr	r2, [pc, #48]	; (80043fc <Systick_add_callback_function+0x50>)
 80043ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d106      	bne.n	80043e0 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 80043d2:	7bfb      	ldrb	r3, [r7, #15]
 80043d4:	4909      	ldr	r1, [pc, #36]	; (80043fc <Systick_add_callback_function+0x50>)
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 80043dc:	2301      	movs	r3, #1
 80043de:	e006      	b.n	80043ee <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
 80043e2:	3301      	adds	r3, #1
 80043e4:	73fb      	strb	r3, [r7, #15]
 80043e6:	7bfb      	ldrb	r3, [r7, #15]
 80043e8:	2b0f      	cmp	r3, #15
 80043ea:	d9ec      	bls.n	80043c6 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 80043ec:	2300      	movs	r3, #0

}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	20000fe0 	.word	0x20000fe0
 80043fc:	20000fa0 	.word	0x20000fa0

08004400 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004406:	2301      	movs	r3, #1
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	2201      	movs	r2, #1
 800440e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004412:	4818      	ldr	r0, [pc, #96]	; (8004474 <ILI9341_Init+0x74>)
 8004414:	f7fe f820 	bl	8002458 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8004418:	2301      	movs	r3, #1
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	2300      	movs	r3, #0
 800441e:	2201      	movs	r2, #1
 8004420:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004424:	4813      	ldr	r0, [pc, #76]	; (8004474 <ILI9341_Init+0x74>)
 8004426:	f7fe f817 	bl	8002458 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 800442a:	2302      	movs	r3, #2
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	2301      	movs	r3, #1
 8004430:	2201      	movs	r2, #1
 8004432:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004436:	480f      	ldr	r0, [pc, #60]	; (8004474 <ILI9341_Init+0x74>)
 8004438:	f7fe f80e 	bl	8002458 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 800443c:	2201      	movs	r2, #1
 800443e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004442:	480c      	ldr	r0, [pc, #48]	; (8004474 <ILI9341_Init+0x74>)
 8004444:	f001 fced 	bl	8005e22 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004448:	480b      	ldr	r0, [pc, #44]	; (8004478 <ILI9341_Init+0x78>)
 800444a:	f7fe f835 	bl	80024b8 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 800444e:	f000 f819 	bl	8004484 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004452:	4b0a      	ldr	r3, [pc, #40]	; (800447c <ILI9341_Init+0x7c>)
 8004454:	2200      	movs	r2, #0
 8004456:	801a      	strh	r2, [r3, #0]
 8004458:	4b08      	ldr	r3, [pc, #32]	; (800447c <ILI9341_Init+0x7c>)
 800445a:	881a      	ldrh	r2, [r3, #0]
 800445c:	4b08      	ldr	r3, [pc, #32]	; (8004480 <ILI9341_Init+0x80>)
 800445e:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004460:	2000      	movs	r0, #0
 8004462:	f000 fa71 	bl	8004948 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004466:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800446a:	f000 f9f7 	bl	800485c <ILI9341_Fill>
}
 800446e:	bf00      	nop
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40010800 	.word	0x40010800
 8004478:	40013000 	.word	0x40013000
 800447c:	200010ce 	.word	0x200010ce
 8004480:	200010c4 	.word	0x200010c4

08004484 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004484:	b580      	push	{r7, lr}
 8004486:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004488:	2200      	movs	r2, #0
 800448a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800448e:	4898      	ldr	r0, [pc, #608]	; (80046f0 <ILI9341_InitLCD+0x26c>)
 8004490:	f001 fcc7 	bl	8005e22 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004494:	2014      	movs	r0, #20
 8004496:	f001 f86f 	bl	8005578 <HAL_Delay>
	ILI9341_RST_SET();
 800449a:	2201      	movs	r2, #1
 800449c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044a0:	4893      	ldr	r0, [pc, #588]	; (80046f0 <ILI9341_InitLCD+0x26c>)
 80044a2:	f001 fcbe 	bl	8005e22 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 80044a6:	2014      	movs	r0, #20
 80044a8:	f001 f866 	bl	8005578 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 80044ac:	2001      	movs	r0, #1
 80044ae:	f000 f921 	bl	80046f4 <ILI9341_SendCommand>
	HAL_Delay(50);
 80044b2:	2032      	movs	r0, #50	; 0x32
 80044b4:	f001 f860 	bl	8005578 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 80044b8:	20cb      	movs	r0, #203	; 0xcb
 80044ba:	f000 f91b 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 80044be:	2039      	movs	r0, #57	; 0x39
 80044c0:	f000 f93c 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 80044c4:	202c      	movs	r0, #44	; 0x2c
 80044c6:	f000 f939 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80044ca:	2000      	movs	r0, #0
 80044cc:	f000 f936 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x34);
 80044d0:	2034      	movs	r0, #52	; 0x34
 80044d2:	f000 f933 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x02);
 80044d6:	2002      	movs	r0, #2
 80044d8:	f000 f930 	bl	800473c <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 80044dc:	20cf      	movs	r0, #207	; 0xcf
 80044de:	f000 f909 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80044e2:	2000      	movs	r0, #0
 80044e4:	f000 f92a 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80044e8:	20c1      	movs	r0, #193	; 0xc1
 80044ea:	f000 f927 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x30);
 80044ee:	2030      	movs	r0, #48	; 0x30
 80044f0:	f000 f924 	bl	800473c <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 80044f4:	20e8      	movs	r0, #232	; 0xe8
 80044f6:	f000 f8fd 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 80044fa:	2085      	movs	r0, #133	; 0x85
 80044fc:	f000 f91e 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004500:	2000      	movs	r0, #0
 8004502:	f000 f91b 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004506:	2078      	movs	r0, #120	; 0x78
 8004508:	f000 f918 	bl	800473c <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 800450c:	20ea      	movs	r0, #234	; 0xea
 800450e:	f000 f8f1 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004512:	2000      	movs	r0, #0
 8004514:	f000 f912 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004518:	2000      	movs	r0, #0
 800451a:	f000 f90f 	bl	800473c <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 800451e:	20ed      	movs	r0, #237	; 0xed
 8004520:	f000 f8e8 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004524:	2064      	movs	r0, #100	; 0x64
 8004526:	f000 f909 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 800452a:	2003      	movs	r0, #3
 800452c:	f000 f906 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004530:	2012      	movs	r0, #18
 8004532:	f000 f903 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004536:	2081      	movs	r0, #129	; 0x81
 8004538:	f000 f900 	bl	800473c <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 800453c:	20f7      	movs	r0, #247	; 0xf7
 800453e:	f000 f8d9 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004542:	2020      	movs	r0, #32
 8004544:	f000 f8fa 	bl	800473c <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004548:	20c0      	movs	r0, #192	; 0xc0
 800454a:	f000 f8d3 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 800454e:	2023      	movs	r0, #35	; 0x23
 8004550:	f000 f8f4 	bl	800473c <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004554:	20c1      	movs	r0, #193	; 0xc1
 8004556:	f000 f8cd 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 800455a:	2010      	movs	r0, #16
 800455c:	f000 f8ee 	bl	800473c <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004560:	20c5      	movs	r0, #197	; 0xc5
 8004562:	f000 f8c7 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004566:	203e      	movs	r0, #62	; 0x3e
 8004568:	f000 f8e8 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x28);
 800456c:	2028      	movs	r0, #40	; 0x28
 800456e:	f000 f8e5 	bl	800473c <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004572:	20c7      	movs	r0, #199	; 0xc7
 8004574:	f000 f8be 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004578:	2086      	movs	r0, #134	; 0x86
 800457a:	f000 f8df 	bl	800473c <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 800457e:	2036      	movs	r0, #54	; 0x36
 8004580:	f000 f8b8 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004584:	2048      	movs	r0, #72	; 0x48
 8004586:	f000 f8d9 	bl	800473c <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 800458a:	203a      	movs	r0, #58	; 0x3a
 800458c:	f000 f8b2 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004590:	2055      	movs	r0, #85	; 0x55
 8004592:	f000 f8d3 	bl	800473c <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004596:	20b1      	movs	r0, #177	; 0xb1
 8004598:	f000 f8ac 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800459c:	2000      	movs	r0, #0
 800459e:	f000 f8cd 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x18);
 80045a2:	2018      	movs	r0, #24
 80045a4:	f000 f8ca 	bl	800473c <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 80045a8:	20b6      	movs	r0, #182	; 0xb6
 80045aa:	f000 f8a3 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 80045ae:	2008      	movs	r0, #8
 80045b0:	f000 f8c4 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x82);
 80045b4:	2082      	movs	r0, #130	; 0x82
 80045b6:	f000 f8c1 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x27);
 80045ba:	2027      	movs	r0, #39	; 0x27
 80045bc:	f000 f8be 	bl	800473c <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 80045c0:	20f2      	movs	r0, #242	; 0xf2
 80045c2:	f000 f897 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80045c6:	2000      	movs	r0, #0
 80045c8:	f000 f8b8 	bl	800473c <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80045cc:	202a      	movs	r0, #42	; 0x2a
 80045ce:	f000 f891 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80045d2:	2000      	movs	r0, #0
 80045d4:	f000 f8b2 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80045d8:	2000      	movs	r0, #0
 80045da:	f000 f8af 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80045de:	2000      	movs	r0, #0
 80045e0:	f000 f8ac 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 80045e4:	20ef      	movs	r0, #239	; 0xef
 80045e6:	f000 f8a9 	bl	800473c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80045ea:	202b      	movs	r0, #43	; 0x2b
 80045ec:	f000 f882 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 80045f0:	2000      	movs	r0, #0
 80045f2:	f000 f8a3 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 80045f6:	2000      	movs	r0, #0
 80045f8:	f000 f8a0 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x01);
 80045fc:	2001      	movs	r0, #1
 80045fe:	f000 f89d 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004602:	203f      	movs	r0, #63	; 0x3f
 8004604:	f000 f89a 	bl	800473c <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004608:	2026      	movs	r0, #38	; 0x26
 800460a:	f000 f873 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 800460e:	2001      	movs	r0, #1
 8004610:	f000 f894 	bl	800473c <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004614:	20e0      	movs	r0, #224	; 0xe0
 8004616:	f000 f86d 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 800461a:	200f      	movs	r0, #15
 800461c:	f000 f88e 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004620:	2031      	movs	r0, #49	; 0x31
 8004622:	f000 f88b 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004626:	202b      	movs	r0, #43	; 0x2b
 8004628:	f000 f888 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 800462c:	200c      	movs	r0, #12
 800462e:	f000 f885 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004632:	200e      	movs	r0, #14
 8004634:	f000 f882 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004638:	2008      	movs	r0, #8
 800463a:	f000 f87f 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 800463e:	204e      	movs	r0, #78	; 0x4e
 8004640:	f000 f87c 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004644:	20f1      	movs	r0, #241	; 0xf1
 8004646:	f000 f879 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x37);
 800464a:	2037      	movs	r0, #55	; 0x37
 800464c:	f000 f876 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004650:	2007      	movs	r0, #7
 8004652:	f000 f873 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004656:	2010      	movs	r0, #16
 8004658:	f000 f870 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 800465c:	2003      	movs	r0, #3
 800465e:	f000 f86d 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004662:	200e      	movs	r0, #14
 8004664:	f000 f86a 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004668:	2009      	movs	r0, #9
 800466a:	f000 f867 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x00);
 800466e:	2000      	movs	r0, #0
 8004670:	f000 f864 	bl	800473c <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004674:	20e1      	movs	r0, #225	; 0xe1
 8004676:	f000 f83d 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 800467a:	2000      	movs	r0, #0
 800467c:	f000 f85e 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004680:	200e      	movs	r0, #14
 8004682:	f000 f85b 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004686:	2014      	movs	r0, #20
 8004688:	f000 f858 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x03);
 800468c:	2003      	movs	r0, #3
 800468e:	f000 f855 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004692:	2011      	movs	r0, #17
 8004694:	f000 f852 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004698:	2007      	movs	r0, #7
 800469a:	f000 f84f 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 800469e:	2031      	movs	r0, #49	; 0x31
 80046a0:	f000 f84c 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 80046a4:	20c1      	movs	r0, #193	; 0xc1
 80046a6:	f000 f849 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x48);
 80046aa:	2048      	movs	r0, #72	; 0x48
 80046ac:	f000 f846 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x08);
 80046b0:	2008      	movs	r0, #8
 80046b2:	f000 f843 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80046b6:	200f      	movs	r0, #15
 80046b8:	f000 f840 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 80046bc:	200c      	movs	r0, #12
 80046be:	f000 f83d 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x31);
 80046c2:	2031      	movs	r0, #49	; 0x31
 80046c4:	f000 f83a 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x36);
 80046c8:	2036      	movs	r0, #54	; 0x36
 80046ca:	f000 f837 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 80046ce:	200f      	movs	r0, #15
 80046d0:	f000 f834 	bl	800473c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 80046d4:	2011      	movs	r0, #17
 80046d6:	f000 f80d 	bl	80046f4 <ILI9341_SendCommand>

	HAL_Delay(10);
 80046da:	200a      	movs	r0, #10
 80046dc:	f000 ff4c 	bl	8005578 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 80046e0:	2029      	movs	r0, #41	; 0x29
 80046e2:	f000 f807 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 80046e6:	202c      	movs	r0, #44	; 0x2c
 80046e8:	f000 f804 	bl	80046f4 <ILI9341_SendCommand>
}
 80046ec:	bf00      	nop
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	40010800 	.word	0x40010800

080046f4 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 80046fe:	2200      	movs	r2, #0
 8004700:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004704:	480b      	ldr	r0, [pc, #44]	; (8004734 <ILI9341_SendCommand+0x40>)
 8004706:	f001 fb8c 	bl	8005e22 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 800470a:	2200      	movs	r2, #0
 800470c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004710:	4808      	ldr	r0, [pc, #32]	; (8004734 <ILI9341_SendCommand+0x40>)
 8004712:	f001 fb86 	bl	8005e22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	4619      	mov	r1, r3
 800471a:	4807      	ldr	r0, [pc, #28]	; (8004738 <ILI9341_SendCommand+0x44>)
 800471c:	f7fe f81a 	bl	8002754 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004720:	2201      	movs	r2, #1
 8004722:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004726:	4803      	ldr	r0, [pc, #12]	; (8004734 <ILI9341_SendCommand+0x40>)
 8004728:	f001 fb7b 	bl	8005e22 <HAL_GPIO_WritePin>
}
 800472c:	bf00      	nop
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40010800 	.word	0x40010800
 8004738:	40013000 	.word	0x40013000

0800473c <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	4603      	mov	r3, r0
 8004744:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004746:	2201      	movs	r2, #1
 8004748:	f44f 7180 	mov.w	r1, #256	; 0x100
 800474c:	480b      	ldr	r0, [pc, #44]	; (800477c <ILI9341_SendData+0x40>)
 800474e:	f001 fb68 	bl	8005e22 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004752:	2200      	movs	r2, #0
 8004754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004758:	4808      	ldr	r0, [pc, #32]	; (800477c <ILI9341_SendData+0x40>)
 800475a:	f001 fb62 	bl	8005e22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	4619      	mov	r1, r3
 8004762:	4807      	ldr	r0, [pc, #28]	; (8004780 <ILI9341_SendData+0x44>)
 8004764:	f7fd fff6 	bl	8002754 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004768:	2201      	movs	r2, #1
 800476a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800476e:	4803      	ldr	r0, [pc, #12]	; (800477c <ILI9341_SendData+0x40>)
 8004770:	f001 fb57 	bl	8005e22 <HAL_GPIO_WritePin>
}
 8004774:	bf00      	nop
 8004776:	3708      	adds	r7, #8
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40010800 	.word	0x40010800
 8004780:	40013000 	.word	0x40013000

08004784 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	4603      	mov	r3, r0
 800478c:	80fb      	strh	r3, [r7, #6]
 800478e:	460b      	mov	r3, r1
 8004790:	80bb      	strh	r3, [r7, #4]
 8004792:	4613      	mov	r3, r2
 8004794:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004796:	88bb      	ldrh	r3, [r7, #4]
 8004798:	88fa      	ldrh	r2, [r7, #6]
 800479a:	88b9      	ldrh	r1, [r7, #4]
 800479c:	88f8      	ldrh	r0, [r7, #6]
 800479e:	f000 f813 	bl	80047c8 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 80047a2:	202c      	movs	r0, #44	; 0x2c
 80047a4:	f7ff ffa6 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 80047a8:	887b      	ldrh	r3, [r7, #2]
 80047aa:	0a1b      	lsrs	r3, r3, #8
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7ff ffc3 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 80047b6:	887b      	ldrh	r3, [r7, #2]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ffbe 	bl	800473c <ILI9341_SendData>
}
 80047c0:	bf00      	nop
 80047c2:	3708      	adds	r7, #8
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80047c8:	b590      	push	{r4, r7, lr}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4604      	mov	r4, r0
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	4623      	mov	r3, r4
 80047d8:	80fb      	strh	r3, [r7, #6]
 80047da:	4603      	mov	r3, r0
 80047dc:	80bb      	strh	r3, [r7, #4]
 80047de:	460b      	mov	r3, r1
 80047e0:	807b      	strh	r3, [r7, #2]
 80047e2:	4613      	mov	r3, r2
 80047e4:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 80047e6:	202a      	movs	r0, #42	; 0x2a
 80047e8:	f7ff ff84 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 80047ec:	88fb      	ldrh	r3, [r7, #6]
 80047ee:	0a1b      	lsrs	r3, r3, #8
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff ffa1 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff ff9c 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004804:	887b      	ldrh	r3, [r7, #2]
 8004806:	0a1b      	lsrs	r3, r3, #8
 8004808:	b29b      	uxth	r3, r3
 800480a:	b2db      	uxtb	r3, r3
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff ff95 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004812:	887b      	ldrh	r3, [r7, #2]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff ff90 	bl	800473c <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 800481c:	202b      	movs	r0, #43	; 0x2b
 800481e:	f7ff ff69 	bl	80046f4 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004822:	88bb      	ldrh	r3, [r7, #4]
 8004824:	0a1b      	lsrs	r3, r3, #8
 8004826:	b29b      	uxth	r3, r3
 8004828:	b2db      	uxtb	r3, r3
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff ff86 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004830:	88bb      	ldrh	r3, [r7, #4]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	4618      	mov	r0, r3
 8004836:	f7ff ff81 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 800483a:	883b      	ldrh	r3, [r7, #0]
 800483c:	0a1b      	lsrs	r3, r3, #8
 800483e:	b29b      	uxth	r3, r3
 8004840:	b2db      	uxtb	r3, r3
 8004842:	4618      	mov	r0, r3
 8004844:	f7ff ff7a 	bl	800473c <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004848:	883b      	ldrh	r3, [r7, #0]
 800484a:	b2db      	uxtb	r3, r3
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff ff75 	bl	800473c <ILI9341_SendData>
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	bd90      	pop	{r4, r7, pc}
	...

0800485c <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af02      	add	r7, sp, #8
 8004862:	4603      	mov	r3, r0
 8004864:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004866:	4b08      	ldr	r3, [pc, #32]	; (8004888 <ILI9341_Fill+0x2c>)
 8004868:	881b      	ldrh	r3, [r3, #0]
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	4b06      	ldr	r3, [pc, #24]	; (8004888 <ILI9341_Fill+0x2c>)
 8004870:	8859      	ldrh	r1, [r3, #2]
 8004872:	88fb      	ldrh	r3, [r7, #6]
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	460b      	mov	r3, r1
 8004878:	2100      	movs	r1, #0
 800487a:	2000      	movs	r0, #0
 800487c:	f000 f806 	bl	800488c <ILI9341_INT_Fill>
}
 8004880:	bf00      	nop
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	200010c8 	.word	0x200010c8

0800488c <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800488c:	b590      	push	{r4, r7, lr}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
 8004892:	4604      	mov	r4, r0
 8004894:	4608      	mov	r0, r1
 8004896:	4611      	mov	r1, r2
 8004898:	461a      	mov	r2, r3
 800489a:	4623      	mov	r3, r4
 800489c:	80fb      	strh	r3, [r7, #6]
 800489e:	4603      	mov	r3, r0
 80048a0:	80bb      	strh	r3, [r7, #4]
 80048a2:	460b      	mov	r3, r1
 80048a4:	807b      	strh	r3, [r7, #2]
 80048a6:	4613      	mov	r3, r2
 80048a8:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 80048aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80048ac:	0a1b      	lsrs	r3, r3, #8
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 80048b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 80048ba:	883b      	ldrh	r3, [r7, #0]
 80048bc:	887a      	ldrh	r2, [r7, #2]
 80048be:	88b9      	ldrh	r1, [r7, #4]
 80048c0:	88f8      	ldrh	r0, [r7, #6]
 80048c2:	f7ff ff81 	bl	80047c8 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 80048c6:	202c      	movs	r0, #44	; 0x2c
 80048c8:	f7ff ff14 	bl	80046f4 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 80048cc:	887a      	ldrh	r2, [r7, #2]
 80048ce:	88fb      	ldrh	r3, [r7, #6]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	3301      	adds	r3, #1
 80048d4:	8839      	ldrh	r1, [r7, #0]
 80048d6:	88ba      	ldrh	r2, [r7, #4]
 80048d8:	1a8a      	subs	r2, r1, r2
 80048da:	3201      	adds	r2, #1
 80048dc:	fb02 f303 	mul.w	r3, r2, r3
 80048e0:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 80048e2:	2200      	movs	r2, #0
 80048e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80048e8:	4815      	ldr	r0, [pc, #84]	; (8004940 <ILI9341_INT_Fill+0xb4>)
 80048ea:	f001 fa9a 	bl	8005e22 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 80048ee:	2201      	movs	r2, #1
 80048f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048f4:	4812      	ldr	r0, [pc, #72]	; (8004940 <ILI9341_INT_Fill+0xb4>)
 80048f6:	f001 fa94 	bl	8005e22 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 80048fa:	2101      	movs	r1, #1
 80048fc:	4811      	ldr	r0, [pc, #68]	; (8004944 <ILI9341_INT_Fill+0xb8>)
 80048fe:	f7fd ff97 	bl	8002830 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8004902:	2300      	movs	r3, #0
 8004904:	617b      	str	r3, [r7, #20]
 8004906:	e009      	b.n	800491c <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8004908:	f107 030c 	add.w	r3, r7, #12
 800490c:	2201      	movs	r2, #1
 800490e:	4619      	mov	r1, r3
 8004910:	480c      	ldr	r0, [pc, #48]	; (8004944 <ILI9341_INT_Fill+0xb8>)
 8004912:	f7fd ff55 	bl	80027c0 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	3301      	adds	r3, #1
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	429a      	cmp	r2, r3
 8004922:	d3f1      	bcc.n	8004908 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8004924:	2201      	movs	r2, #1
 8004926:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800492a:	4805      	ldr	r0, [pc, #20]	; (8004940 <ILI9341_INT_Fill+0xb4>)
 800492c:	f001 fa79 	bl	8005e22 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8004930:	2100      	movs	r1, #0
 8004932:	4804      	ldr	r0, [pc, #16]	; (8004944 <ILI9341_INT_Fill+0xb8>)
 8004934:	f7fd ff7c 	bl	8002830 <TM_SPI_SetDataSize>
}
 8004938:	bf00      	nop
 800493a:	371c      	adds	r7, #28
 800493c:	46bd      	mov	sp, r7
 800493e:	bd90      	pop	{r4, r7, pc}
 8004940:	40010800 	.word	0x40010800
 8004944:	40013000 	.word	0x40013000

08004948 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 8004952:	2036      	movs	r0, #54	; 0x36
 8004954:	f7ff fece 	bl	80046f4 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 8004958:	79fb      	ldrb	r3, [r7, #7]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d103      	bne.n	8004966 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 800495e:	2058      	movs	r0, #88	; 0x58
 8004960:	f7ff feec 	bl	800473c <ILI9341_SendData>
 8004964:	e013      	b.n	800498e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d103      	bne.n	8004974 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 800496c:	2088      	movs	r0, #136	; 0x88
 800496e:	f7ff fee5 	bl	800473c <ILI9341_SendData>
 8004972:	e00c      	b.n	800498e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8004974:	79fb      	ldrb	r3, [r7, #7]
 8004976:	2b02      	cmp	r3, #2
 8004978:	d103      	bne.n	8004982 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 800497a:	2028      	movs	r0, #40	; 0x28
 800497c:	f7ff fede 	bl	800473c <ILI9341_SendData>
 8004980:	e005      	b.n	800498e <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8004982:	79fb      	ldrb	r3, [r7, #7]
 8004984:	2b03      	cmp	r3, #3
 8004986:	d102      	bne.n	800498e <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 8004988:	20e8      	movs	r0, #232	; 0xe8
 800498a:	f7ff fed7 	bl	800473c <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 800498e:	4a0e      	ldr	r2, [pc, #56]	; (80049c8 <ILI9341_Rotate+0x80>)
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8004994:	79fb      	ldrb	r3, [r7, #7]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d002      	beq.n	80049a0 <ILI9341_Rotate+0x58>
 800499a:	79fb      	ldrb	r3, [r7, #7]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d107      	bne.n	80049b0 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 80049a0:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <ILI9341_Rotate+0x80>)
 80049a2:	22f0      	movs	r2, #240	; 0xf0
 80049a4:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 80049a6:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <ILI9341_Rotate+0x80>)
 80049a8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80049ac:	805a      	strh	r2, [r3, #2]
 80049ae:	e007      	b.n	80049c0 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 80049b0:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <ILI9341_Rotate+0x80>)
 80049b2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80049b6:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 80049b8:	4b03      	ldr	r3, [pc, #12]	; (80049c8 <ILI9341_Rotate+0x80>)
 80049ba:	22f0      	movs	r2, #240	; 0xf0
 80049bc:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	3708      	adds	r7, #8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	200010c8 	.word	0x200010c8

080049cc <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80049cc:	b590      	push	{r4, r7, lr}
 80049ce:	b08d      	sub	sp, #52	; 0x34
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	4604      	mov	r4, r0
 80049d4:	4608      	mov	r0, r1
 80049d6:	4611      	mov	r1, r2
 80049d8:	461a      	mov	r2, r3
 80049da:	4623      	mov	r3, r4
 80049dc:	80fb      	strh	r3, [r7, #6]
 80049de:	4603      	mov	r3, r0
 80049e0:	80bb      	strh	r3, [r7, #4]
 80049e2:	460b      	mov	r3, r1
 80049e4:	807b      	strh	r3, [r7, #2]
 80049e6:	4613      	mov	r3, r2
 80049e8:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80049ea:	2300      	movs	r3, #0
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80049f2:	2300      	movs	r3, #0
 80049f4:	627b      	str	r3, [r7, #36]	; 0x24
 80049f6:	2300      	movs	r3, #0
 80049f8:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	613b      	str	r3, [r7, #16]
 80049fe:	2300      	movs	r3, #0
 8004a00:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8004a06:	887a      	ldrh	r2, [r7, #2]
 8004a08:	88fb      	ldrh	r3, [r7, #6]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8004a0e:	883a      	ldrh	r2, [r7, #0]
 8004a10:	88bb      	ldrh	r3, [r7, #4]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d117      	bne.n	8004a4c <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8004a1c:	883a      	ldrh	r2, [r7, #0]
 8004a1e:	88bb      	ldrh	r3, [r7, #4]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d909      	bls.n	8004a38 <ILI9341_DrawLine+0x6c>
 8004a24:	883c      	ldrh	r4, [r7, #0]
 8004a26:	88fa      	ldrh	r2, [r7, #6]
 8004a28:	88b9      	ldrh	r1, [r7, #4]
 8004a2a:	88f8      	ldrh	r0, [r7, #6]
 8004a2c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	4623      	mov	r3, r4
 8004a32:	f7ff ff2b 	bl	800488c <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8004a36:	e0a6      	b.n	8004b86 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8004a38:	88bc      	ldrh	r4, [r7, #4]
 8004a3a:	88fa      	ldrh	r2, [r7, #6]
 8004a3c:	8839      	ldrh	r1, [r7, #0]
 8004a3e:	88f8      	ldrh	r0, [r7, #6]
 8004a40:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	4623      	mov	r3, r4
 8004a46:	f7ff ff21 	bl	800488c <ILI9341_INT_Fill>
        return;
 8004a4a:	e09c      	b.n	8004b86 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	dd02      	ble.n	8004a58 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8004a52:	2301      	movs	r3, #1
 8004a54:	627b      	str	r3, [r7, #36]	; 0x24
 8004a56:	e002      	b.n	8004a5e <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8004a58:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d117      	bne.n	8004a94 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8004a64:	887a      	ldrh	r2, [r7, #2]
 8004a66:	88fb      	ldrh	r3, [r7, #6]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d909      	bls.n	8004a80 <ILI9341_DrawLine+0xb4>
 8004a6c:	88bc      	ldrh	r4, [r7, #4]
 8004a6e:	887a      	ldrh	r2, [r7, #2]
 8004a70:	88b9      	ldrh	r1, [r7, #4]
 8004a72:	88f8      	ldrh	r0, [r7, #6]
 8004a74:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	4623      	mov	r3, r4
 8004a7a:	f7ff ff07 	bl	800488c <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8004a7e:	e082      	b.n	8004b86 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8004a80:	88bc      	ldrh	r4, [r7, #4]
 8004a82:	88fa      	ldrh	r2, [r7, #6]
 8004a84:	88b9      	ldrh	r1, [r7, #4]
 8004a86:	8878      	ldrh	r0, [r7, #2]
 8004a88:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004a8a:	9300      	str	r3, [sp, #0]
 8004a8c:	4623      	mov	r3, r4
 8004a8e:	f7ff fefd 	bl	800488c <ILI9341_INT_Fill>
        return;
 8004a92:	e078      	b.n	8004b86 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	dd02      	ble.n	8004aa0 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	623b      	str	r3, [r7, #32]
 8004a9e:	e002      	b.n	8004aa6 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8004aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa4:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aaa:	fb02 f303 	mul.w	r3, r2, r3
 8004aae:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	6a3a      	ldr	r2, [r7, #32]
 8004ab4:	fb02 f303 	mul.w	r3, r2, r3
 8004ab8:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	005b      	lsls	r3, r3, #1
 8004abe:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 8004ac6:	69ba      	ldr	r2, [r7, #24]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	db2d      	blt.n	8004b2a <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 8004ad6:	e01d      	b.n	8004b14 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 8004ad8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004ada:	88b9      	ldrh	r1, [r7, #4]
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff fe50 	bl	8004784 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	88fb      	ldrh	r3, [r7, #6]
 8004aea:	4413      	add	r3, r2
 8004aec:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	da04      	bge.n	8004afe <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8004af4:	69fa      	ldr	r2, [r7, #28]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4413      	add	r3, r2
 8004afa:	61fb      	str	r3, [r7, #28]
 8004afc:	e00a      	b.n	8004b14 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	69fa      	ldr	r2, [r7, #28]
 8004b06:	4413      	add	r3, r2
 8004b08:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	88bb      	ldrh	r3, [r7, #4]
 8004b10:	4413      	add	r3, r2
 8004b12:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8004b14:	88fa      	ldrh	r2, [r7, #6]
 8004b16:	887b      	ldrh	r3, [r7, #2]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d1dd      	bne.n	8004ad8 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8004b1c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004b1e:	88b9      	ldrh	r1, [r7, #4]
 8004b20:	88fb      	ldrh	r3, [r7, #6]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7ff fe2e 	bl	8004784 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8004b28:	e02c      	b.n	8004b84 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8004b32:	e01d      	b.n	8004b70 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8004b34:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004b36:	88b9      	ldrh	r1, [r7, #4]
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7ff fe22 	bl	8004784 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	88bb      	ldrh	r3, [r7, #4]
 8004b46:	4413      	add	r3, r2
 8004b48:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	da04      	bge.n	8004b5a <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8004b50:	69fa      	ldr	r2, [r7, #28]
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	4413      	add	r3, r2
 8004b56:	61fb      	str	r3, [r7, #28]
 8004b58:	e00a      	b.n	8004b70 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	69fa      	ldr	r2, [r7, #28]
 8004b62:	4413      	add	r3, r2
 8004b64:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8004b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	88fb      	ldrh	r3, [r7, #6]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8004b70:	88ba      	ldrh	r2, [r7, #4]
 8004b72:	883b      	ldrh	r3, [r7, #0]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d1dd      	bne.n	8004b34 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8004b78:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004b7a:	88b9      	ldrh	r1, [r7, #4]
 8004b7c:	88fb      	ldrh	r3, [r7, #6]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7ff fe00 	bl	8004784 <ILI9341_DrawPixel>
    return;
 8004b84:	bf00      	nop
}
 8004b86:	372c      	adds	r7, #44	; 0x2c
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd90      	pop	{r4, r7, pc}

08004b8c <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004b8c:	b590      	push	{r4, r7, lr}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af02      	add	r7, sp, #8
 8004b92:	4604      	mov	r4, r0
 8004b94:	4608      	mov	r0, r1
 8004b96:	4611      	mov	r1, r2
 8004b98:	461a      	mov	r2, r3
 8004b9a:	4623      	mov	r3, r4
 8004b9c:	80fb      	strh	r3, [r7, #6]
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	80bb      	strh	r3, [r7, #4]
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	807b      	strh	r3, [r7, #2]
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 8004baa:	88bc      	ldrh	r4, [r7, #4]
 8004bac:	887a      	ldrh	r2, [r7, #2]
 8004bae:	88b9      	ldrh	r1, [r7, #4]
 8004bb0:	88f8      	ldrh	r0, [r7, #6]
 8004bb2:	8b3b      	ldrh	r3, [r7, #24]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	4623      	mov	r3, r4
 8004bb8:	f7ff ff08 	bl	80049cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 8004bbc:	883c      	ldrh	r4, [r7, #0]
 8004bbe:	88fa      	ldrh	r2, [r7, #6]
 8004bc0:	88b9      	ldrh	r1, [r7, #4]
 8004bc2:	88f8      	ldrh	r0, [r7, #6]
 8004bc4:	8b3b      	ldrh	r3, [r7, #24]
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	4623      	mov	r3, r4
 8004bca:	f7ff feff 	bl	80049cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 8004bce:	883c      	ldrh	r4, [r7, #0]
 8004bd0:	887a      	ldrh	r2, [r7, #2]
 8004bd2:	88b9      	ldrh	r1, [r7, #4]
 8004bd4:	8878      	ldrh	r0, [r7, #2]
 8004bd6:	8b3b      	ldrh	r3, [r7, #24]
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	4623      	mov	r3, r4
 8004bdc:	f7ff fef6 	bl	80049cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 8004be0:	883c      	ldrh	r4, [r7, #0]
 8004be2:	887a      	ldrh	r2, [r7, #2]
 8004be4:	8839      	ldrh	r1, [r7, #0]
 8004be6:	88f8      	ldrh	r0, [r7, #6]
 8004be8:	8b3b      	ldrh	r3, [r7, #24]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	4623      	mov	r3, r4
 8004bee:	f7ff feed 	bl	80049cc <ILI9341_DrawLine>
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd90      	pop	{r4, r7, pc}

08004bfa <ILI9341_DrawCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004bfa:	b590      	push	{r4, r7, lr}
 8004bfc:	b087      	sub	sp, #28
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4604      	mov	r4, r0
 8004c02:	4608      	mov	r0, r1
 8004c04:	4611      	mov	r1, r2
 8004c06:	461a      	mov	r2, r3
 8004c08:	4623      	mov	r3, r4
 8004c0a:	80fb      	strh	r3, [r7, #6]
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	80bb      	strh	r3, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	807b      	strh	r3, [r7, #2]
 8004c14:	4613      	mov	r3, r2
 8004c16:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8004c18:	887b      	ldrh	r3, [r7, #2]
 8004c1a:	f1c3 0301 	rsb	r3, r3, #1
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004c22:	2301      	movs	r3, #1
 8004c24:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004c26:	887b      	ldrh	r3, [r7, #2]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	03d2      	lsls	r2, r2, #15
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	005b      	lsls	r3, r3, #1
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004c38:	887b      	ldrh	r3, [r7, #2]
 8004c3a:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8004c3c:	88f8      	ldrh	r0, [r7, #6]
 8004c3e:	88ba      	ldrh	r2, [r7, #4]
 8004c40:	887b      	ldrh	r3, [r7, #2]
 8004c42:	4413      	add	r3, r2
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	883a      	ldrh	r2, [r7, #0]
 8004c48:	4619      	mov	r1, r3
 8004c4a:	f7ff fd9b 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8004c4e:	88f8      	ldrh	r0, [r7, #6]
 8004c50:	88ba      	ldrh	r2, [r7, #4]
 8004c52:	887b      	ldrh	r3, [r7, #2]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	883a      	ldrh	r2, [r7, #0]
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	f7ff fd92 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8004c60:	88fa      	ldrh	r2, [r7, #6]
 8004c62:	887b      	ldrh	r3, [r7, #2]
 8004c64:	4413      	add	r3, r2
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	88b9      	ldrh	r1, [r7, #4]
 8004c6a:	883a      	ldrh	r2, [r7, #0]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7ff fd89 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8004c72:	88fa      	ldrh	r2, [r7, #6]
 8004c74:	887b      	ldrh	r3, [r7, #2]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	88b9      	ldrh	r1, [r7, #4]
 8004c7c:	883a      	ldrh	r2, [r7, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7ff fd80 	bl	8004784 <ILI9341_DrawPixel>

    while (x < y) {
 8004c84:	e081      	b.n	8004d8a <ILI9341_DrawCircle+0x190>
        if (f >= 0) {
 8004c86:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	db0e      	blt.n	8004cac <ILI9341_DrawCircle+0xb2>
            y--;
 8004c8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004c9a:	8a7b      	ldrh	r3, [r7, #18]
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8004ca2:	8afa      	ldrh	r2, [r7, #22]
 8004ca4:	8a7b      	ldrh	r3, [r7, #18]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8004cac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004cb8:	8abb      	ldrh	r3, [r7, #20]
 8004cba:	3302      	adds	r3, #2
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8004cc0:	8afa      	ldrh	r2, [r7, #22]
 8004cc2:	8abb      	ldrh	r3, [r7, #20]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawPixel(x0 + x, y0 + y, color);
 8004cca:	88fa      	ldrh	r2, [r7, #6]
 8004ccc:	8a3b      	ldrh	r3, [r7, #16]
 8004cce:	4413      	add	r3, r2
 8004cd0:	b298      	uxth	r0, r3
 8004cd2:	88ba      	ldrh	r2, [r7, #4]
 8004cd4:	89fb      	ldrh	r3, [r7, #14]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	883a      	ldrh	r2, [r7, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	f7ff fd51 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 + y, color);
 8004ce2:	88fa      	ldrh	r2, [r7, #6]
 8004ce4:	8a3b      	ldrh	r3, [r7, #16]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	b298      	uxth	r0, r3
 8004cea:	88ba      	ldrh	r2, [r7, #4]
 8004cec:	89fb      	ldrh	r3, [r7, #14]
 8004cee:	4413      	add	r3, r2
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	883a      	ldrh	r2, [r7, #0]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	f7ff fd45 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + x, y0 - y, color);
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	8a3b      	ldrh	r3, [r7, #16]
 8004cfe:	4413      	add	r3, r2
 8004d00:	b298      	uxth	r0, r3
 8004d02:	88ba      	ldrh	r2, [r7, #4]
 8004d04:	89fb      	ldrh	r3, [r7, #14]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	883a      	ldrh	r2, [r7, #0]
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	f7ff fd39 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - x, y0 - y, color);
 8004d12:	88fa      	ldrh	r2, [r7, #6]
 8004d14:	8a3b      	ldrh	r3, [r7, #16]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	b298      	uxth	r0, r3
 8004d1a:	88ba      	ldrh	r2, [r7, #4]
 8004d1c:	89fb      	ldrh	r3, [r7, #14]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	883a      	ldrh	r2, [r7, #0]
 8004d24:	4619      	mov	r1, r3
 8004d26:	f7ff fd2d 	bl	8004784 <ILI9341_DrawPixel>

        ILI9341_DrawPixel(x0 + y, y0 + x, color);
 8004d2a:	88fa      	ldrh	r2, [r7, #6]
 8004d2c:	89fb      	ldrh	r3, [r7, #14]
 8004d2e:	4413      	add	r3, r2
 8004d30:	b298      	uxth	r0, r3
 8004d32:	88ba      	ldrh	r2, [r7, #4]
 8004d34:	8a3b      	ldrh	r3, [r7, #16]
 8004d36:	4413      	add	r3, r2
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	883a      	ldrh	r2, [r7, #0]
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f7ff fd21 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 + x, color);
 8004d42:	88fa      	ldrh	r2, [r7, #6]
 8004d44:	89fb      	ldrh	r3, [r7, #14]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	b298      	uxth	r0, r3
 8004d4a:	88ba      	ldrh	r2, [r7, #4]
 8004d4c:	8a3b      	ldrh	r3, [r7, #16]
 8004d4e:	4413      	add	r3, r2
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	883a      	ldrh	r2, [r7, #0]
 8004d54:	4619      	mov	r1, r3
 8004d56:	f7ff fd15 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 + y, y0 - x, color);
 8004d5a:	88fa      	ldrh	r2, [r7, #6]
 8004d5c:	89fb      	ldrh	r3, [r7, #14]
 8004d5e:	4413      	add	r3, r2
 8004d60:	b298      	uxth	r0, r3
 8004d62:	88ba      	ldrh	r2, [r7, #4]
 8004d64:	8a3b      	ldrh	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	883a      	ldrh	r2, [r7, #0]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	f7ff fd09 	bl	8004784 <ILI9341_DrawPixel>
        ILI9341_DrawPixel(x0 - y, y0 - x, color);
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	89fb      	ldrh	r3, [r7, #14]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	b298      	uxth	r0, r3
 8004d7a:	88ba      	ldrh	r2, [r7, #4]
 8004d7c:	8a3b      	ldrh	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	883a      	ldrh	r2, [r7, #0]
 8004d84:	4619      	mov	r1, r3
 8004d86:	f7ff fcfd 	bl	8004784 <ILI9341_DrawPixel>
    while (x < y) {
 8004d8a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004d8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	f6ff af77 	blt.w	8004c86 <ILI9341_DrawCircle+0x8c>
    }
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	371c      	adds	r7, #28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd90      	pop	{r4, r7, pc}

08004da2 <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004da2:	b590      	push	{r4, r7, lr}
 8004da4:	b089      	sub	sp, #36	; 0x24
 8004da6:	af02      	add	r7, sp, #8
 8004da8:	4604      	mov	r4, r0
 8004daa:	4608      	mov	r0, r1
 8004dac:	4611      	mov	r1, r2
 8004dae:	461a      	mov	r2, r3
 8004db0:	4623      	mov	r3, r4
 8004db2:	80fb      	strh	r3, [r7, #6]
 8004db4:	4603      	mov	r3, r0
 8004db6:	80bb      	strh	r3, [r7, #4]
 8004db8:	460b      	mov	r3, r1
 8004dba:	807b      	strh	r3, [r7, #2]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8004dc0:	887b      	ldrh	r3, [r7, #2]
 8004dc2:	f1c3 0301 	rsb	r3, r3, #1
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8004dce:	887b      	ldrh	r3, [r7, #2]
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	03d2      	lsls	r2, r2, #15
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8004de0:	887b      	ldrh	r3, [r7, #2]
 8004de2:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8004de4:	88f8      	ldrh	r0, [r7, #6]
 8004de6:	88ba      	ldrh	r2, [r7, #4]
 8004de8:	887b      	ldrh	r3, [r7, #2]
 8004dea:	4413      	add	r3, r2
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	883a      	ldrh	r2, [r7, #0]
 8004df0:	4619      	mov	r1, r3
 8004df2:	f7ff fcc7 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8004df6:	88f8      	ldrh	r0, [r7, #6]
 8004df8:	88ba      	ldrh	r2, [r7, #4]
 8004dfa:	887b      	ldrh	r3, [r7, #2]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	883a      	ldrh	r2, [r7, #0]
 8004e02:	4619      	mov	r1, r3
 8004e04:	f7ff fcbe 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 8004e08:	88fa      	ldrh	r2, [r7, #6]
 8004e0a:	887b      	ldrh	r3, [r7, #2]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	88b9      	ldrh	r1, [r7, #4]
 8004e12:	883a      	ldrh	r2, [r7, #0]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fcb5 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 8004e1a:	88fa      	ldrh	r2, [r7, #6]
 8004e1c:	887b      	ldrh	r3, [r7, #2]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	88b9      	ldrh	r1, [r7, #4]
 8004e24:	883a      	ldrh	r2, [r7, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff fcac 	bl	8004784 <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 8004e2c:	88fa      	ldrh	r2, [r7, #6]
 8004e2e:	887b      	ldrh	r3, [r7, #2]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	b298      	uxth	r0, r3
 8004e34:	88b9      	ldrh	r1, [r7, #4]
 8004e36:	88fa      	ldrh	r2, [r7, #6]
 8004e38:	887b      	ldrh	r3, [r7, #2]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	88bc      	ldrh	r4, [r7, #4]
 8004e40:	883b      	ldrh	r3, [r7, #0]
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	4623      	mov	r3, r4
 8004e46:	f7ff fdc1 	bl	80049cc <ILI9341_DrawLine>

    while (x < y) {
 8004e4a:	e079      	b.n	8004f40 <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8004e4c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	db0e      	blt.n	8004e72 <ILI9341_DrawFilledCircle+0xd0>
            y--;
 8004e54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	3b01      	subs	r3, #1
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004e60:	8a7b      	ldrh	r3, [r7, #18]
 8004e62:	3302      	adds	r3, #2
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8004e68:	8afa      	ldrh	r2, [r7, #22]
 8004e6a:	8a7b      	ldrh	r3, [r7, #18]
 8004e6c:	4413      	add	r3, r2
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8004e72:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3301      	adds	r3, #1
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004e7e:	8abb      	ldrh	r3, [r7, #20]
 8004e80:	3302      	adds	r3, #2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8004e86:	8afa      	ldrh	r2, [r7, #22]
 8004e88:	8abb      	ldrh	r3, [r7, #20]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 8004e90:	88fa      	ldrh	r2, [r7, #6]
 8004e92:	8a3b      	ldrh	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	b298      	uxth	r0, r3
 8004e98:	88ba      	ldrh	r2, [r7, #4]
 8004e9a:	89fb      	ldrh	r3, [r7, #14]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	b299      	uxth	r1, r3
 8004ea0:	88fa      	ldrh	r2, [r7, #6]
 8004ea2:	8a3b      	ldrh	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	b29c      	uxth	r4, r3
 8004ea8:	88ba      	ldrh	r2, [r7, #4]
 8004eaa:	89fb      	ldrh	r3, [r7, #14]
 8004eac:	4413      	add	r3, r2
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	883b      	ldrh	r3, [r7, #0]
 8004eb2:	9300      	str	r3, [sp, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	4622      	mov	r2, r4
 8004eb8:	f7ff fd88 	bl	80049cc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 8004ebc:	88fa      	ldrh	r2, [r7, #6]
 8004ebe:	8a3b      	ldrh	r3, [r7, #16]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	b298      	uxth	r0, r3
 8004ec4:	88ba      	ldrh	r2, [r7, #4]
 8004ec6:	89fb      	ldrh	r3, [r7, #14]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	b299      	uxth	r1, r3
 8004ecc:	88fa      	ldrh	r2, [r7, #6]
 8004ece:	8a3b      	ldrh	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	b29c      	uxth	r4, r3
 8004ed4:	88ba      	ldrh	r2, [r7, #4]
 8004ed6:	89fb      	ldrh	r3, [r7, #14]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	883b      	ldrh	r3, [r7, #0]
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	4622      	mov	r2, r4
 8004ee4:	f7ff fd72 	bl	80049cc <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 8004ee8:	88fa      	ldrh	r2, [r7, #6]
 8004eea:	89fb      	ldrh	r3, [r7, #14]
 8004eec:	4413      	add	r3, r2
 8004eee:	b298      	uxth	r0, r3
 8004ef0:	88ba      	ldrh	r2, [r7, #4]
 8004ef2:	8a3b      	ldrh	r3, [r7, #16]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	b299      	uxth	r1, r3
 8004ef8:	88fa      	ldrh	r2, [r7, #6]
 8004efa:	89fb      	ldrh	r3, [r7, #14]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	b29c      	uxth	r4, r3
 8004f00:	88ba      	ldrh	r2, [r7, #4]
 8004f02:	8a3b      	ldrh	r3, [r7, #16]
 8004f04:	4413      	add	r3, r2
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	883b      	ldrh	r3, [r7, #0]
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	4622      	mov	r2, r4
 8004f10:	f7ff fd5c 	bl	80049cc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8004f14:	88fa      	ldrh	r2, [r7, #6]
 8004f16:	89fb      	ldrh	r3, [r7, #14]
 8004f18:	4413      	add	r3, r2
 8004f1a:	b298      	uxth	r0, r3
 8004f1c:	88ba      	ldrh	r2, [r7, #4]
 8004f1e:	8a3b      	ldrh	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	b299      	uxth	r1, r3
 8004f24:	88fa      	ldrh	r2, [r7, #6]
 8004f26:	89fb      	ldrh	r3, [r7, #14]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	b29c      	uxth	r4, r3
 8004f2c:	88ba      	ldrh	r2, [r7, #4]
 8004f2e:	8a3b      	ldrh	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	883b      	ldrh	r3, [r7, #0]
 8004f36:	9300      	str	r3, [sp, #0]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	4622      	mov	r2, r4
 8004f3c:	f7ff fd46 	bl	80049cc <ILI9341_DrawLine>
    while (x < y) {
 8004f40:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004f44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	f6ff af7f 	blt.w	8004e4c <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8004f4e:	bf00      	nop
 8004f50:	bf00      	nop
 8004f52:	371c      	adds	r7, #28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd90      	pop	{r4, r7, pc}

08004f58 <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a05      	ldr	r2, [pc, #20]	; (8004f78 <ILI9341_getOptions+0x20>)
 8004f64:	6811      	ldr	r1, [r2, #0]
 8004f66:	6019      	str	r1, [r3, #0]
 8004f68:	8892      	ldrh	r2, [r2, #4]
 8004f6a:	809a      	strh	r2, [r3, #4]
}
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bc80      	pop	{r7}
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	200010c8 	.word	0x200010c8

08004f7c <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8004f82:	4810      	ldr	r0, [pc, #64]	; (8004fc4 <XPT2046_init+0x48>)
 8004f84:	f7fd fa98 	bl	80024b8 <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004f88:	2303      	movs	r3, #3
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004f94:	480c      	ldr	r0, [pc, #48]	; (8004fc8 <XPT2046_init+0x4c>)
 8004f96:	f7fd fa5f 	bl	8002458 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2108      	movs	r1, #8
 8004fa4:	4809      	ldr	r0, [pc, #36]	; (8004fcc <XPT2046_init+0x50>)
 8004fa6:	f7fd fa57 	bl	8002458 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8004faa:	2201      	movs	r2, #1
 8004fac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004fb0:	4805      	ldr	r0, [pc, #20]	; (8004fc8 <XPT2046_init+0x4c>)
 8004fb2:	f000 ff36 	bl	8005e22 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8004fb6:	20d0      	movs	r0, #208	; 0xd0
 8004fb8:	f000 f9b8 	bl	800532c <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 8004fbc:	bf00      	nop
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	40013000 	.word	0x40013000
 8004fc8:	40010800 	.word	0x40010800
 8004fcc:	40010c00 	.word	0x40010c00

08004fd0 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08e      	sub	sp, #56	; 0x38
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8004fe4:	e020      	b.n	8005028 <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8004fe6:	2090      	movs	r0, #144	; 0x90
 8004fe8:	f000 f9a0 	bl	800532c <XPT2046_getReading>
 8004fec:	4603      	mov	r3, r0
 8004fee:	461a      	mov	r2, r3
 8004ff0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004ff4:	b212      	sxth	r2, r2
 8004ff6:	005b      	lsls	r3, r3, #1
 8004ff8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004ffc:	440b      	add	r3, r1
 8004ffe:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005002:	20d0      	movs	r0, #208	; 0xd0
 8005004:	f000 f992 	bl	800532c <XPT2046_getReading>
 8005008:	4603      	mov	r3, r0
 800500a:	461a      	mov	r2, r3
 800500c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005010:	b212      	sxth	r2, r2
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005018:	440b      	add	r3, r1
 800501a:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 800501e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005022:	3301      	adds	r3, #1
 8005024:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005028:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800502c:	2b06      	cmp	r3, #6
 800502e:	d9da      	bls.n	8004fe6 <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005030:	2300      	movs	r3, #0
 8005032:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005036:	e070      	b.n	800511a <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 8005038:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800503c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005040:	e062      	b.n	8005108 <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 8005042:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800504c:	4413      	add	r3, r2
 800504e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005052:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 8005054:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800505e:	4413      	add	r3, r2
 8005060:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005064:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005068:	429a      	cmp	r2, r3
 800506a:	dd19      	ble.n	80050a0 <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 800506c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005070:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800507a:	440b      	add	r3, r1
 800507c:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 8005080:	0053      	lsls	r3, r2, #1
 8005082:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005086:	4413      	add	r3, r2
 8005088:	460a      	mov	r2, r1
 800508a:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 800508e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005098:	4413      	add	r3, r2
 800509a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800509c:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 80050a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80050a4:	005b      	lsls	r3, r3, #1
 80050a6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050aa:	4413      	add	r3, r2
 80050ac:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80050b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 80050b2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050bc:	4413      	add	r3, r2
 80050be:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80050c2:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80050c6:	429a      	cmp	r2, r3
 80050c8:	dd19      	ble.n	80050fe <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 80050ca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80050ce:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80050d8:	440b      	add	r3, r1
 80050da:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 80050de:	0053      	lsls	r3, r2, #1
 80050e0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050e4:	4413      	add	r3, r2
 80050e6:	460a      	mov	r2, r1
 80050e8:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 80050ec:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80050f6:	4413      	add	r3, r2
 80050f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80050fa:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 80050fe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005102:	3301      	adds	r3, #1
 8005104:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005108:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800510c:	2b06      	cmp	r3, #6
 800510e:	d998      	bls.n	8005042 <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 8005110:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005114:	3301      	adds	r3, #1
 8005116:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800511a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800511e:	2b03      	cmp	r3, #3
 8005120:	d98a      	bls.n	8005038 <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 8005122:	2108      	movs	r1, #8
 8005124:	4812      	ldr	r0, [pc, #72]	; (8005170 <XPT2046_getCoordinates+0x1a0>)
 8005126:	f000 fe65 	bl	8005df4 <HAL_GPIO_ReadPin>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d102      	bne.n	8005136 <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 8005130:	2301      	movs	r3, #1
 8005132:	633b      	str	r3, [r7, #48]	; 0x30
 8005134:	e001      	b.n	800513a <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 8005136:	2300      	movs	r3, #0
 8005138:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 800513a:	79fb      	ldrb	r3, [r7, #7]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d109      	bne.n	8005154 <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005140:	f107 0310 	add.w	r3, r7, #16
 8005144:	1d9a      	adds	r2, r3, #6
 8005146:	f107 0320 	add.w	r3, r7, #32
 800514a:	3306      	adds	r3, #6
 800514c:	4611      	mov	r1, r2
 800514e:	4618      	mov	r0, r3
 8005150:	f000 f91c 	bl	800538c <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8005154:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 800515c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	801a      	strh	r2, [r3, #0]

	return ret;
 8005164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005166:	4618      	mov	r0, r3
 8005168:	3738      	adds	r7, #56	; 0x38
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40010c00 	.word	0x40010c00

08005174 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005174:	b580      	push	{r7, lr}
 8005176:	b092      	sub	sp, #72	; 0x48
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	4613      	mov	r3, r2
 8005180:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 8005182:	2300      	movs	r3, #0
 8005184:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 8005188:	2300      	movs	r3, #0
 800518a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 800518e:	79fa      	ldrb	r2, [r7, #7]
 8005190:	f107 0320 	add.w	r3, r7, #32
 8005194:	1c99      	adds	r1, r3, #2
 8005196:	f107 0320 	add.w	r3, r7, #32
 800519a:	4618      	mov	r0, r3
 800519c:	f7ff ff18 	bl	8004fd0 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 80051a0:	2301      	movs	r3, #1
 80051a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80051a6:	e061      	b.n	800526c <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 80051a8:	79fa      	ldrb	r2, [r7, #7]
 80051aa:	f107 031c 	add.w	r3, r7, #28
 80051ae:	1c99      	adds	r1, r3, #2
 80051b0:	f107 031c 	add.w	r3, r7, #28
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff ff0b 	bl	8004fd0 <XPT2046_getCoordinates>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d04e      	beq.n	800525e <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80051c0:	2300      	movs	r3, #0
 80051c2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80051c6:	e010      	b.n	80051ea <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 80051c8:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80051cc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80051d6:	440b      	add	r3, r1
 80051d8:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80051dc:	429a      	cmp	r2, r3
 80051de:	db0b      	blt.n	80051f8 <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80051e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80051e4:	3301      	adds	r3, #1
 80051e6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80051ea:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80051ee:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80051f2:	429a      	cmp	r2, r3
 80051f4:	dbe8      	blt.n	80051c8 <XPT2046_getMedianCoordinates+0x54>
 80051f6:	e000      	b.n	80051fa <XPT2046_getMedianCoordinates+0x86>
					break;
 80051f8:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 80051fa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80051fe:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005202:	e015      	b.n	8005230 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 8005204:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005208:	1e5a      	subs	r2, r3, #1
 800520a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005214:	440b      	add	r3, r1
 8005216:	0092      	lsls	r2, r2, #2
 8005218:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800521c:	440a      	add	r2, r1
 800521e:	f852 2c28 	ldr.w	r2, [r2, #-40]
 8005222:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005226:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800522a:	3b01      	subs	r3, #1
 800522c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005230:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8005234:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005238:	429a      	cmp	r2, r3
 800523a:	d8e3      	bhi.n	8005204 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 800523c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005246:	4413      	add	r3, r2
 8005248:	69fa      	ldr	r2, [r7, #28]
 800524a:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 800524e:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005252:	b29b      	uxth	r3, r3
 8005254:	3301      	adds	r3, #1
 8005256:	b29b      	uxth	r3, r3
 8005258:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800525c:	e001      	b.n	8005262 <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 800525e:	2300      	movs	r3, #0
 8005260:	e05f      	b.n	8005322 <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005262:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005266:	3301      	adds	r3, #1
 8005268:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800526c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005270:	2b07      	cmp	r3, #7
 8005272:	d999      	bls.n	80051a8 <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8005274:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005278:	0fda      	lsrs	r2, r3, #31
 800527a:	4413      	add	r3, r2
 800527c:	105b      	asrs	r3, r3, #1
 800527e:	b21b      	sxth	r3, r3
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005286:	4413      	add	r3, r2
 8005288:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8005290:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005294:	0fda      	lsrs	r2, r3, #31
 8005296:	4413      	add	r3, r2
 8005298:	105b      	asrs	r3, r3, #1
 800529a:	b21b      	sxth	r3, r3
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80052a2:	4413      	add	r3, r2
 80052a4:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 80052ac:	f107 0314 	add.w	r3, r7, #20
 80052b0:	4618      	mov	r0, r3
 80052b2:	f7ff fe51 	bl	8004f58 <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 80052b6:	7e3b      	ldrb	r3, [r7, #24]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <XPT2046_getMedianCoordinates+0x14e>
 80052bc:	7e3b      	ldrb	r3, [r7, #24]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d116      	bne.n	80052f0 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	dd28      	ble.n	800531e <XPT2046_getMedianCoordinates+0x1aa>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052d2:	2bee      	cmp	r3, #238	; 0xee
 80052d4:	dc23      	bgt.n	800531e <XPT2046_getMedianCoordinates+0x1aa>
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	dd1e      	ble.n	800531e <XPT2046_getMedianCoordinates+0x1aa>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052e6:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 80052ea:	dc18      	bgt.n	800531e <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e018      	b.n	8005322 <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dd12      	ble.n	8005320 <XPT2046_getMedianCoordinates+0x1ac>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005300:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005304:	dc0c      	bgt.n	8005320 <XPT2046_getMedianCoordinates+0x1ac>
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800530c:	2b00      	cmp	r3, #0
 800530e:	dd07      	ble.n	8005320 <XPT2046_getMedianCoordinates+0x1ac>
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005316:	2bee      	cmp	r3, #238	; 0xee
 8005318:	dc02      	bgt.n	8005320 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 800531a:	2301      	movs	r3, #1
 800531c:	e001      	b.n	8005322 <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 800531e:	bf00      	nop
	}
	return FALSE;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3748      	adds	r7, #72	; 0x48
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
	...

0800532c <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	4603      	mov	r3, r0
 8005334:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8005336:	2200      	movs	r2, #0
 8005338:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800533c:	4811      	ldr	r0, [pc, #68]	; (8005384 <XPT2046_getReading+0x58>)
 800533e:	f000 fd70 	bl	8005e22 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005342:	79fb      	ldrb	r3, [r7, #7]
 8005344:	4619      	mov	r1, r3
 8005346:	4810      	ldr	r0, [pc, #64]	; (8005388 <XPT2046_getReading+0x5c>)
 8005348:	f7fd fa04 	bl	8002754 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 800534c:	480e      	ldr	r0, [pc, #56]	; (8005388 <XPT2046_getReading+0x5c>)
 800534e:	f7fd f9c9 	bl	80026e4 <SPI_ReadNoRegister>
 8005352:	4603      	mov	r3, r0
 8005354:	b29b      	uxth	r3, r3
 8005356:	015b      	lsls	r3, r3, #5
 8005358:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 800535a:	480b      	ldr	r0, [pc, #44]	; (8005388 <XPT2046_getReading+0x5c>)
 800535c:	f7fd f9c2 	bl	80026e4 <SPI_ReadNoRegister>
 8005360:	4603      	mov	r3, r0
 8005362:	08db      	lsrs	r3, r3, #3
 8005364:	b2db      	uxtb	r3, r3
 8005366:	b29a      	uxth	r2, r3
 8005368:	89fb      	ldrh	r3, [r7, #14]
 800536a:	4313      	orrs	r3, r2
 800536c:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 800536e:	2201      	movs	r2, #1
 8005370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005374:	4803      	ldr	r0, [pc, #12]	; (8005384 <XPT2046_getReading+0x58>)
 8005376:	f000 fd54 	bl	8005e22 <HAL_GPIO_WritePin>

	return ret;
 800537a:	89fb      	ldrh	r3, [r7, #14]
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	40010800 	.word	0x40010800
 8005388:	40013000 	.word	0x40013000

0800538c <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005396:	f107 0308 	add.w	r3, r7, #8
 800539a:	4618      	mov	r0, r3
 800539c:	f7ff fddc 	bl	8004f58 <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053a6:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80053ae:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 80053b0:	7b3b      	ldrb	r3, [r7, #12]
 80053b2:	2b03      	cmp	r3, #3
 80053b4:	d87a      	bhi.n	80054ac <XPT2046_convertCoordinateScreenMode+0x120>
 80053b6:	a201      	add	r2, pc, #4	; (adr r2, 80053bc <XPT2046_convertCoordinateScreenMode+0x30>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053cd 	.word	0x080053cd
 80053c0:	08005407 	.word	0x08005407
 80053c4:	0800543d 	.word	0x0800543d
 80053c8:	08005475 	.word	0x08005475
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80053d2:	893a      	ldrh	r2, [r7, #8]
 80053d4:	fb02 f303 	mul.w	r3, r2, r3
 80053d8:	2b00      	cmp	r3, #0
 80053da:	da01      	bge.n	80053e0 <XPT2046_convertCoordinateScreenMode+0x54>
 80053dc:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80053e0:	131b      	asrs	r3, r3, #12
 80053e2:	b21a      	sxth	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80053ee:	897a      	ldrh	r2, [r7, #10]
 80053f0:	fb02 f303 	mul.w	r3, r2, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	da01      	bge.n	80053fc <XPT2046_convertCoordinateScreenMode+0x70>
 80053f8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80053fc:	131b      	asrs	r3, r3, #12
 80053fe:	b21a      	sxth	r2, r3
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	801a      	strh	r2, [r3, #0]
		break;
 8005404:	e052      	b.n	80054ac <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005406:	893b      	ldrh	r3, [r7, #8]
 8005408:	461a      	mov	r2, r3
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	fb03 f302 	mul.w	r3, r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	da01      	bge.n	8005418 <XPT2046_convertCoordinateScreenMode+0x8c>
 8005414:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005418:	131b      	asrs	r3, r3, #12
 800541a:	b21a      	sxth	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005420:	897b      	ldrh	r3, [r7, #10]
 8005422:	461a      	mov	r2, r3
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	fb03 f302 	mul.w	r3, r3, r2
 800542a:	2b00      	cmp	r3, #0
 800542c:	da01      	bge.n	8005432 <XPT2046_convertCoordinateScreenMode+0xa6>
 800542e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005432:	131b      	asrs	r3, r3, #12
 8005434:	b21a      	sxth	r2, r3
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	801a      	strh	r2, [r3, #0]
		break;
 800543a:	e037      	b.n	80054ac <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005442:	893a      	ldrh	r2, [r7, #8]
 8005444:	fb02 f303 	mul.w	r3, r2, r3
 8005448:	2b00      	cmp	r3, #0
 800544a:	da01      	bge.n	8005450 <XPT2046_convertCoordinateScreenMode+0xc4>
 800544c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005450:	131b      	asrs	r3, r3, #12
 8005452:	b21a      	sxth	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005458:	897b      	ldrh	r3, [r7, #10]
 800545a:	461a      	mov	r2, r3
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	fb03 f302 	mul.w	r3, r3, r2
 8005462:	2b00      	cmp	r3, #0
 8005464:	da01      	bge.n	800546a <XPT2046_convertCoordinateScreenMode+0xde>
 8005466:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800546a:	131b      	asrs	r3, r3, #12
 800546c:	b21a      	sxth	r2, r3
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	801a      	strh	r2, [r3, #0]
		break;
 8005472:	e01b      	b.n	80054ac <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005474:	893b      	ldrh	r3, [r7, #8]
 8005476:	461a      	mov	r2, r3
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	fb03 f302 	mul.w	r3, r3, r2
 800547e:	2b00      	cmp	r3, #0
 8005480:	da01      	bge.n	8005486 <XPT2046_convertCoordinateScreenMode+0xfa>
 8005482:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005486:	131b      	asrs	r3, r3, #12
 8005488:	b21a      	sxth	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005494:	897a      	ldrh	r2, [r7, #10]
 8005496:	fb02 f303 	mul.w	r3, r2, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	da01      	bge.n	80054a2 <XPT2046_convertCoordinateScreenMode+0x116>
 800549e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80054a2:	131b      	asrs	r3, r3, #12
 80054a4:	b21a      	sxth	r2, r3
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	801a      	strh	r2, [r3, #0]
		break;
 80054aa:	bf00      	nop
	}
}
 80054ac:	bf00      	nop
 80054ae:	3718      	adds	r7, #24
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054b8:	4b08      	ldr	r3, [pc, #32]	; (80054dc <HAL_Init+0x28>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a07      	ldr	r2, [pc, #28]	; (80054dc <HAL_Init+0x28>)
 80054be:	f043 0310 	orr.w	r3, r3, #16
 80054c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054c4:	2003      	movs	r0, #3
 80054c6:	f000 f947 	bl	8005758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054ca:	200f      	movs	r0, #15
 80054cc:	f000 f808 	bl	80054e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054d0:	f7fd fa16 	bl	8002900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40022000 	.word	0x40022000

080054e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054e8:	4b12      	ldr	r3, [pc, #72]	; (8005534 <HAL_InitTick+0x54>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	4b12      	ldr	r3, [pc, #72]	; (8005538 <HAL_InitTick+0x58>)
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	4619      	mov	r1, r3
 80054f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80054fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 f95f 	bl	80057c2 <HAL_SYSTICK_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e00e      	b.n	800552c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b0f      	cmp	r3, #15
 8005512:	d80a      	bhi.n	800552a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005514:	2200      	movs	r2, #0
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	f000 f927 	bl	800576e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005520:	4a06      	ldr	r2, [pc, #24]	; (800553c <HAL_InitTick+0x5c>)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005526:	2300      	movs	r3, #0
 8005528:	e000      	b.n	800552c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
}
 800552c:	4618      	mov	r0, r3
 800552e:	3708      	adds	r7, #8
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	20000040 	.word	0x20000040
 8005538:	20000048 	.word	0x20000048
 800553c:	20000044 	.word	0x20000044

08005540 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005544:	4b05      	ldr	r3, [pc, #20]	; (800555c <HAL_IncTick+0x1c>)
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	4b05      	ldr	r3, [pc, #20]	; (8005560 <HAL_IncTick+0x20>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4413      	add	r3, r2
 8005550:	4a03      	ldr	r2, [pc, #12]	; (8005560 <HAL_IncTick+0x20>)
 8005552:	6013      	str	r3, [r2, #0]
}
 8005554:	bf00      	nop
 8005556:	46bd      	mov	sp, r7
 8005558:	bc80      	pop	{r7}
 800555a:	4770      	bx	lr
 800555c:	20000048 	.word	0x20000048
 8005560:	200010d0 	.word	0x200010d0

08005564 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0
  return uwTick;
 8005568:	4b02      	ldr	r3, [pc, #8]	; (8005574 <HAL_GetTick+0x10>)
 800556a:	681b      	ldr	r3, [r3, #0]
}
 800556c:	4618      	mov	r0, r3
 800556e:	46bd      	mov	sp, r7
 8005570:	bc80      	pop	{r7}
 8005572:	4770      	bx	lr
 8005574:	200010d0 	.word	0x200010d0

08005578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005580:	f7ff fff0 	bl	8005564 <HAL_GetTick>
 8005584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005590:	d005      	beq.n	800559e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005592:	4b0a      	ldr	r3, [pc, #40]	; (80055bc <HAL_Delay+0x44>)
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	461a      	mov	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4413      	add	r3, r2
 800559c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800559e:	bf00      	nop
 80055a0:	f7ff ffe0 	bl	8005564 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d8f7      	bhi.n	80055a0 <HAL_Delay+0x28>
  {
  }
}
 80055b0:	bf00      	nop
 80055b2:	bf00      	nop
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	20000048 	.word	0x20000048

080055c0 <__NVIC_SetPriorityGrouping>:
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f003 0307 	and.w	r3, r3, #7
 80055ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055d0:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <__NVIC_SetPriorityGrouping+0x44>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055dc:	4013      	ands	r3, r2
 80055de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055f2:	4a04      	ldr	r2, [pc, #16]	; (8005604 <__NVIC_SetPriorityGrouping+0x44>)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	60d3      	str	r3, [r2, #12]
}
 80055f8:	bf00      	nop
 80055fa:	3714      	adds	r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	e000ed00 	.word	0xe000ed00

08005608 <__NVIC_GetPriorityGrouping>:
{
 8005608:	b480      	push	{r7}
 800560a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800560c:	4b04      	ldr	r3, [pc, #16]	; (8005620 <__NVIC_GetPriorityGrouping+0x18>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	0a1b      	lsrs	r3, r3, #8
 8005612:	f003 0307 	and.w	r3, r3, #7
}
 8005616:	4618      	mov	r0, r3
 8005618:	46bd      	mov	sp, r7
 800561a:	bc80      	pop	{r7}
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	e000ed00 	.word	0xe000ed00

08005624 <__NVIC_EnableIRQ>:
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	4603      	mov	r3, r0
 800562c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005632:	2b00      	cmp	r3, #0
 8005634:	db0b      	blt.n	800564e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005636:	79fb      	ldrb	r3, [r7, #7]
 8005638:	f003 021f 	and.w	r2, r3, #31
 800563c:	4906      	ldr	r1, [pc, #24]	; (8005658 <__NVIC_EnableIRQ+0x34>)
 800563e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005642:	095b      	lsrs	r3, r3, #5
 8005644:	2001      	movs	r0, #1
 8005646:	fa00 f202 	lsl.w	r2, r0, r2
 800564a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800564e:	bf00      	nop
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	bc80      	pop	{r7}
 8005656:	4770      	bx	lr
 8005658:	e000e100 	.word	0xe000e100

0800565c <__NVIC_SetPriority>:
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	6039      	str	r1, [r7, #0]
 8005666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566c:	2b00      	cmp	r3, #0
 800566e:	db0a      	blt.n	8005686 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	b2da      	uxtb	r2, r3
 8005674:	490c      	ldr	r1, [pc, #48]	; (80056a8 <__NVIC_SetPriority+0x4c>)
 8005676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567a:	0112      	lsls	r2, r2, #4
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	440b      	add	r3, r1
 8005680:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005684:	e00a      	b.n	800569c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	b2da      	uxtb	r2, r3
 800568a:	4908      	ldr	r1, [pc, #32]	; (80056ac <__NVIC_SetPriority+0x50>)
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	f003 030f 	and.w	r3, r3, #15
 8005692:	3b04      	subs	r3, #4
 8005694:	0112      	lsls	r2, r2, #4
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	440b      	add	r3, r1
 800569a:	761a      	strb	r2, [r3, #24]
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bc80      	pop	{r7}
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	e000e100 	.word	0xe000e100
 80056ac:	e000ed00 	.word	0xe000ed00

080056b0 <NVIC_EncodePriority>:
{
 80056b0:	b480      	push	{r7}
 80056b2:	b089      	sub	sp, #36	; 0x24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	f1c3 0307 	rsb	r3, r3, #7
 80056ca:	2b04      	cmp	r3, #4
 80056cc:	bf28      	it	cs
 80056ce:	2304      	movcs	r3, #4
 80056d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	3304      	adds	r3, #4
 80056d6:	2b06      	cmp	r3, #6
 80056d8:	d902      	bls.n	80056e0 <NVIC_EncodePriority+0x30>
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	3b03      	subs	r3, #3
 80056de:	e000      	b.n	80056e2 <NVIC_EncodePriority+0x32>
 80056e0:	2300      	movs	r3, #0
 80056e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056e4:	f04f 32ff 	mov.w	r2, #4294967295
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	fa02 f303 	lsl.w	r3, r2, r3
 80056ee:	43da      	mvns	r2, r3
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	401a      	ands	r2, r3
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056f8:	f04f 31ff 	mov.w	r1, #4294967295
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005702:	43d9      	mvns	r1, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005708:	4313      	orrs	r3, r2
}
 800570a:	4618      	mov	r0, r3
 800570c:	3724      	adds	r7, #36	; 0x24
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr

08005714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	3b01      	subs	r3, #1
 8005720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005724:	d301      	bcc.n	800572a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005726:	2301      	movs	r3, #1
 8005728:	e00f      	b.n	800574a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800572a:	4a0a      	ldr	r2, [pc, #40]	; (8005754 <SysTick_Config+0x40>)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	3b01      	subs	r3, #1
 8005730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005732:	210f      	movs	r1, #15
 8005734:	f04f 30ff 	mov.w	r0, #4294967295
 8005738:	f7ff ff90 	bl	800565c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <SysTick_Config+0x40>)
 800573e:	2200      	movs	r2, #0
 8005740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005742:	4b04      	ldr	r3, [pc, #16]	; (8005754 <SysTick_Config+0x40>)
 8005744:	2207      	movs	r2, #7
 8005746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3708      	adds	r7, #8
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	e000e010 	.word	0xe000e010

08005758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7ff ff2d 	bl	80055c0 <__NVIC_SetPriorityGrouping>
}
 8005766:	bf00      	nop
 8005768:	3708      	adds	r7, #8
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	4603      	mov	r3, r0
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	607a      	str	r2, [r7, #4]
 800577a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005780:	f7ff ff42 	bl	8005608 <__NVIC_GetPriorityGrouping>
 8005784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	68b9      	ldr	r1, [r7, #8]
 800578a:	6978      	ldr	r0, [r7, #20]
 800578c:	f7ff ff90 	bl	80056b0 <NVIC_EncodePriority>
 8005790:	4602      	mov	r2, r0
 8005792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005796:	4611      	mov	r1, r2
 8005798:	4618      	mov	r0, r3
 800579a:	f7ff ff5f 	bl	800565c <__NVIC_SetPriority>
}
 800579e:	bf00      	nop
 80057a0:	3718      	adds	r7, #24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	4603      	mov	r3, r0
 80057ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057b4:	4618      	mov	r0, r3
 80057b6:	f7ff ff35 	bl	8005624 <__NVIC_EnableIRQ>
}
 80057ba:	bf00      	nop
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b082      	sub	sp, #8
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7ff ffa2 	bl	8005714 <SysTick_Config>
 80057d0:	4603      	mov	r3, r0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80057de:	f000 f802 	bl	80057e6 <HAL_SYSTICK_Callback>
}
 80057e2:	bf00      	nop
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80057e6:	b480      	push	{r7}
 80057e8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80057ea:	bf00      	nop
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bc80      	pop	{r7}
 80057f0:	4770      	bx	lr
	...

080057f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b084      	sub	sp, #16
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005806:	2b02      	cmp	r3, #2
 8005808:	d005      	beq.n	8005816 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2204      	movs	r2, #4
 800580e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	73fb      	strb	r3, [r7, #15]
 8005814:	e051      	b.n	80058ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f022 020e 	bic.w	r2, r2, #14
 8005824:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f022 0201 	bic.w	r2, r2, #1
 8005834:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a22      	ldr	r2, [pc, #136]	; (80058c4 <HAL_DMA_Abort_IT+0xd0>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d029      	beq.n	8005894 <HAL_DMA_Abort_IT+0xa0>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a20      	ldr	r2, [pc, #128]	; (80058c8 <HAL_DMA_Abort_IT+0xd4>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d022      	beq.n	8005890 <HAL_DMA_Abort_IT+0x9c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a1f      	ldr	r2, [pc, #124]	; (80058cc <HAL_DMA_Abort_IT+0xd8>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d01a      	beq.n	800588a <HAL_DMA_Abort_IT+0x96>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a1d      	ldr	r2, [pc, #116]	; (80058d0 <HAL_DMA_Abort_IT+0xdc>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d012      	beq.n	8005884 <HAL_DMA_Abort_IT+0x90>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a1c      	ldr	r2, [pc, #112]	; (80058d4 <HAL_DMA_Abort_IT+0xe0>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00a      	beq.n	800587e <HAL_DMA_Abort_IT+0x8a>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1a      	ldr	r2, [pc, #104]	; (80058d8 <HAL_DMA_Abort_IT+0xe4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d102      	bne.n	8005878 <HAL_DMA_Abort_IT+0x84>
 8005872:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005876:	e00e      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 8005878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800587c:	e00b      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 800587e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005882:	e008      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 8005884:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005888:	e005      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 800588a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800588e:	e002      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 8005890:	2310      	movs	r3, #16
 8005892:	e000      	b.n	8005896 <HAL_DMA_Abort_IT+0xa2>
 8005894:	2301      	movs	r3, #1
 8005896:	4a11      	ldr	r2, [pc, #68]	; (80058dc <HAL_DMA_Abort_IT+0xe8>)
 8005898:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	4798      	blx	r3
    } 
  }
  return status;
 80058ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3710      	adds	r7, #16
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40020008 	.word	0x40020008
 80058c8:	4002001c 	.word	0x4002001c
 80058cc:	40020030 	.word	0x40020030
 80058d0:	40020044 	.word	0x40020044
 80058d4:	40020058 	.word	0x40020058
 80058d8:	4002006c 	.word	0x4002006c
 80058dc:	40020000 	.word	0x40020000

080058e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b084      	sub	sp, #16
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fc:	2204      	movs	r2, #4
 80058fe:	409a      	lsls	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4013      	ands	r3, r2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d04f      	beq.n	80059a8 <HAL_DMA_IRQHandler+0xc8>
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	f003 0304 	and.w	r3, r3, #4
 800590e:	2b00      	cmp	r3, #0
 8005910:	d04a      	beq.n	80059a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b00      	cmp	r3, #0
 800591e:	d107      	bne.n	8005930 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f022 0204 	bic.w	r2, r2, #4
 800592e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a66      	ldr	r2, [pc, #408]	; (8005ad0 <HAL_DMA_IRQHandler+0x1f0>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d029      	beq.n	800598e <HAL_DMA_IRQHandler+0xae>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a65      	ldr	r2, [pc, #404]	; (8005ad4 <HAL_DMA_IRQHandler+0x1f4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d022      	beq.n	800598a <HAL_DMA_IRQHandler+0xaa>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a63      	ldr	r2, [pc, #396]	; (8005ad8 <HAL_DMA_IRQHandler+0x1f8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d01a      	beq.n	8005984 <HAL_DMA_IRQHandler+0xa4>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a62      	ldr	r2, [pc, #392]	; (8005adc <HAL_DMA_IRQHandler+0x1fc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d012      	beq.n	800597e <HAL_DMA_IRQHandler+0x9e>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a60      	ldr	r2, [pc, #384]	; (8005ae0 <HAL_DMA_IRQHandler+0x200>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00a      	beq.n	8005978 <HAL_DMA_IRQHandler+0x98>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a5f      	ldr	r2, [pc, #380]	; (8005ae4 <HAL_DMA_IRQHandler+0x204>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d102      	bne.n	8005972 <HAL_DMA_IRQHandler+0x92>
 800596c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005970:	e00e      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 8005972:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005976:	e00b      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 8005978:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800597c:	e008      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 800597e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005982:	e005      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 8005984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005988:	e002      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 800598a:	2340      	movs	r3, #64	; 0x40
 800598c:	e000      	b.n	8005990 <HAL_DMA_IRQHandler+0xb0>
 800598e:	2304      	movs	r3, #4
 8005990:	4a55      	ldr	r2, [pc, #340]	; (8005ae8 <HAL_DMA_IRQHandler+0x208>)
 8005992:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 8094 	beq.w	8005ac6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80059a6:	e08e      	b.n	8005ac6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ac:	2202      	movs	r2, #2
 80059ae:	409a      	lsls	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4013      	ands	r3, r2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d056      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x186>
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d051      	beq.n	8005a66 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0320 	and.w	r3, r3, #32
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10b      	bne.n	80059e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 020a 	bic.w	r2, r2, #10
 80059de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a38      	ldr	r2, [pc, #224]	; (8005ad0 <HAL_DMA_IRQHandler+0x1f0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d029      	beq.n	8005a46 <HAL_DMA_IRQHandler+0x166>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a37      	ldr	r2, [pc, #220]	; (8005ad4 <HAL_DMA_IRQHandler+0x1f4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d022      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x162>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a35      	ldr	r2, [pc, #212]	; (8005ad8 <HAL_DMA_IRQHandler+0x1f8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d01a      	beq.n	8005a3c <HAL_DMA_IRQHandler+0x15c>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a34      	ldr	r2, [pc, #208]	; (8005adc <HAL_DMA_IRQHandler+0x1fc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d012      	beq.n	8005a36 <HAL_DMA_IRQHandler+0x156>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a32      	ldr	r2, [pc, #200]	; (8005ae0 <HAL_DMA_IRQHandler+0x200>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00a      	beq.n	8005a30 <HAL_DMA_IRQHandler+0x150>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a31      	ldr	r2, [pc, #196]	; (8005ae4 <HAL_DMA_IRQHandler+0x204>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d102      	bne.n	8005a2a <HAL_DMA_IRQHandler+0x14a>
 8005a24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005a28:	e00e      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a2e:	e00b      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a34:	e008      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005a3a:	e005      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a40:	e002      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a42:	2320      	movs	r3, #32
 8005a44:	e000      	b.n	8005a48 <HAL_DMA_IRQHandler+0x168>
 8005a46:	2302      	movs	r3, #2
 8005a48:	4a27      	ldr	r2, [pc, #156]	; (8005ae8 <HAL_DMA_IRQHandler+0x208>)
 8005a4a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d034      	beq.n	8005ac6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005a64:	e02f      	b.n	8005ac6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	2208      	movs	r2, #8
 8005a6c:	409a      	lsls	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4013      	ands	r3, r2
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d028      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x1e8>
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f003 0308 	and.w	r3, r3, #8
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d023      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 020e 	bic.w	r2, r2, #14
 8005a8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a98:	2101      	movs	r1, #1
 8005a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a9e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d004      	beq.n	8005ac8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	4798      	blx	r3
    }
  }
  return;
 8005ac6:	bf00      	nop
 8005ac8:	bf00      	nop
}
 8005aca:	3710      	adds	r7, #16
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40020008 	.word	0x40020008
 8005ad4:	4002001c 	.word	0x4002001c
 8005ad8:	40020030 	.word	0x40020030
 8005adc:	40020044 	.word	0x40020044
 8005ae0:	40020058 	.word	0x40020058
 8005ae4:	4002006c 	.word	0x4002006c
 8005ae8:	40020000 	.word	0x40020000

08005aec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b08b      	sub	sp, #44	; 0x2c
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005af6:	2300      	movs	r3, #0
 8005af8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005afa:	2300      	movs	r3, #0
 8005afc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005afe:	e169      	b.n	8005dd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005b00:	2201      	movs	r2, #1
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	fa02 f303 	lsl.w	r3, r2, r3
 8005b08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	4013      	ands	r3, r2
 8005b12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	f040 8158 	bne.w	8005dce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	4a9a      	ldr	r2, [pc, #616]	; (8005d8c <HAL_GPIO_Init+0x2a0>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d05e      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
 8005b28:	4a98      	ldr	r2, [pc, #608]	; (8005d8c <HAL_GPIO_Init+0x2a0>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d875      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b2e:	4a98      	ldr	r2, [pc, #608]	; (8005d90 <HAL_GPIO_Init+0x2a4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d058      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
 8005b34:	4a96      	ldr	r2, [pc, #600]	; (8005d90 <HAL_GPIO_Init+0x2a4>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d86f      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b3a:	4a96      	ldr	r2, [pc, #600]	; (8005d94 <HAL_GPIO_Init+0x2a8>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d052      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
 8005b40:	4a94      	ldr	r2, [pc, #592]	; (8005d94 <HAL_GPIO_Init+0x2a8>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d869      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b46:	4a94      	ldr	r2, [pc, #592]	; (8005d98 <HAL_GPIO_Init+0x2ac>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d04c      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
 8005b4c:	4a92      	ldr	r2, [pc, #584]	; (8005d98 <HAL_GPIO_Init+0x2ac>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d863      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b52:	4a92      	ldr	r2, [pc, #584]	; (8005d9c <HAL_GPIO_Init+0x2b0>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d046      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
 8005b58:	4a90      	ldr	r2, [pc, #576]	; (8005d9c <HAL_GPIO_Init+0x2b0>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d85d      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b5e:	2b12      	cmp	r3, #18
 8005b60:	d82a      	bhi.n	8005bb8 <HAL_GPIO_Init+0xcc>
 8005b62:	2b12      	cmp	r3, #18
 8005b64:	d859      	bhi.n	8005c1a <HAL_GPIO_Init+0x12e>
 8005b66:	a201      	add	r2, pc, #4	; (adr r2, 8005b6c <HAL_GPIO_Init+0x80>)
 8005b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6c:	08005be7 	.word	0x08005be7
 8005b70:	08005bc1 	.word	0x08005bc1
 8005b74:	08005bd3 	.word	0x08005bd3
 8005b78:	08005c15 	.word	0x08005c15
 8005b7c:	08005c1b 	.word	0x08005c1b
 8005b80:	08005c1b 	.word	0x08005c1b
 8005b84:	08005c1b 	.word	0x08005c1b
 8005b88:	08005c1b 	.word	0x08005c1b
 8005b8c:	08005c1b 	.word	0x08005c1b
 8005b90:	08005c1b 	.word	0x08005c1b
 8005b94:	08005c1b 	.word	0x08005c1b
 8005b98:	08005c1b 	.word	0x08005c1b
 8005b9c:	08005c1b 	.word	0x08005c1b
 8005ba0:	08005c1b 	.word	0x08005c1b
 8005ba4:	08005c1b 	.word	0x08005c1b
 8005ba8:	08005c1b 	.word	0x08005c1b
 8005bac:	08005c1b 	.word	0x08005c1b
 8005bb0:	08005bc9 	.word	0x08005bc9
 8005bb4:	08005bdd 	.word	0x08005bdd
 8005bb8:	4a79      	ldr	r2, [pc, #484]	; (8005da0 <HAL_GPIO_Init+0x2b4>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d013      	beq.n	8005be6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005bbe:	e02c      	b.n	8005c1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	623b      	str	r3, [r7, #32]
          break;
 8005bc6:	e029      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	3304      	adds	r3, #4
 8005bce:	623b      	str	r3, [r7, #32]
          break;
 8005bd0:	e024      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	3308      	adds	r3, #8
 8005bd8:	623b      	str	r3, [r7, #32]
          break;
 8005bda:	e01f      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	330c      	adds	r3, #12
 8005be2:	623b      	str	r3, [r7, #32]
          break;
 8005be4:	e01a      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d102      	bne.n	8005bf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005bee:	2304      	movs	r3, #4
 8005bf0:	623b      	str	r3, [r7, #32]
          break;
 8005bf2:	e013      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d105      	bne.n	8005c08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005bfc:	2308      	movs	r3, #8
 8005bfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	611a      	str	r2, [r3, #16]
          break;
 8005c06:	e009      	b.n	8005c1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005c08:	2308      	movs	r3, #8
 8005c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	69fa      	ldr	r2, [r7, #28]
 8005c10:	615a      	str	r2, [r3, #20]
          break;
 8005c12:	e003      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005c14:	2300      	movs	r3, #0
 8005c16:	623b      	str	r3, [r7, #32]
          break;
 8005c18:	e000      	b.n	8005c1c <HAL_GPIO_Init+0x130>
          break;
 8005c1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	2bff      	cmp	r3, #255	; 0xff
 8005c20:	d801      	bhi.n	8005c26 <HAL_GPIO_Init+0x13a>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	e001      	b.n	8005c2a <HAL_GPIO_Init+0x13e>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3304      	adds	r3, #4
 8005c2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2bff      	cmp	r3, #255	; 0xff
 8005c30:	d802      	bhi.n	8005c38 <HAL_GPIO_Init+0x14c>
 8005c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	e002      	b.n	8005c3e <HAL_GPIO_Init+0x152>
 8005c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3a:	3b08      	subs	r3, #8
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	210f      	movs	r1, #15
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4c:	43db      	mvns	r3, r3
 8005c4e:	401a      	ands	r2, r3
 8005c50:	6a39      	ldr	r1, [r7, #32]
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	fa01 f303 	lsl.w	r3, r1, r3
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 80b1 	beq.w	8005dce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005c6c:	4b4d      	ldr	r3, [pc, #308]	; (8005da4 <HAL_GPIO_Init+0x2b8>)
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	4a4c      	ldr	r2, [pc, #304]	; (8005da4 <HAL_GPIO_Init+0x2b8>)
 8005c72:	f043 0301 	orr.w	r3, r3, #1
 8005c76:	6193      	str	r3, [r2, #24]
 8005c78:	4b4a      	ldr	r3, [pc, #296]	; (8005da4 <HAL_GPIO_Init+0x2b8>)
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	60bb      	str	r3, [r7, #8]
 8005c82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005c84:	4a48      	ldr	r2, [pc, #288]	; (8005da8 <HAL_GPIO_Init+0x2bc>)
 8005c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c88:	089b      	lsrs	r3, r3, #2
 8005c8a:	3302      	adds	r3, #2
 8005c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	f003 0303 	and.w	r3, r3, #3
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	220f      	movs	r2, #15
 8005c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca0:	43db      	mvns	r3, r3
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a40      	ldr	r2, [pc, #256]	; (8005dac <HAL_GPIO_Init+0x2c0>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d013      	beq.n	8005cd8 <HAL_GPIO_Init+0x1ec>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a3f      	ldr	r2, [pc, #252]	; (8005db0 <HAL_GPIO_Init+0x2c4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d00d      	beq.n	8005cd4 <HAL_GPIO_Init+0x1e8>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a3e      	ldr	r2, [pc, #248]	; (8005db4 <HAL_GPIO_Init+0x2c8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d007      	beq.n	8005cd0 <HAL_GPIO_Init+0x1e4>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a3d      	ldr	r2, [pc, #244]	; (8005db8 <HAL_GPIO_Init+0x2cc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d101      	bne.n	8005ccc <HAL_GPIO_Init+0x1e0>
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e006      	b.n	8005cda <HAL_GPIO_Init+0x1ee>
 8005ccc:	2304      	movs	r3, #4
 8005cce:	e004      	b.n	8005cda <HAL_GPIO_Init+0x1ee>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e002      	b.n	8005cda <HAL_GPIO_Init+0x1ee>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e000      	b.n	8005cda <HAL_GPIO_Init+0x1ee>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cdc:	f002 0203 	and.w	r2, r2, #3
 8005ce0:	0092      	lsls	r2, r2, #2
 8005ce2:	4093      	lsls	r3, r2
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005cea:	492f      	ldr	r1, [pc, #188]	; (8005da8 <HAL_GPIO_Init+0x2bc>)
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	089b      	lsrs	r3, r3, #2
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d006      	beq.n	8005d12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005d04:	4b2d      	ldr	r3, [pc, #180]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	492c      	ldr	r1, [pc, #176]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	600b      	str	r3, [r1, #0]
 8005d10:	e006      	b.n	8005d20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005d12:	4b2a      	ldr	r3, [pc, #168]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	4928      	ldr	r1, [pc, #160]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d006      	beq.n	8005d3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005d2c:	4b23      	ldr	r3, [pc, #140]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	4922      	ldr	r1, [pc, #136]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	604b      	str	r3, [r1, #4]
 8005d38:	e006      	b.n	8005d48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005d3a:	4b20      	ldr	r3, [pc, #128]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	43db      	mvns	r3, r3
 8005d42:	491e      	ldr	r1, [pc, #120]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d006      	beq.n	8005d62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005d54:	4b19      	ldr	r3, [pc, #100]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	4918      	ldr	r1, [pc, #96]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	608b      	str	r3, [r1, #8]
 8005d60:	e006      	b.n	8005d70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005d62:	4b16      	ldr	r3, [pc, #88]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d64:	689a      	ldr	r2, [r3, #8]
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	43db      	mvns	r3, r3
 8005d6a:	4914      	ldr	r1, [pc, #80]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d021      	beq.n	8005dc0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005d7c:	4b0f      	ldr	r3, [pc, #60]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d7e:	68da      	ldr	r2, [r3, #12]
 8005d80:	490e      	ldr	r1, [pc, #56]	; (8005dbc <HAL_GPIO_Init+0x2d0>)
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	60cb      	str	r3, [r1, #12]
 8005d88:	e021      	b.n	8005dce <HAL_GPIO_Init+0x2e2>
 8005d8a:	bf00      	nop
 8005d8c:	10320000 	.word	0x10320000
 8005d90:	10310000 	.word	0x10310000
 8005d94:	10220000 	.word	0x10220000
 8005d98:	10210000 	.word	0x10210000
 8005d9c:	10120000 	.word	0x10120000
 8005da0:	10110000 	.word	0x10110000
 8005da4:	40021000 	.word	0x40021000
 8005da8:	40010000 	.word	0x40010000
 8005dac:	40010800 	.word	0x40010800
 8005db0:	40010c00 	.word	0x40010c00
 8005db4:	40011000 	.word	0x40011000
 8005db8:	40011400 	.word	0x40011400
 8005dbc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <HAL_GPIO_Init+0x304>)
 8005dc2:	68da      	ldr	r2, [r3, #12]
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	43db      	mvns	r3, r3
 8005dc8:	4909      	ldr	r1, [pc, #36]	; (8005df0 <HAL_GPIO_Init+0x304>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd0:	3301      	adds	r3, #1
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dda:	fa22 f303 	lsr.w	r3, r2, r3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f47f ae8e 	bne.w	8005b00 <HAL_GPIO_Init+0x14>
  }
}
 8005de4:	bf00      	nop
 8005de6:	bf00      	nop
 8005de8:	372c      	adds	r7, #44	; 0x2c
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr
 8005df0:	40010400 	.word	0x40010400

08005df4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	887b      	ldrh	r3, [r7, #2]
 8005e06:	4013      	ands	r3, r2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
 8005e10:	e001      	b.n	8005e16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e12:	2300      	movs	r3, #0
 8005e14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3714      	adds	r7, #20
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bc80      	pop	{r7}
 8005e20:	4770      	bx	lr

08005e22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b083      	sub	sp, #12
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	807b      	strh	r3, [r7, #2]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005e32:	787b      	ldrb	r3, [r7, #1]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e38:	887a      	ldrh	r2, [r7, #2]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005e3e:	e003      	b.n	8005e48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005e40:	887b      	ldrh	r3, [r7, #2]
 8005e42:	041a      	lsls	r2, r3, #16
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	611a      	str	r2, [r3, #16]
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr
	...

08005e54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e26c      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f000 8087 	beq.w	8005f82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e74:	4b92      	ldr	r3, [pc, #584]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f003 030c 	and.w	r3, r3, #12
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d00c      	beq.n	8005e9a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e80:	4b8f      	ldr	r3, [pc, #572]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f003 030c 	and.w	r3, r3, #12
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d112      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x5e>
 8005e8c:	4b8c      	ldr	r3, [pc, #560]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e98:	d10b      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e9a:	4b89      	ldr	r3, [pc, #548]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d06c      	beq.n	8005f80 <HAL_RCC_OscConfig+0x12c>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d168      	bne.n	8005f80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e246      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eba:	d106      	bne.n	8005eca <HAL_RCC_OscConfig+0x76>
 8005ebc:	4b80      	ldr	r3, [pc, #512]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a7f      	ldr	r2, [pc, #508]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	e02e      	b.n	8005f28 <HAL_RCC_OscConfig+0xd4>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10c      	bne.n	8005eec <HAL_RCC_OscConfig+0x98>
 8005ed2:	4b7b      	ldr	r3, [pc, #492]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a7a      	ldr	r2, [pc, #488]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ed8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005edc:	6013      	str	r3, [r2, #0]
 8005ede:	4b78      	ldr	r3, [pc, #480]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a77      	ldr	r2, [pc, #476]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ee4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ee8:	6013      	str	r3, [r2, #0]
 8005eea:	e01d      	b.n	8005f28 <HAL_RCC_OscConfig+0xd4>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ef4:	d10c      	bne.n	8005f10 <HAL_RCC_OscConfig+0xbc>
 8005ef6:	4b72      	ldr	r3, [pc, #456]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a71      	ldr	r2, [pc, #452]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	4b6f      	ldr	r3, [pc, #444]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a6e      	ldr	r2, [pc, #440]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f0c:	6013      	str	r3, [r2, #0]
 8005f0e:	e00b      	b.n	8005f28 <HAL_RCC_OscConfig+0xd4>
 8005f10:	4b6b      	ldr	r3, [pc, #428]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a6a      	ldr	r2, [pc, #424]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f1a:	6013      	str	r3, [r2, #0]
 8005f1c:	4b68      	ldr	r3, [pc, #416]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a67      	ldr	r2, [pc, #412]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d013      	beq.n	8005f58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f30:	f7ff fb18 	bl	8005564 <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f38:	f7ff fb14 	bl	8005564 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b64      	cmp	r3, #100	; 0x64
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e1fa      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f4a:	4b5d      	ldr	r3, [pc, #372]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0f0      	beq.n	8005f38 <HAL_RCC_OscConfig+0xe4>
 8005f56:	e014      	b.n	8005f82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f58:	f7ff fb04 	bl	8005564 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f60:	f7ff fb00 	bl	8005564 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b64      	cmp	r3, #100	; 0x64
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e1e6      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f72:	4b53      	ldr	r3, [pc, #332]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f0      	bne.n	8005f60 <HAL_RCC_OscConfig+0x10c>
 8005f7e:	e000      	b.n	8005f82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d063      	beq.n	8006056 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f8e:	4b4c      	ldr	r3, [pc, #304]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f003 030c 	and.w	r3, r3, #12
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00b      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005f9a:	4b49      	ldr	r3, [pc, #292]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f003 030c 	and.w	r3, r3, #12
 8005fa2:	2b08      	cmp	r3, #8
 8005fa4:	d11c      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x18c>
 8005fa6:	4b46      	ldr	r3, [pc, #280]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d116      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fb2:	4b43      	ldr	r3, [pc, #268]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d005      	beq.n	8005fca <HAL_RCC_OscConfig+0x176>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d001      	beq.n	8005fca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e1ba      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fca:	4b3d      	ldr	r3, [pc, #244]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	00db      	lsls	r3, r3, #3
 8005fd8:	4939      	ldr	r1, [pc, #228]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fde:	e03a      	b.n	8006056 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d020      	beq.n	800602a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005fe8:	4b36      	ldr	r3, [pc, #216]	; (80060c4 <HAL_RCC_OscConfig+0x270>)
 8005fea:	2201      	movs	r2, #1
 8005fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fee:	f7ff fab9 	bl	8005564 <HAL_GetTick>
 8005ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ff4:	e008      	b.n	8006008 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ff6:	f7ff fab5 	bl	8005564 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e19b      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006008:	4b2d      	ldr	r3, [pc, #180]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0f0      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006014:	4b2a      	ldr	r3, [pc, #168]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	00db      	lsls	r3, r3, #3
 8006022:	4927      	ldr	r1, [pc, #156]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 8006024:	4313      	orrs	r3, r2
 8006026:	600b      	str	r3, [r1, #0]
 8006028:	e015      	b.n	8006056 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800602a:	4b26      	ldr	r3, [pc, #152]	; (80060c4 <HAL_RCC_OscConfig+0x270>)
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006030:	f7ff fa98 	bl	8005564 <HAL_GetTick>
 8006034:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006036:	e008      	b.n	800604a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006038:	f7ff fa94 	bl	8005564 <HAL_GetTick>
 800603c:	4602      	mov	r2, r0
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	1ad3      	subs	r3, r2, r3
 8006042:	2b02      	cmp	r3, #2
 8006044:	d901      	bls.n	800604a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e17a      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800604a:	4b1d      	ldr	r3, [pc, #116]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0302 	and.w	r3, r3, #2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1f0      	bne.n	8006038 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0308 	and.w	r3, r3, #8
 800605e:	2b00      	cmp	r3, #0
 8006060:	d03a      	beq.n	80060d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d019      	beq.n	800609e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800606a:	4b17      	ldr	r3, [pc, #92]	; (80060c8 <HAL_RCC_OscConfig+0x274>)
 800606c:	2201      	movs	r2, #1
 800606e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006070:	f7ff fa78 	bl	8005564 <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006078:	f7ff fa74 	bl	8005564 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e15a      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800608a:	4b0d      	ldr	r3, [pc, #52]	; (80060c0 <HAL_RCC_OscConfig+0x26c>)
 800608c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608e:	f003 0302 	and.w	r3, r3, #2
 8006092:	2b00      	cmp	r3, #0
 8006094:	d0f0      	beq.n	8006078 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006096:	2001      	movs	r0, #1
 8006098:	f000 fad8 	bl	800664c <RCC_Delay>
 800609c:	e01c      	b.n	80060d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800609e:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <HAL_RCC_OscConfig+0x274>)
 80060a0:	2200      	movs	r2, #0
 80060a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060a4:	f7ff fa5e 	bl	8005564 <HAL_GetTick>
 80060a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060aa:	e00f      	b.n	80060cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060ac:	f7ff fa5a 	bl	8005564 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d908      	bls.n	80060cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e140      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
 80060be:	bf00      	nop
 80060c0:	40021000 	.word	0x40021000
 80060c4:	42420000 	.word	0x42420000
 80060c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060cc:	4b9e      	ldr	r3, [pc, #632]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	f003 0302 	and.w	r3, r3, #2
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1e9      	bne.n	80060ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0304 	and.w	r3, r3, #4
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 80a6 	beq.w	8006232 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060e6:	2300      	movs	r3, #0
 80060e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060ea:	4b97      	ldr	r3, [pc, #604]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80060ec:	69db      	ldr	r3, [r3, #28]
 80060ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10d      	bne.n	8006112 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060f6:	4b94      	ldr	r3, [pc, #592]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	4a93      	ldr	r2, [pc, #588]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80060fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006100:	61d3      	str	r3, [r2, #28]
 8006102:	4b91      	ldr	r3, [pc, #580]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800610a:	60bb      	str	r3, [r7, #8]
 800610c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800610e:	2301      	movs	r3, #1
 8006110:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006112:	4b8e      	ldr	r3, [pc, #568]	; (800634c <HAL_RCC_OscConfig+0x4f8>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800611a:	2b00      	cmp	r3, #0
 800611c:	d118      	bne.n	8006150 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800611e:	4b8b      	ldr	r3, [pc, #556]	; (800634c <HAL_RCC_OscConfig+0x4f8>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a8a      	ldr	r2, [pc, #552]	; (800634c <HAL_RCC_OscConfig+0x4f8>)
 8006124:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006128:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800612a:	f7ff fa1b 	bl	8005564 <HAL_GetTick>
 800612e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006132:	f7ff fa17 	bl	8005564 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b64      	cmp	r3, #100	; 0x64
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e0fd      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006144:	4b81      	ldr	r3, [pc, #516]	; (800634c <HAL_RCC_OscConfig+0x4f8>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614c:	2b00      	cmp	r3, #0
 800614e:	d0f0      	beq.n	8006132 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d106      	bne.n	8006166 <HAL_RCC_OscConfig+0x312>
 8006158:	4b7b      	ldr	r3, [pc, #492]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	4a7a      	ldr	r2, [pc, #488]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800615e:	f043 0301 	orr.w	r3, r3, #1
 8006162:	6213      	str	r3, [r2, #32]
 8006164:	e02d      	b.n	80061c2 <HAL_RCC_OscConfig+0x36e>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10c      	bne.n	8006188 <HAL_RCC_OscConfig+0x334>
 800616e:	4b76      	ldr	r3, [pc, #472]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	4a75      	ldr	r2, [pc, #468]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006174:	f023 0301 	bic.w	r3, r3, #1
 8006178:	6213      	str	r3, [r2, #32]
 800617a:	4b73      	ldr	r3, [pc, #460]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	4a72      	ldr	r2, [pc, #456]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006180:	f023 0304 	bic.w	r3, r3, #4
 8006184:	6213      	str	r3, [r2, #32]
 8006186:	e01c      	b.n	80061c2 <HAL_RCC_OscConfig+0x36e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	2b05      	cmp	r3, #5
 800618e:	d10c      	bne.n	80061aa <HAL_RCC_OscConfig+0x356>
 8006190:	4b6d      	ldr	r3, [pc, #436]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006192:	6a1b      	ldr	r3, [r3, #32]
 8006194:	4a6c      	ldr	r2, [pc, #432]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006196:	f043 0304 	orr.w	r3, r3, #4
 800619a:	6213      	str	r3, [r2, #32]
 800619c:	4b6a      	ldr	r3, [pc, #424]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	4a69      	ldr	r2, [pc, #420]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061a2:	f043 0301 	orr.w	r3, r3, #1
 80061a6:	6213      	str	r3, [r2, #32]
 80061a8:	e00b      	b.n	80061c2 <HAL_RCC_OscConfig+0x36e>
 80061aa:	4b67      	ldr	r3, [pc, #412]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	4a66      	ldr	r2, [pc, #408]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061b0:	f023 0301 	bic.w	r3, r3, #1
 80061b4:	6213      	str	r3, [r2, #32]
 80061b6:	4b64      	ldr	r3, [pc, #400]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	4a63      	ldr	r2, [pc, #396]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061bc:	f023 0304 	bic.w	r3, r3, #4
 80061c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d015      	beq.n	80061f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061ca:	f7ff f9cb 	bl	8005564 <HAL_GetTick>
 80061ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061d0:	e00a      	b.n	80061e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061d2:	f7ff f9c7 	bl	8005564 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d901      	bls.n	80061e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e0ab      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e8:	4b57      	ldr	r3, [pc, #348]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0ee      	beq.n	80061d2 <HAL_RCC_OscConfig+0x37e>
 80061f4:	e014      	b.n	8006220 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061f6:	f7ff f9b5 	bl	8005564 <HAL_GetTick>
 80061fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061fc:	e00a      	b.n	8006214 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061fe:	f7ff f9b1 	bl	8005564 <HAL_GetTick>
 8006202:	4602      	mov	r2, r0
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	f241 3288 	movw	r2, #5000	; 0x1388
 800620c:	4293      	cmp	r3, r2
 800620e:	d901      	bls.n	8006214 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e095      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006214:	4b4c      	ldr	r3, [pc, #304]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1ee      	bne.n	80061fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006220:	7dfb      	ldrb	r3, [r7, #23]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d105      	bne.n	8006232 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006226:	4b48      	ldr	r3, [pc, #288]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	4a47      	ldr	r2, [pc, #284]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800622c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006230:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 8081 	beq.w	800633e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800623c:	4b42      	ldr	r3, [pc, #264]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 030c 	and.w	r3, r3, #12
 8006244:	2b08      	cmp	r3, #8
 8006246:	d061      	beq.n	800630c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	2b02      	cmp	r3, #2
 800624e:	d146      	bne.n	80062de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006250:	4b3f      	ldr	r3, [pc, #252]	; (8006350 <HAL_RCC_OscConfig+0x4fc>)
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006256:	f7ff f985 	bl	8005564 <HAL_GetTick>
 800625a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800625c:	e008      	b.n	8006270 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800625e:	f7ff f981 	bl	8005564 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	2b02      	cmp	r3, #2
 800626a:	d901      	bls.n	8006270 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e067      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006270:	4b35      	ldr	r3, [pc, #212]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1f0      	bne.n	800625e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006284:	d108      	bne.n	8006298 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006286:	4b30      	ldr	r3, [pc, #192]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	492d      	ldr	r1, [pc, #180]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006294:	4313      	orrs	r3, r2
 8006296:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006298:	4b2b      	ldr	r3, [pc, #172]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a19      	ldr	r1, [r3, #32]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a8:	430b      	orrs	r3, r1
 80062aa:	4927      	ldr	r1, [pc, #156]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062b0:	4b27      	ldr	r3, [pc, #156]	; (8006350 <HAL_RCC_OscConfig+0x4fc>)
 80062b2:	2201      	movs	r2, #1
 80062b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062b6:	f7ff f955 	bl	8005564 <HAL_GetTick>
 80062ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062bc:	e008      	b.n	80062d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062be:	f7ff f951 	bl	8005564 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d901      	bls.n	80062d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e037      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062d0:	4b1d      	ldr	r3, [pc, #116]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d0f0      	beq.n	80062be <HAL_RCC_OscConfig+0x46a>
 80062dc:	e02f      	b.n	800633e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062de:	4b1c      	ldr	r3, [pc, #112]	; (8006350 <HAL_RCC_OscConfig+0x4fc>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062e4:	f7ff f93e 	bl	8005564 <HAL_GetTick>
 80062e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062ea:	e008      	b.n	80062fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062ec:	f7ff f93a 	bl	8005564 <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e020      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062fe:	4b12      	ldr	r3, [pc, #72]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f0      	bne.n	80062ec <HAL_RCC_OscConfig+0x498>
 800630a:	e018      	b.n	800633e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e013      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006318:	4b0b      	ldr	r3, [pc, #44]	; (8006348 <HAL_RCC_OscConfig+0x4f4>)
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	429a      	cmp	r2, r3
 800632a:	d106      	bne.n	800633a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006336:	429a      	cmp	r2, r3
 8006338:	d001      	beq.n	800633e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e000      	b.n	8006340 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	40021000 	.word	0x40021000
 800634c:	40007000 	.word	0x40007000
 8006350:	42420060 	.word	0x42420060

08006354 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e0d0      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006368:	4b6a      	ldr	r3, [pc, #424]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	683a      	ldr	r2, [r7, #0]
 8006372:	429a      	cmp	r2, r3
 8006374:	d910      	bls.n	8006398 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006376:	4b67      	ldr	r3, [pc, #412]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f023 0207 	bic.w	r2, r3, #7
 800637e:	4965      	ldr	r1, [pc, #404]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	4313      	orrs	r3, r2
 8006384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006386:	4b63      	ldr	r3, [pc, #396]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	429a      	cmp	r2, r3
 8006392:	d001      	beq.n	8006398 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e0b8      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0302 	and.w	r3, r3, #2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d020      	beq.n	80063e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063b0:	4b59      	ldr	r3, [pc, #356]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	4a58      	ldr	r2, [pc, #352]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80063ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0308 	and.w	r3, r3, #8
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d005      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063c8:	4b53      	ldr	r3, [pc, #332]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	4a52      	ldr	r2, [pc, #328]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80063d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063d4:	4b50      	ldr	r3, [pc, #320]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	494d      	ldr	r1, [pc, #308]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063e2:	4313      	orrs	r3, r2
 80063e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d040      	beq.n	8006474 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d107      	bne.n	800640a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063fa:	4b47      	ldr	r3, [pc, #284]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d115      	bne.n	8006432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e07f      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b02      	cmp	r3, #2
 8006410:	d107      	bne.n	8006422 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006412:	4b41      	ldr	r3, [pc, #260]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d109      	bne.n	8006432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e073      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006422:	4b3d      	ldr	r3, [pc, #244]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d101      	bne.n	8006432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e06b      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006432:	4b39      	ldr	r3, [pc, #228]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f023 0203 	bic.w	r2, r3, #3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	4936      	ldr	r1, [pc, #216]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 8006440:	4313      	orrs	r3, r2
 8006442:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006444:	f7ff f88e 	bl	8005564 <HAL_GetTick>
 8006448:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800644a:	e00a      	b.n	8006462 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800644c:	f7ff f88a 	bl	8005564 <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	f241 3288 	movw	r2, #5000	; 0x1388
 800645a:	4293      	cmp	r3, r2
 800645c:	d901      	bls.n	8006462 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e053      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006462:	4b2d      	ldr	r3, [pc, #180]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	f003 020c 	and.w	r2, r3, #12
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	429a      	cmp	r2, r3
 8006472:	d1eb      	bne.n	800644c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006474:	4b27      	ldr	r3, [pc, #156]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0307 	and.w	r3, r3, #7
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	429a      	cmp	r2, r3
 8006480:	d210      	bcs.n	80064a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006482:	4b24      	ldr	r3, [pc, #144]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f023 0207 	bic.w	r2, r3, #7
 800648a:	4922      	ldr	r1, [pc, #136]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	4313      	orrs	r3, r2
 8006490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006492:	4b20      	ldr	r3, [pc, #128]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0307 	and.w	r3, r3, #7
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	d001      	beq.n	80064a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e032      	b.n	800650a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064b0:	4b19      	ldr	r3, [pc, #100]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	4916      	ldr	r1, [pc, #88]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0308 	and.w	r3, r3, #8
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d009      	beq.n	80064e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80064ce:	4b12      	ldr	r3, [pc, #72]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	490e      	ldr	r1, [pc, #56]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80064de:	4313      	orrs	r3, r2
 80064e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064e2:	f000 f821 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 80064e6:	4602      	mov	r2, r0
 80064e8:	4b0b      	ldr	r3, [pc, #44]	; (8006518 <HAL_RCC_ClockConfig+0x1c4>)
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	490a      	ldr	r1, [pc, #40]	; (800651c <HAL_RCC_ClockConfig+0x1c8>)
 80064f4:	5ccb      	ldrb	r3, [r1, r3]
 80064f6:	fa22 f303 	lsr.w	r3, r2, r3
 80064fa:	4a09      	ldr	r2, [pc, #36]	; (8006520 <HAL_RCC_ClockConfig+0x1cc>)
 80064fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80064fe:	4b09      	ldr	r3, [pc, #36]	; (8006524 <HAL_RCC_ClockConfig+0x1d0>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4618      	mov	r0, r3
 8006504:	f7fe ffec 	bl	80054e0 <HAL_InitTick>

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40022000 	.word	0x40022000
 8006518:	40021000 	.word	0x40021000
 800651c:	0800fb90 	.word	0x0800fb90
 8006520:	20000040 	.word	0x20000040
 8006524:	20000044 	.word	0x20000044

08006528 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006528:	b490      	push	{r4, r7}
 800652a:	b08a      	sub	sp, #40	; 0x28
 800652c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800652e:	4b2a      	ldr	r3, [pc, #168]	; (80065d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006530:	1d3c      	adds	r4, r7, #4
 8006532:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006534:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006538:	f240 2301 	movw	r3, #513	; 0x201
 800653c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	61fb      	str	r3, [r7, #28]
 8006542:	2300      	movs	r3, #0
 8006544:	61bb      	str	r3, [r7, #24]
 8006546:	2300      	movs	r3, #0
 8006548:	627b      	str	r3, [r7, #36]	; 0x24
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800654e:	2300      	movs	r3, #0
 8006550:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006552:	4b22      	ldr	r3, [pc, #136]	; (80065dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	f003 030c 	and.w	r3, r3, #12
 800655e:	2b04      	cmp	r3, #4
 8006560:	d002      	beq.n	8006568 <HAL_RCC_GetSysClockFreq+0x40>
 8006562:	2b08      	cmp	r3, #8
 8006564:	d003      	beq.n	800656e <HAL_RCC_GetSysClockFreq+0x46>
 8006566:	e02d      	b.n	80065c4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006568:	4b1d      	ldr	r3, [pc, #116]	; (80065e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800656a:	623b      	str	r3, [r7, #32]
      break;
 800656c:	e02d      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	0c9b      	lsrs	r3, r3, #18
 8006572:	f003 030f 	and.w	r3, r3, #15
 8006576:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800657a:	4413      	add	r3, r2
 800657c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006580:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d013      	beq.n	80065b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800658c:	4b13      	ldr	r3, [pc, #76]	; (80065dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	0c5b      	lsrs	r3, r3, #17
 8006592:	f003 0301 	and.w	r3, r3, #1
 8006596:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800659a:	4413      	add	r3, r2
 800659c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80065a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	4a0e      	ldr	r2, [pc, #56]	; (80065e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065a6:	fb02 f203 	mul.w	r2, r2, r3
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b0:	627b      	str	r3, [r7, #36]	; 0x24
 80065b2:	e004      	b.n	80065be <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	4a0b      	ldr	r2, [pc, #44]	; (80065e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80065b8:	fb02 f303 	mul.w	r3, r2, r3
 80065bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80065be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c0:	623b      	str	r3, [r7, #32]
      break;
 80065c2:	e002      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065c4:	4b06      	ldr	r3, [pc, #24]	; (80065e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065c6:	623b      	str	r3, [r7, #32]
      break;
 80065c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065ca:	6a3b      	ldr	r3, [r7, #32]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3728      	adds	r7, #40	; 0x28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bc90      	pop	{r4, r7}
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	0800fb78 	.word	0x0800fb78
 80065dc:	40021000 	.word	0x40021000
 80065e0:	007a1200 	.word	0x007a1200
 80065e4:	003d0900 	.word	0x003d0900

080065e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065e8:	b480      	push	{r7}
 80065ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065ec:	4b02      	ldr	r3, [pc, #8]	; (80065f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80065ee:	681b      	ldr	r3, [r3, #0]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bc80      	pop	{r7}
 80065f6:	4770      	bx	lr
 80065f8:	20000040 	.word	0x20000040

080065fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006600:	f7ff fff2 	bl	80065e8 <HAL_RCC_GetHCLKFreq>
 8006604:	4602      	mov	r2, r0
 8006606:	4b05      	ldr	r3, [pc, #20]	; (800661c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	0a1b      	lsrs	r3, r3, #8
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	4903      	ldr	r1, [pc, #12]	; (8006620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006612:	5ccb      	ldrb	r3, [r1, r3]
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	bd80      	pop	{r7, pc}
 800661c:	40021000 	.word	0x40021000
 8006620:	0800fba0 	.word	0x0800fba0

08006624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006628:	f7ff ffde 	bl	80065e8 <HAL_RCC_GetHCLKFreq>
 800662c:	4602      	mov	r2, r0
 800662e:	4b05      	ldr	r3, [pc, #20]	; (8006644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	0adb      	lsrs	r3, r3, #11
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	4903      	ldr	r1, [pc, #12]	; (8006648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800663a:	5ccb      	ldrb	r3, [r1, r3]
 800663c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006640:	4618      	mov	r0, r3
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40021000 	.word	0x40021000
 8006648:	0800fba0 	.word	0x0800fba0

0800664c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006654:	4b0a      	ldr	r3, [pc, #40]	; (8006680 <RCC_Delay+0x34>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a0a      	ldr	r2, [pc, #40]	; (8006684 <RCC_Delay+0x38>)
 800665a:	fba2 2303 	umull	r2, r3, r2, r3
 800665e:	0a5b      	lsrs	r3, r3, #9
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	fb02 f303 	mul.w	r3, r2, r3
 8006666:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006668:	bf00      	nop
  }
  while (Delay --);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1e5a      	subs	r2, r3, #1
 800666e:	60fa      	str	r2, [r7, #12]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d1f9      	bne.n	8006668 <RCC_Delay+0x1c>
}
 8006674:	bf00      	nop
 8006676:	bf00      	nop
 8006678:	3714      	adds	r7, #20
 800667a:	46bd      	mov	sp, r7
 800667c:	bc80      	pop	{r7}
 800667e:	4770      	bx	lr
 8006680:	20000040 	.word	0x20000040
 8006684:	10624dd3 	.word	0x10624dd3

08006688 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8006690:	bf00      	nop
 8006692:	370c      	adds	r7, #12
 8006694:	46bd      	mov	sp, r7
 8006696:	bc80      	pop	{r7}
 8006698:	4770      	bx	lr

0800669a <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800669a:	b580      	push	{r7, lr}
 800669c:	b08a      	sub	sp, #40	; 0x28
 800669e:	af02      	add	r7, sp, #8
 80066a0:	60f8      	str	r0, [r7, #12]
 80066a2:	60b9      	str	r1, [r7, #8]
 80066a4:	603b      	str	r3, [r7, #0]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80066aa:	2300      	movs	r3, #0
 80066ac:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_SPI_Transmit+0x26>
 80066bc:	2302      	movs	r3, #2
 80066be:	e148      	b.n	8006952 <HAL_SPI_Transmit+0x2b8>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066c8:	f7fe ff4c 	bl	8005564 <HAL_GetTick>
 80066cc:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d002      	beq.n	80066e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80066da:	2302      	movs	r3, #2
 80066dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066de:	e12f      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d002      	beq.n	80066ec <HAL_SPI_Transmit+0x52>
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d102      	bne.n	80066f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80066f0:	e126      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2203      	movs	r2, #3
 80066f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	88fa      	ldrh	r2, [r7, #6]
 800670a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	88fa      	ldrh	r2, [r7, #6]
 8006710:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006738:	d107      	bne.n	800674a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006748:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006752:	d110      	bne.n	8006776 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6819      	ldr	r1, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006762:	400b      	ands	r3, r1
 8006764:	6013      	str	r3, [r2, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006774:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006780:	2b40      	cmp	r3, #64	; 0x40
 8006782:	d007      	beq.n	8006794 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006792:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800679c:	d147      	bne.n	800682e <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <HAL_SPI_Transmit+0x116>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d138      	bne.n	8006822 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	881a      	ldrh	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	3302      	adds	r3, #2
 80067be:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	3b01      	subs	r3, #1
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067ce:	e028      	b.n	8006822 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f003 0302 	and.w	r3, r3, #2
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d10f      	bne.n	80067fe <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	881a      	ldrh	r2, [r3, #0]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	3302      	adds	r3, #2
 80067ec:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	3b01      	subs	r3, #1
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80067fc:	e011      	b.n	8006822 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00b      	beq.n	800681c <HAL_SPI_Transmit+0x182>
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680a:	d00a      	beq.n	8006822 <HAL_SPI_Transmit+0x188>
 800680c:	f7fe feaa 	bl	8005564 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	429a      	cmp	r2, r3
 800681a:	d802      	bhi.n	8006822 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006820:	e08e      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1d1      	bne.n	80067d0 <HAL_SPI_Transmit+0x136>
 800682c:	e048      	b.n	80068c0 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d004      	beq.n	8006840 <HAL_SPI_Transmit+0x1a6>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b01      	cmp	r3, #1
 800683e:	d13a      	bne.n	80068b6 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	330c      	adds	r3, #12
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	7812      	ldrb	r2, [r2, #0]
 800684a:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	3301      	adds	r3, #1
 8006850:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006856:	b29b      	uxth	r3, r3
 8006858:	3b01      	subs	r3, #1
 800685a:	b29a      	uxth	r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006860:	e029      	b.n	80068b6 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b02      	cmp	r3, #2
 800686e:	d110      	bne.n	8006892 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	330c      	adds	r3, #12
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	7812      	ldrb	r2, [r2, #0]
 800687a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	3301      	adds	r3, #1
 8006880:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006886:	b29b      	uxth	r3, r3
 8006888:	3b01      	subs	r3, #1
 800688a:	b29a      	uxth	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006890:	e011      	b.n	80068b6 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00b      	beq.n	80068b0 <HAL_SPI_Transmit+0x216>
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689e:	d00a      	beq.n	80068b6 <HAL_SPI_Transmit+0x21c>
 80068a0:	f7fe fe60 	bl	8005564 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	69bb      	ldr	r3, [r7, #24]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d802      	bhi.n	80068b6 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068b4:	e044      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1d0      	bne.n	8006862 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2201      	movs	r2, #1
 80068c8:	2102      	movs	r1, #2
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f000 fc10 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80068da:	e031      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	6839      	ldr	r1, [r7, #0]
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 fc6e 	bl	80071c2 <SPI_CheckFlag_BSY>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d005      	beq.n	80068f8 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2220      	movs	r2, #32
 80068f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068f6:	e023      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10a      	bne.n	8006916 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006900:	2300      	movs	r3, #0
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	617b      	str	r3, [r7, #20]
 8006914:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800691e:	d107      	bne.n	8006930 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800692e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	77fb      	strb	r3, [r7, #31]
 800693c:	e000      	b.n	8006940 <HAL_SPI_Transmit+0x2a6>
  }

error:
 800693e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006950:	7ffb      	ldrb	r3, [r7, #31]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b08a      	sub	sp, #40	; 0x28
 800695e:	af02      	add	r7, sp, #8
 8006960:	60f8      	str	r0, [r7, #12]
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	603b      	str	r3, [r7, #0]
 8006966:	4613      	mov	r3, r2
 8006968:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006972:	2300      	movs	r3, #0
 8006974:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800697e:	d112      	bne.n	80069a6 <HAL_SPI_Receive+0x4c>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d10e      	bne.n	80069a6 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2204      	movs	r2, #4
 800698c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8006990:	88fa      	ldrh	r2, [r7, #6]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	4613      	mov	r3, r2
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	68b9      	ldr	r1, [r7, #8]
 800699c:	68f8      	ldr	r0, [r7, #12]
 800699e:	f000 f97d 	bl	8006c9c <HAL_SPI_TransmitReceive>
 80069a2:	4603      	mov	r3, r0
 80069a4:	e176      	b.n	8006c94 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d101      	bne.n	80069b4 <HAL_SPI_Receive+0x5a>
 80069b0:	2302      	movs	r3, #2
 80069b2:	e16f      	b.n	8006c94 <HAL_SPI_Receive+0x33a>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069bc:	f7fe fdd2 	bl	8005564 <HAL_GetTick>
 80069c0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069c8:	b2db      	uxtb	r3, r3
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d002      	beq.n	80069d4 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 80069ce:	2302      	movs	r3, #2
 80069d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80069d2:	e156      	b.n	8006c82 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d002      	beq.n	80069e0 <HAL_SPI_Receive+0x86>
 80069da:	88fb      	ldrh	r3, [r7, #6]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d102      	bne.n	80069e6 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80069e4:	e14d      	b.n	8006c82 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2204      	movs	r2, #4
 80069ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	88fa      	ldrh	r2, [r7, #6]
 80069fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	88fa      	ldrh	r2, [r7, #6]
 8006a04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a2c:	d117      	bne.n	8006a5e <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	6819      	ldr	r1, [r3, #0]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006a3c:	400b      	ands	r3, r1
 8006a3e:	6013      	str	r3, [r2, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006a4e:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a66:	d107      	bne.n	8006a78 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006a76:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a82:	2b40      	cmp	r3, #64	; 0x40
 8006a84:	d007      	beq.n	8006a96 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a94:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d15b      	bne.n	8006b56 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8006a9e:	e02a      	b.n	8006af6 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d111      	bne.n	8006ad2 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006ad0:	e011      	b.n	8006af6 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00b      	beq.n	8006af0 <HAL_SPI_Receive+0x196>
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ade:	d00a      	beq.n	8006af6 <HAL_SPI_Receive+0x19c>
 8006ae0:	f7fe fd40 	bl	8005564 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d802      	bhi.n	8006af6 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006af4:	e0c5      	b.n	8006c82 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1cf      	bne.n	8006aa0 <HAL_SPI_Receive+0x146>
 8006b00:	e02e      	b.n	8006b60 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d110      	bne.n	8006b32 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68db      	ldr	r3, [r3, #12]
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	3302      	adds	r3, #2
 8006b20:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b30:	e011      	b.n	8006b56 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00b      	beq.n	8006b50 <HAL_SPI_Receive+0x1f6>
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3e:	d00a      	beq.n	8006b56 <HAL_SPI_Receive+0x1fc>
 8006b40:	f7fe fd10 	bl	8005564 <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	683a      	ldr	r2, [r7, #0]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d802      	bhi.n	8006b56 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006b54:	e095      	b.n	8006c82 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1d0      	bne.n	8006b02 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b68:	d142      	bne.n	8006bf0 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b78:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8006b7a:	69bb      	ldr	r3, [r7, #24]
 8006b7c:	9300      	str	r3, [sp, #0]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	2201      	movs	r2, #1
 8006b82:	2101      	movs	r1, #1
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 fab3 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d002      	beq.n	8006b96 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8006b90:	2303      	movs	r3, #3
 8006b92:	77fb      	strb	r3, [r7, #31]
      goto error;
 8006b94:	e075      	b.n	8006c82 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b9e:	d106      	bne.n	8006bae <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	b29a      	uxth	r2, r3
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	801a      	strh	r2, [r3, #0]
 8006bac:	e006      	b.n	8006bbc <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	330c      	adds	r3, #12
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	2101      	movs	r1, #1
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 fa92 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d008      	beq.n	8006be4 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd6:	f043 0202 	orr.w	r2, r3, #2
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	77fb      	strb	r3, [r7, #31]
      goto error;
 8006be2:	e04e      	b.n	8006c82 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8006bee:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006bf8:	d111      	bne.n	8006c1e <HAL_SPI_Receive+0x2c4>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c02:	d004      	beq.n	8006c0e <HAL_SPI_Receive+0x2b4>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c0c:	d107      	bne.n	8006c1e <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c1c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f003 0310 	and.w	r3, r3, #16
 8006c28:	2b10      	cmp	r3, #16
 8006c2a:	d122      	bne.n	8006c72 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fb4f 	bl	80072d0 <SPI_ISCRCErrorValid>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d117      	bne.n	8006c68 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3c:	f043 0202 	orr.w	r2, r3, #2
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6819      	ldr	r1, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006c52:	400b      	ands	r3, r1
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c64:	601a      	str	r2, [r3, #0]
 8006c66:	e004      	b.n	8006c72 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006c70:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d002      	beq.n	8006c80 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	77fb      	strb	r3, [r7, #31]
 8006c7e:	e000      	b.n	8006c82 <HAL_SPI_Receive+0x328>
  }

error :
 8006c80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c92:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3720      	adds	r7, #32
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b08e      	sub	sp, #56	; 0x38
 8006ca0:	af02      	add	r7, sp, #8
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8006caa:	2300      	movs	r3, #0
 8006cac:	627b      	str	r3, [r7, #36]	; 0x24
 8006cae:	2300      	movs	r3, #0
 8006cb0:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d101      	bne.n	8006cd2 <HAL_SPI_TransmitReceive+0x36>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	e20a      	b.n	80070e8 <HAL_SPI_TransmitReceive+0x44c>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cda:	f7fe fc43 	bl	8005564 <HAL_GetTick>
 8006cde:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d00e      	beq.n	8006d14 <HAL_SPI_TransmitReceive+0x78>
 8006cf6:	6a3b      	ldr	r3, [r7, #32]
 8006cf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cfc:	d106      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d102      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x70>
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	2b04      	cmp	r3, #4
 8006d0a:	d003      	beq.n	8006d14 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d12:	e1df      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d005      	beq.n	8006d26 <HAL_SPI_TransmitReceive+0x8a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <HAL_SPI_TransmitReceive+0x8a>
 8006d20:	887b      	ldrh	r3, [r7, #2]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d103      	bne.n	8006d2e <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d2c:	e1d2      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d103      	bne.n	8006d42 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2205      	movs	r2, #5
 8006d3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	887a      	ldrh	r2, [r7, #2]
 8006d52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	887a      	ldrh	r2, [r7, #2]
 8006d58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	887a      	ldrh	r2, [r7, #2]
 8006d64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	887a      	ldrh	r2, [r7, #2]
 8006d6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d80:	d110      	bne.n	8006da4 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	6819      	ldr	r1, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006d90:	400b      	ands	r3, r1
 8006d92:	6013      	str	r3, [r2, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006da2:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dae:	2b40      	cmp	r3, #64	; 0x40
 8006db0:	d007      	beq.n	8006dc2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006dc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dca:	f040 8084 	bne.w	8006ed6 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d004      	beq.n	8006de0 <HAL_SPI_TransmitReceive+0x144>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d16f      	bne.n	8006ec0 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	881a      	ldrh	r2, [r3, #0]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	3302      	adds	r3, #2
 8006dee:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dfe:	e05f      	b.n	8006ec0 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d02e      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x1c8>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d029      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x1c8>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d122      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	881a      	ldrh	r2, [r3, #0]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	3302      	adds	r3, #2
 8006e2c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	3b01      	subs	r3, #1
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10c      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x1c8>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e52:	d107      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e62:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d018      	beq.n	8006ea0 <HAL_SPI_TransmitReceive+0x204>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f003 0301 	and.w	r3, r3, #1
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d111      	bne.n	8006ea0 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3302      	adds	r3, #2
 8006e8c:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	3b01      	subs	r3, #1
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea6:	d00b      	beq.n	8006ec0 <HAL_SPI_TransmitReceive+0x224>
 8006ea8:	f7fe fb5c 	bl	8005564 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d803      	bhi.n	8006ec0 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ebe:	e109      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d19a      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x164>
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d195      	bne.n	8006e00 <HAL_SPI_TransmitReceive+0x164>
 8006ed4:	e082      	b.n	8006fdc <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d004      	beq.n	8006ee8 <HAL_SPI_TransmitReceive+0x24c>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d16f      	bne.n	8006fc8 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	330c      	adds	r3, #12
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	7812      	ldrb	r2, [r2, #0]
 8006ef2:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3b01      	subs	r3, #1
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f08:	e05e      	b.n	8006fc8 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8006f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d02e      	beq.n	8006f6e <HAL_SPI_TransmitReceive+0x2d2>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d029      	beq.n	8006f6e <HAL_SPI_TransmitReceive+0x2d2>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	f003 0302 	and.w	r3, r3, #2
 8006f24:	2b02      	cmp	r3, #2
 8006f26:	d122      	bne.n	8006f6e <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	1c5a      	adds	r2, r3, #1
 8006f2c:	60ba      	str	r2, [r7, #8]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	6812      	ldr	r2, [r2, #0]
 8006f32:	320c      	adds	r2, #12
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d10c      	bne.n	8006f6e <HAL_SPI_TransmitReceive+0x2d2>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f5c:	d107      	bne.n	8006f6e <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f6c:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d017      	beq.n	8006fa8 <HAL_SPI_TransmitReceive+0x30c>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d110      	bne.n	8006fa8 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	68d9      	ldr	r1, [r3, #12]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	1c5a      	adds	r2, r3, #1
 8006f90:	607a      	str	r2, [r7, #4]
 8006f92:	b2ca      	uxtb	r2, r1
 8006f94:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	3b01      	subs	r3, #1
 8006f9e:	b29a      	uxth	r2, r3
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fae:	d00b      	beq.n	8006fc8 <HAL_SPI_TransmitReceive+0x32c>
 8006fb0:	f7fe fad8 	bl	8005564 <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	69fb      	ldr	r3, [r7, #28]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d803      	bhi.n	8006fc8 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006fc6:	e085      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d19b      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x26e>
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d196      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fe4:	d11a      	bne.n	800701c <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fec:	2201      	movs	r2, #1
 8006fee:	2101      	movs	r1, #1
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f87d 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d009      	beq.n	8007010 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007000:	f043 0202 	orr.w	r2, r3, #2
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007008:	2303      	movs	r3, #3
 800700a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800700e:	e061      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	b29b      	uxth	r3, r3
 8007018:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 800701a:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f003 0310 	and.w	r3, r3, #16
 8007026:	2b10      	cmp	r3, #16
 8007028:	d125      	bne.n	8007076 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 f950 	bl	80072d0 <SPI_ISCRCErrorValid>
 8007030:	4603      	mov	r3, r0
 8007032:	2b01      	cmp	r3, #1
 8007034:	d11a      	bne.n	800706c <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800703a:	f043 0202 	orr.w	r2, r3, #2
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	6819      	ldr	r1, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007050:	400b      	ands	r3, r1
 8007052:	6013      	str	r3, [r2, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007062:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800706a:	e004      	b.n	8007076 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007074:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	9300      	str	r3, [sp, #0]
 800707a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707c:	2201      	movs	r2, #1
 800707e:	2102      	movs	r1, #2
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 f835 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007092:	e01f      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007094:	69fa      	ldr	r2, [r7, #28]
 8007096:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 f892 	bl	80071c2 <SPI_CheckFlag_BSY>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d006      	beq.n	80070b2 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2220      	movs	r2, #32
 80070ae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80070b0:	e010      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10b      	bne.n	80070d2 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070ba:	2300      	movs	r3, #0
 80070bc:	617b      	str	r3, [r7, #20]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	617b      	str	r3, [r7, #20]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	617b      	str	r3, [r7, #20]
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	e000      	b.n	80070d4 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 80070d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80070e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3730      	adds	r7, #48	; 0x30
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80070fe:	e04d      	b.n	800719c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007106:	d049      	beq.n	800719c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d007      	beq.n	800711e <SPI_WaitFlagStateUntilTimeout+0x2e>
 800710e:	f7fe fa29 	bl	8005564 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	429a      	cmp	r2, r3
 800711c:	d83e      	bhi.n	800719c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800712c:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007136:	d111      	bne.n	800715c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007140:	d004      	beq.n	800714c <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800714a:	d107      	bne.n	800715c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800715a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007164:	d110      	bne.n	8007188 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	6819      	ldr	r1, [r3, #0]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007174:	400b      	ands	r3, r1
 8007176:	6013      	str	r3, [r2, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007186:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007198:	2303      	movs	r3, #3
 800719a:	e00e      	b.n	80071ba <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	4013      	ands	r3, r2
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d101      	bne.n	80071b0 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80071ac:	2201      	movs	r2, #1
 80071ae:	e000      	b.n	80071b2 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80071b0:	2200      	movs	r2, #0
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d1a3      	bne.n	8007100 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b086      	sub	sp, #24
 80071c6:	af02      	add	r7, sp, #8
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	2200      	movs	r2, #0
 80071d6:	2180      	movs	r1, #128	; 0x80
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f7ff ff89 	bl	80070f0 <SPI_WaitFlagStateUntilTimeout>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d007      	beq.n	80071f4 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e8:	f043 0220 	orr.w	r2, r3, #32
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e000      	b.n	80071f6 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800720e:	2301      	movs	r3, #1
 8007210:	e057      	b.n	80072c2 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d102      	bne.n	8007224 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7ff fa32 	bl	8006688 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800723a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	431a      	orrs	r2, r3
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	431a      	orrs	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	691b      	ldr	r3, [r3, #16]
 8007250:	431a      	orrs	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	431a      	orrs	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007260:	431a      	orrs	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	431a      	orrs	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6a1b      	ldr	r3, [r3, #32]
 800726c:	ea42 0103 	orr.w	r1, r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	0c1b      	lsrs	r3, r3, #16
 8007282:	f003 0104 	and.w	r1, r3, #4
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800729a:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69da      	ldr	r2, [r3, #28]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072aa:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 80072ac:	4b07      	ldr	r3, [pc, #28]	; (80072cc <HAL_SPI_Init+0xcc>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3708      	adds	r7, #8
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	20000fe4 	.word	0x20000fe4

080072d0 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 80072d8:	2301      	movs	r3, #1
#endif
}
 80072da:	4618      	mov	r0, r3
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	bc80      	pop	{r7}
 80072e2:	4770      	bx	lr

080072e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e01d      	b.n	8007332 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d106      	bne.n	8007310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 f815 	bl	800733a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3304      	adds	r3, #4
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f000 f8fc 	bl	8007520 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800733a:	b480      	push	{r7}
 800733c:	b083      	sub	sp, #12
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007342:	bf00      	nop
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	bc80      	pop	{r7}
 800734a:	4770      	bx	lr

0800734c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68da      	ldr	r2, [r3, #12]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f042 0201 	orr.w	r2, r2, #1
 8007362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f003 0307 	and.w	r3, r3, #7
 800736e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b06      	cmp	r3, #6
 8007374:	d007      	beq.n	8007386 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f042 0201 	orr.w	r2, r2, #1
 8007384:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr

08007392 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d101      	bne.n	80073a4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e01d      	b.n	80073e0 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d106      	bne.n	80073be <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 f815 	bl	80073e8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2202      	movs	r2, #2
 80073c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	3304      	adds	r3, #4
 80073ce:	4619      	mov	r1, r3
 80073d0:	4610      	mov	r0, r2
 80073d2:	f000 f8a5 	bl	8007520 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr
	...

080073fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2201      	movs	r2, #1
 800740c:	6839      	ldr	r1, [r7, #0]
 800740e:	4618      	mov	r0, r3
 8007410:	f000 fa70 	bl	80078f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a10      	ldr	r2, [pc, #64]	; (800745c <HAL_TIM_PWM_Start+0x60>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d107      	bne.n	800742e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800742c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	f003 0307 	and.w	r3, r3, #7
 8007438:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2b06      	cmp	r3, #6
 800743e:	d007      	beq.n	8007450 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0201 	orr.w	r2, r2, #1
 800744e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3710      	adds	r7, #16
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	40012c00 	.word	0x40012c00

08007460 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007472:	2b01      	cmp	r3, #1
 8007474:	d101      	bne.n	800747a <HAL_TIM_OC_ConfigChannel+0x1a>
 8007476:	2302      	movs	r3, #2
 8007478:	e04e      	b.n	8007518 <HAL_TIM_OC_ConfigChannel+0xb8>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2202      	movs	r2, #2
 8007486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2b0c      	cmp	r3, #12
 800748e:	d839      	bhi.n	8007504 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007490:	a201      	add	r2, pc, #4	; (adr r2, 8007498 <HAL_TIM_OC_ConfigChannel+0x38>)
 8007492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007496:	bf00      	nop
 8007498:	080074cd 	.word	0x080074cd
 800749c:	08007505 	.word	0x08007505
 80074a0:	08007505 	.word	0x08007505
 80074a4:	08007505 	.word	0x08007505
 80074a8:	080074db 	.word	0x080074db
 80074ac:	08007505 	.word	0x08007505
 80074b0:	08007505 	.word	0x08007505
 80074b4:	08007505 	.word	0x08007505
 80074b8:	080074e9 	.word	0x080074e9
 80074bc:	08007505 	.word	0x08007505
 80074c0:	08007505 	.word	0x08007505
 80074c4:	08007505 	.word	0x08007505
 80074c8:	080074f7 	.word	0x080074f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68b9      	ldr	r1, [r7, #8]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f000 f886 	bl	80075e4 <TIM_OC1_SetConfig>
      break;
 80074d8:	e015      	b.n	8007506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68b9      	ldr	r1, [r7, #8]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f000 f8e5 	bl	80076b0 <TIM_OC2_SetConfig>
      break;
 80074e6:	e00e      	b.n	8007506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68b9      	ldr	r1, [r7, #8]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f000 f948 	bl	8007784 <TIM_OC3_SetConfig>
      break;
 80074f4:	e007      	b.n	8007506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68b9      	ldr	r1, [r7, #8]
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 f9ab 	bl	8007858 <TIM_OC4_SetConfig>
      break;
 8007502:	e000      	b.n	8007506 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8007504:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007520:	b480      	push	{r7}
 8007522:	b085      	sub	sp, #20
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
 8007528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a29      	ldr	r2, [pc, #164]	; (80075d8 <TIM_Base_SetConfig+0xb8>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00b      	beq.n	8007550 <TIM_Base_SetConfig+0x30>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800753e:	d007      	beq.n	8007550 <TIM_Base_SetConfig+0x30>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a26      	ldr	r2, [pc, #152]	; (80075dc <TIM_Base_SetConfig+0xbc>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d003      	beq.n	8007550 <TIM_Base_SetConfig+0x30>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a25      	ldr	r2, [pc, #148]	; (80075e0 <TIM_Base_SetConfig+0xc0>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d108      	bne.n	8007562 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	68fa      	ldr	r2, [r7, #12]
 800755e:	4313      	orrs	r3, r2
 8007560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a1c      	ldr	r2, [pc, #112]	; (80075d8 <TIM_Base_SetConfig+0xb8>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d00b      	beq.n	8007582 <TIM_Base_SetConfig+0x62>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007570:	d007      	beq.n	8007582 <TIM_Base_SetConfig+0x62>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a19      	ldr	r2, [pc, #100]	; (80075dc <TIM_Base_SetConfig+0xbc>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d003      	beq.n	8007582 <TIM_Base_SetConfig+0x62>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a18      	ldr	r2, [pc, #96]	; (80075e0 <TIM_Base_SetConfig+0xc0>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d108      	bne.n	8007594 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	4313      	orrs	r3, r2
 8007592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	689a      	ldr	r2, [r3, #8]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a07      	ldr	r2, [pc, #28]	; (80075d8 <TIM_Base_SetConfig+0xb8>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d103      	bne.n	80075c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	691a      	ldr	r2, [r3, #16]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	615a      	str	r2, [r3, #20]
}
 80075ce:	bf00      	nop
 80075d0:	3714      	adds	r7, #20
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bc80      	pop	{r7}
 80075d6:	4770      	bx	lr
 80075d8:	40012c00 	.word	0x40012c00
 80075dc:	40000400 	.word	0x40000400
 80075e0:	40000800 	.word	0x40000800

080075e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	f023 0201 	bic.w	r2, r3, #1
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	699b      	ldr	r3, [r3, #24]
 800760a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0303 	bic.w	r3, r3, #3
 800761a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	4313      	orrs	r3, r2
 8007624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 0302 	bic.w	r3, r3, #2
 800762c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	4313      	orrs	r3, r2
 8007636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a1c      	ldr	r2, [pc, #112]	; (80076ac <TIM_OC1_SetConfig+0xc8>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d10c      	bne.n	800765a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f023 0308 	bic.w	r3, r3, #8
 8007646:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	4313      	orrs	r3, r2
 8007650:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	f023 0304 	bic.w	r3, r3, #4
 8007658:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a13      	ldr	r2, [pc, #76]	; (80076ac <TIM_OC1_SetConfig+0xc8>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d111      	bne.n	8007686 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	695b      	ldr	r3, [r3, #20]
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	699b      	ldr	r3, [r3, #24]
 8007680:	693a      	ldr	r2, [r7, #16]
 8007682:	4313      	orrs	r3, r2
 8007684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	693a      	ldr	r2, [r7, #16]
 800768a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	697a      	ldr	r2, [r7, #20]
 800769e:	621a      	str	r2, [r3, #32]
}
 80076a0:	bf00      	nop
 80076a2:	371c      	adds	r7, #28
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bc80      	pop	{r7}
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	40012c00 	.word	0x40012c00

080076b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a1b      	ldr	r3, [r3, #32]
 80076be:	f023 0210 	bic.w	r2, r3, #16
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	021b      	lsls	r3, r3, #8
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	f023 0320 	bic.w	r3, r3, #32
 80076fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	011b      	lsls	r3, r3, #4
 8007702:	697a      	ldr	r2, [r7, #20]
 8007704:	4313      	orrs	r3, r2
 8007706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a1d      	ldr	r2, [pc, #116]	; (8007780 <TIM_OC2_SetConfig+0xd0>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d10d      	bne.n	800772c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800772a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a14      	ldr	r2, [pc, #80]	; (8007780 <TIM_OC2_SetConfig+0xd0>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d113      	bne.n	800775c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800773a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	695b      	ldr	r3, [r3, #20]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	009b      	lsls	r3, r3, #2
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	4313      	orrs	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68fa      	ldr	r2, [r7, #12]
 8007766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	621a      	str	r2, [r3, #32]
}
 8007776:	bf00      	nop
 8007778:	371c      	adds	r7, #28
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr
 8007780:	40012c00 	.word	0x40012c00

08007784 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f023 0303 	bic.w	r3, r3, #3
 80077ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	021b      	lsls	r3, r3, #8
 80077d4:	697a      	ldr	r2, [r7, #20]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a1d      	ldr	r2, [pc, #116]	; (8007854 <TIM_OC3_SetConfig+0xd0>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d10d      	bne.n	80077fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a14      	ldr	r2, [pc, #80]	; (8007854 <TIM_OC3_SetConfig+0xd0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d113      	bne.n	800782e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800780c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	4313      	orrs	r3, r2
 8007820:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	699b      	ldr	r3, [r3, #24]
 8007826:	011b      	lsls	r3, r3, #4
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	4313      	orrs	r3, r2
 800782c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	693a      	ldr	r2, [r7, #16]
 8007832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	685a      	ldr	r2, [r3, #4]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	697a      	ldr	r2, [r7, #20]
 8007846:	621a      	str	r2, [r3, #32]
}
 8007848:	bf00      	nop
 800784a:	371c      	adds	r7, #28
 800784c:	46bd      	mov	sp, r7
 800784e:	bc80      	pop	{r7}
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	40012c00 	.word	0x40012c00

08007858 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007858:	b480      	push	{r7}
 800785a:	b087      	sub	sp, #28
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	69db      	ldr	r3, [r3, #28]
 800787e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800788e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	021b      	lsls	r3, r3, #8
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	4313      	orrs	r3, r2
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	031b      	lsls	r3, r3, #12
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a0f      	ldr	r2, [pc, #60]	; (80078f0 <TIM_OC4_SetConfig+0x98>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d109      	bne.n	80078cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	695b      	ldr	r3, [r3, #20]
 80078c4:	019b      	lsls	r3, r3, #6
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	621a      	str	r2, [r3, #32]
}
 80078e6:	bf00      	nop
 80078e8:	371c      	adds	r7, #28
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bc80      	pop	{r7}
 80078ee:	4770      	bx	lr
 80078f0:	40012c00 	.word	0x40012c00

080078f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f003 031f 	and.w	r3, r3, #31
 8007906:	2201      	movs	r2, #1
 8007908:	fa02 f303 	lsl.w	r3, r2, r3
 800790c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	6a1a      	ldr	r2, [r3, #32]
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	43db      	mvns	r3, r3
 8007916:	401a      	ands	r2, r3
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6a1a      	ldr	r2, [r3, #32]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f003 031f 	and.w	r3, r3, #31
 8007926:	6879      	ldr	r1, [r7, #4]
 8007928:	fa01 f303 	lsl.w	r3, r1, r3
 800792c:	431a      	orrs	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	621a      	str	r2, [r3, #32]
}
 8007932:	bf00      	nop
 8007934:	371c      	adds	r7, #28
 8007936:	46bd      	mov	sp, r7
 8007938:	bc80      	pop	{r7}
 800793a:	4770      	bx	lr

0800793c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2204      	movs	r2, #4
 800794c:	6839      	ldr	r1, [r7, #0]
 800794e:	4618      	mov	r0, r3
 8007950:	f000 f81e 	bl	8007990 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007962:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f003 0307 	and.w	r3, r3, #7
 800796e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b06      	cmp	r3, #6
 8007974:	d007      	beq.n	8007986 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f042 0201 	orr.w	r2, r2, #1
 8007984:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	f003 031f 	and.w	r3, r3, #31
 80079a2:	2204      	movs	r2, #4
 80079a4:	fa02 f303 	lsl.w	r3, r2, r3
 80079a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6a1a      	ldr	r2, [r3, #32]
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	43db      	mvns	r3, r3
 80079b2:	401a      	ands	r2, r3
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	6a1a      	ldr	r2, [r3, #32]
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f003 031f 	and.w	r3, r3, #31
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	fa01 f303 	lsl.w	r3, r1, r3
 80079c8:	431a      	orrs	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	621a      	str	r2, [r3, #32]
}
 80079ce:	bf00      	nop
 80079d0:	371c      	adds	r7, #28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e03f      	b.n	8007a6a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d106      	bne.n	8007a04 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7fc f9a4 	bl	8003d4c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2224      	movs	r2, #36	; 0x24
 8007a08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a1a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 fae3 	bl	8007fe8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	691a      	ldr	r2, [r3, #16]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	695a      	ldr	r2, [r3, #20]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a40:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68da      	ldr	r2, [r3, #12]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a50:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2220      	movs	r2, #32
 8007a64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3708      	adds	r7, #8
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a72:	b480      	push	{r7}
 8007a74:	b085      	sub	sp, #20
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	60f8      	str	r0, [r7, #12]
 8007a7a:	60b9      	str	r1, [r7, #8]
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b20      	cmp	r3, #32
 8007a8a:	d130      	bne.n	8007aee <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d002      	beq.n	8007a98 <HAL_UART_Transmit_IT+0x26>
 8007a92:	88fb      	ldrh	r3, [r7, #6]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d101      	bne.n	8007a9c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e029      	b.n	8007af0 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d101      	bne.n	8007aaa <HAL_UART_Transmit_IT+0x38>
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	e022      	b.n	8007af0 <HAL_UART_Transmit_IT+0x7e>
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	88fa      	ldrh	r2, [r7, #6]
 8007abc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	88fa      	ldrh	r2, [r7, #6]
 8007ac2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2221      	movs	r2, #33	; 0x21
 8007ace:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68da      	ldr	r2, [r3, #12]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007ae8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	e000      	b.n	8007af0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007aee:	2302      	movs	r3, #2
  }
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bc80      	pop	{r7}
 8007af8:	4770      	bx	lr

08007afa <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b085      	sub	sp, #20
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	4613      	mov	r3, r2
 8007b06:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b20      	cmp	r3, #32
 8007b12:	d140      	bne.n	8007b96 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d002      	beq.n	8007b20 <HAL_UART_Receive_IT+0x26>
 8007b1a:	88fb      	ldrh	r3, [r7, #6]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d101      	bne.n	8007b24 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	e039      	b.n	8007b98 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_UART_Receive_IT+0x38>
 8007b2e:	2302      	movs	r3, #2
 8007b30:	e032      	b.n	8007b98 <HAL_UART_Receive_IT+0x9e>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	88fa      	ldrh	r2, [r7, #6]
 8007b44:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	88fa      	ldrh	r2, [r7, #6]
 8007b4a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2222      	movs	r2, #34	; 0x22
 8007b56:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68da      	ldr	r2, [r3, #12]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b70:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695a      	ldr	r2, [r3, #20]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f042 0201 	orr.w	r2, r2, #1
 8007b80:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f042 0220 	orr.w	r2, r2, #32
 8007b90:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007b92:	2300      	movs	r3, #0
 8007b94:	e000      	b.n	8007b98 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007b96:	2302      	movs	r3, #2
  }
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bc80      	pop	{r7}
 8007ba0:	4770      	bx	lr
	...

08007ba4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b088      	sub	sp, #32
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68db      	ldr	r3, [r3, #12]
 8007bba:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	f003 030f 	and.w	r3, r3, #15
 8007bd2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d10d      	bne.n	8007bf6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	f003 0320 	and.w	r3, r3, #32
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d008      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x52>
 8007be4:	69bb      	ldr	r3, [r7, #24]
 8007be6:	f003 0320 	and.w	r3, r3, #32
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 f979 	bl	8007ee6 <UART_Receive_IT>
      return;
 8007bf4:	e0cb      	b.n	8007d8e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f000 80ab 	beq.w	8007d54 <HAL_UART_IRQHandler+0x1b0>
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f003 0301 	and.w	r3, r3, #1
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d105      	bne.n	8007c14 <HAL_UART_IRQHandler+0x70>
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 80a0 	beq.w	8007d54 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	f003 0301 	and.w	r3, r3, #1
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00a      	beq.n	8007c34 <HAL_UART_IRQHandler+0x90>
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c2c:	f043 0201 	orr.w	r2, r3, #1
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	f003 0304 	and.w	r3, r3, #4
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00a      	beq.n	8007c54 <HAL_UART_IRQHandler+0xb0>
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f003 0301 	and.w	r3, r3, #1
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c4c:	f043 0202 	orr.w	r2, r3, #2
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	f003 0302 	and.w	r3, r3, #2
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <HAL_UART_IRQHandler+0xd0>
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d005      	beq.n	8007c74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c6c:	f043 0204 	orr.w	r2, r3, #4
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	f003 0308 	and.w	r3, r3, #8
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <HAL_UART_IRQHandler+0xf0>
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d005      	beq.n	8007c94 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c8c:	f043 0208 	orr.w	r2, r3, #8
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d077      	beq.n	8007d8c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	f003 0320 	and.w	r3, r3, #32
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d007      	beq.n	8007cb6 <HAL_UART_IRQHandler+0x112>
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	f003 0320 	and.w	r3, r3, #32
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d002      	beq.n	8007cb6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f918 	bl	8007ee6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	bf14      	ite	ne
 8007cc4:	2301      	movne	r3, #1
 8007cc6:	2300      	moveq	r3, #0
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd0:	f003 0308 	and.w	r3, r3, #8
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d102      	bne.n	8007cde <HAL_UART_IRQHandler+0x13a>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d031      	beq.n	8007d42 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 f863 	bl	8007daa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d023      	beq.n	8007d3a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	695a      	ldr	r2, [r3, #20]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d00:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d013      	beq.n	8007d32 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0e:	4a21      	ldr	r2, [pc, #132]	; (8007d94 <HAL_UART_IRQHandler+0x1f0>)
 8007d10:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fd fd6c 	bl	80057f4 <HAL_DMA_Abort_IT>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d30:	e00e      	b.n	8007d50 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f7fc f8ac 	bl	8003e90 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d38:	e00a      	b.n	8007d50 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7fc f8a8 	bl	8003e90 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d40:	e006      	b.n	8007d50 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f7fc f8a4 	bl	8003e90 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007d4e:	e01d      	b.n	8007d8c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d50:	bf00      	nop
    return;
 8007d52:	e01b      	b.n	8007d8c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d008      	beq.n	8007d70 <HAL_UART_IRQHandler+0x1cc>
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d003      	beq.n	8007d70 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 f84f 	bl	8007e0c <UART_Transmit_IT>
    return;
 8007d6e:	e00e      	b.n	8007d8e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d009      	beq.n	8007d8e <HAL_UART_IRQHandler+0x1ea>
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d004      	beq.n	8007d8e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f896 	bl	8007eb6 <UART_EndTransmit_IT>
    return;
 8007d8a:	e000      	b.n	8007d8e <HAL_UART_IRQHandler+0x1ea>
    return;
 8007d8c:	bf00      	nop
  }
}
 8007d8e:	3720      	adds	r7, #32
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	08007de5 	.word	0x08007de5

08007d98 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bc80      	pop	{r7}
 8007da8:	4770      	bx	lr

08007daa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007daa:	b480      	push	{r7}
 8007dac:	b083      	sub	sp, #12
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68da      	ldr	r2, [r3, #12]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007dc0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	695a      	ldr	r2, [r3, #20]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f022 0201 	bic.w	r2, r2, #1
 8007dd0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007dda:	bf00      	nop
 8007ddc:	370c      	adds	r7, #12
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bc80      	pop	{r7}
 8007de2:	4770      	bx	lr

08007de4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f7fc f846 	bl	8003e90 <HAL_UART_ErrorCallback>
}
 8007e04:	bf00      	nop
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	2b21      	cmp	r3, #33	; 0x21
 8007e1e:	d144      	bne.n	8007eaa <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e28:	d11a      	bne.n	8007e60 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a1b      	ldr	r3, [r3, #32]
 8007e2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	881b      	ldrh	r3, [r3, #0]
 8007e34:	461a      	mov	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e3e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d105      	bne.n	8007e54 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a1b      	ldr	r3, [r3, #32]
 8007e4c:	1c9a      	adds	r2, r3, #2
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	621a      	str	r2, [r3, #32]
 8007e52:	e00e      	b.n	8007e72 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	621a      	str	r2, [r3, #32]
 8007e5e:	e008      	b.n	8007e72 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6a1b      	ldr	r3, [r3, #32]
 8007e64:	1c59      	adds	r1, r3, #1
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	6211      	str	r1, [r2, #32]
 8007e6a:	781a      	ldrb	r2, [r3, #0]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d10f      	bne.n	8007ea6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68da      	ldr	r2, [r3, #12]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e94:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	68da      	ldr	r2, [r3, #12]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ea4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	e000      	b.n	8007eac <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007eaa:	2302      	movs	r3, #2
  }
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3714      	adds	r7, #20
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr

08007eb6 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68da      	ldr	r2, [r3, #12]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ecc:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2220      	movs	r2, #32
 8007ed2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f7ff ff5e 	bl	8007d98 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3708      	adds	r7, #8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b084      	sub	sp, #16
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	2b22      	cmp	r3, #34	; 0x22
 8007ef8:	d171      	bne.n	8007fde <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f02:	d123      	bne.n	8007f4c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f08:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10e      	bne.n	8007f30 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f28:	1c9a      	adds	r2, r3, #2
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	629a      	str	r2, [r3, #40]	; 0x28
 8007f2e:	e029      	b.n	8007f84 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	b29a      	uxth	r2, r3
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	629a      	str	r2, [r3, #40]	; 0x28
 8007f4a:	e01b      	b.n	8007f84 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d10a      	bne.n	8007f6a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	6858      	ldr	r0, [r3, #4]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f5e:	1c59      	adds	r1, r3, #1
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	6291      	str	r1, [r2, #40]	; 0x28
 8007f64:	b2c2      	uxtb	r2, r0
 8007f66:	701a      	strb	r2, [r3, #0]
 8007f68:	e00c      	b.n	8007f84 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	b2da      	uxtb	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f76:	1c58      	adds	r0, r3, #1
 8007f78:	6879      	ldr	r1, [r7, #4]
 8007f7a:	6288      	str	r0, [r1, #40]	; 0x28
 8007f7c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007f80:	b2d2      	uxtb	r2, r2
 8007f82:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	4619      	mov	r1, r3
 8007f92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d120      	bne.n	8007fda <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68da      	ldr	r2, [r3, #12]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f022 0220 	bic.w	r2, r2, #32
 8007fa6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68da      	ldr	r2, [r3, #12]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007fb6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	695a      	ldr	r2, [r3, #20]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f022 0201 	bic.w	r2, r2, #1
 8007fc6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2220      	movs	r2, #32
 8007fcc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f7fb fe69 	bl	8003ca8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	e002      	b.n	8007fe0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	e000      	b.n	8007fe0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007fde:	2302      	movs	r3, #2
  }
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fe8:	b5b0      	push	{r4, r5, r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	68da      	ldr	r2, [r3, #12]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	430a      	orrs	r2, r1
 8008008:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	689a      	ldr	r2, [r3, #8]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	431a      	orrs	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	4313      	orrs	r3, r2
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	4313      	orrs	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800802a:	f023 030c 	bic.w	r3, r3, #12
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	6812      	ldr	r2, [r2, #0]
 8008032:	68f9      	ldr	r1, [r7, #12]
 8008034:	430b      	orrs	r3, r1
 8008036:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	695b      	ldr	r3, [r3, #20]
 800803e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699a      	ldr	r2, [r3, #24]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	430a      	orrs	r2, r1
 800804c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a6f      	ldr	r2, [pc, #444]	; (8008210 <UART_SetConfig+0x228>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d16b      	bne.n	8008130 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008058:	f7fe fae4 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 800805c:	4602      	mov	r2, r0
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	009a      	lsls	r2, r3, #2
 8008066:	441a      	add	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008072:	4a68      	ldr	r2, [pc, #416]	; (8008214 <UART_SetConfig+0x22c>)
 8008074:	fba2 2303 	umull	r2, r3, r2, r3
 8008078:	095b      	lsrs	r3, r3, #5
 800807a:	011c      	lsls	r4, r3, #4
 800807c:	f7fe fad2 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8008080:	4602      	mov	r2, r0
 8008082:	4613      	mov	r3, r2
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	009a      	lsls	r2, r3, #2
 800808a:	441a      	add	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	fbb2 f5f3 	udiv	r5, r2, r3
 8008096:	f7fe fac5 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 800809a:	4602      	mov	r2, r0
 800809c:	4613      	mov	r3, r2
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	4413      	add	r3, r2
 80080a2:	009a      	lsls	r2, r3, #2
 80080a4:	441a      	add	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80080b0:	4a58      	ldr	r2, [pc, #352]	; (8008214 <UART_SetConfig+0x22c>)
 80080b2:	fba2 2303 	umull	r2, r3, r2, r3
 80080b6:	095b      	lsrs	r3, r3, #5
 80080b8:	2264      	movs	r2, #100	; 0x64
 80080ba:	fb02 f303 	mul.w	r3, r2, r3
 80080be:	1aeb      	subs	r3, r5, r3
 80080c0:	011b      	lsls	r3, r3, #4
 80080c2:	3332      	adds	r3, #50	; 0x32
 80080c4:	4a53      	ldr	r2, [pc, #332]	; (8008214 <UART_SetConfig+0x22c>)
 80080c6:	fba2 2303 	umull	r2, r3, r2, r3
 80080ca:	095b      	lsrs	r3, r3, #5
 80080cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080d0:	441c      	add	r4, r3
 80080d2:	f7fe faa7 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 80080d6:	4602      	mov	r2, r0
 80080d8:	4613      	mov	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4413      	add	r3, r2
 80080de:	009a      	lsls	r2, r3, #2
 80080e0:	441a      	add	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80080ec:	f7fe fa9a 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 80080f0:	4602      	mov	r2, r0
 80080f2:	4613      	mov	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	4413      	add	r3, r2
 80080f8:	009a      	lsls	r2, r3, #2
 80080fa:	441a      	add	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	fbb2 f3f3 	udiv	r3, r2, r3
 8008106:	4a43      	ldr	r2, [pc, #268]	; (8008214 <UART_SetConfig+0x22c>)
 8008108:	fba2 2303 	umull	r2, r3, r2, r3
 800810c:	095b      	lsrs	r3, r3, #5
 800810e:	2264      	movs	r2, #100	; 0x64
 8008110:	fb02 f303 	mul.w	r3, r2, r3
 8008114:	1aeb      	subs	r3, r5, r3
 8008116:	011b      	lsls	r3, r3, #4
 8008118:	3332      	adds	r3, #50	; 0x32
 800811a:	4a3e      	ldr	r2, [pc, #248]	; (8008214 <UART_SetConfig+0x22c>)
 800811c:	fba2 2303 	umull	r2, r3, r2, r3
 8008120:	095b      	lsrs	r3, r3, #5
 8008122:	f003 020f 	and.w	r2, r3, #15
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4422      	add	r2, r4
 800812c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800812e:	e06a      	b.n	8008206 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008130:	f7fe fa64 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008134:	4602      	mov	r2, r0
 8008136:	4613      	mov	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4413      	add	r3, r2
 800813c:	009a      	lsls	r2, r3, #2
 800813e:	441a      	add	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	fbb2 f3f3 	udiv	r3, r2, r3
 800814a:	4a32      	ldr	r2, [pc, #200]	; (8008214 <UART_SetConfig+0x22c>)
 800814c:	fba2 2303 	umull	r2, r3, r2, r3
 8008150:	095b      	lsrs	r3, r3, #5
 8008152:	011c      	lsls	r4, r3, #4
 8008154:	f7fe fa52 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008158:	4602      	mov	r2, r0
 800815a:	4613      	mov	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	009a      	lsls	r2, r3, #2
 8008162:	441a      	add	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	fbb2 f5f3 	udiv	r5, r2, r3
 800816e:	f7fe fa45 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008172:	4602      	mov	r2, r0
 8008174:	4613      	mov	r3, r2
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	4413      	add	r3, r2
 800817a:	009a      	lsls	r2, r3, #2
 800817c:	441a      	add	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	fbb2 f3f3 	udiv	r3, r2, r3
 8008188:	4a22      	ldr	r2, [pc, #136]	; (8008214 <UART_SetConfig+0x22c>)
 800818a:	fba2 2303 	umull	r2, r3, r2, r3
 800818e:	095b      	lsrs	r3, r3, #5
 8008190:	2264      	movs	r2, #100	; 0x64
 8008192:	fb02 f303 	mul.w	r3, r2, r3
 8008196:	1aeb      	subs	r3, r5, r3
 8008198:	011b      	lsls	r3, r3, #4
 800819a:	3332      	adds	r3, #50	; 0x32
 800819c:	4a1d      	ldr	r2, [pc, #116]	; (8008214 <UART_SetConfig+0x22c>)
 800819e:	fba2 2303 	umull	r2, r3, r2, r3
 80081a2:	095b      	lsrs	r3, r3, #5
 80081a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80081a8:	441c      	add	r4, r3
 80081aa:	f7fe fa27 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 80081ae:	4602      	mov	r2, r0
 80081b0:	4613      	mov	r3, r2
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	4413      	add	r3, r2
 80081b6:	009a      	lsls	r2, r3, #2
 80081b8:	441a      	add	r2, r3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	fbb2 f5f3 	udiv	r5, r2, r3
 80081c4:	f7fe fa1a 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 80081c8:	4602      	mov	r2, r0
 80081ca:	4613      	mov	r3, r2
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	009a      	lsls	r2, r3, #2
 80081d2:	441a      	add	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	fbb2 f3f3 	udiv	r3, r2, r3
 80081de:	4a0d      	ldr	r2, [pc, #52]	; (8008214 <UART_SetConfig+0x22c>)
 80081e0:	fba2 2303 	umull	r2, r3, r2, r3
 80081e4:	095b      	lsrs	r3, r3, #5
 80081e6:	2264      	movs	r2, #100	; 0x64
 80081e8:	fb02 f303 	mul.w	r3, r2, r3
 80081ec:	1aeb      	subs	r3, r5, r3
 80081ee:	011b      	lsls	r3, r3, #4
 80081f0:	3332      	adds	r3, #50	; 0x32
 80081f2:	4a08      	ldr	r2, [pc, #32]	; (8008214 <UART_SetConfig+0x22c>)
 80081f4:	fba2 2303 	umull	r2, r3, r2, r3
 80081f8:	095b      	lsrs	r3, r3, #5
 80081fa:	f003 020f 	and.w	r2, r3, #15
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4422      	add	r2, r4
 8008204:	609a      	str	r2, [r3, #8]
}
 8008206:	bf00      	nop
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bdb0      	pop	{r4, r5, r7, pc}
 800820e:	bf00      	nop
 8008210:	40013800 	.word	0x40013800
 8008214:	51eb851f 	.word	0x51eb851f

08008218 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008218:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800821a:	e003      	b.n	8008224 <LoopCopyDataInit>

0800821c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800821c:	4b12      	ldr	r3, [pc, #72]	; (8008268 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800821e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008220:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008222:	3104      	adds	r1, #4

08008224 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008224:	4811      	ldr	r0, [pc, #68]	; (800826c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8008226:	4b12      	ldr	r3, [pc, #72]	; (8008270 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8008228:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800822a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800822c:	d3f6      	bcc.n	800821c <CopyDataInit>
  ldr r2, =_sbss
 800822e:	4a11      	ldr	r2, [pc, #68]	; (8008274 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008230:	e002      	b.n	8008238 <LoopFillZerobss>

08008232 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008232:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008234:	f842 3b04 	str.w	r3, [r2], #4

08008238 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008238:	4b0f      	ldr	r3, [pc, #60]	; (8008278 <LoopPaintStack+0x30>)
  cmp r2, r3
 800823a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800823c:	d3f9      	bcc.n	8008232 <FillZerobss>

  ldr r3, =0x55555555
 800823e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008242:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8008246:	4a0c      	ldr	r2, [pc, #48]	; (8008278 <LoopPaintStack+0x30>)

08008248 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8008248:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800824c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800824e:	d1fb      	bne.n	8008248 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008250:	f7fb ffba 	bl	80041c8 <SystemInit>
    bl  SystemCoreClockUpdate
 8008254:	f7fb ffec 	bl	8004230 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8008258:	f7fa fb5a 	bl	8002910 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800825c:	f000 f816 	bl	800828c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008260:	f7f9 fa38 	bl	80016d4 <main>
  b Infinite_Loop
 8008264:	f000 b80a 	b.w	800827c <Default_Handler>
  ldr r3, =_sidata
 8008268:	0800ffbc 	.word	0x0800ffbc
  ldr r0, =_sdata
 800826c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008270:	200009fc 	.word	0x200009fc
  ldr r2, =_sbss
 8008274:	200009fc 	.word	0x200009fc
  ldr r3, = _ebss
 8008278:	200010e4 	.word	0x200010e4

0800827c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800827c:	e7fe      	b.n	800827c <Default_Handler>
	...

08008280 <__errno>:
 8008280:	4b01      	ldr	r3, [pc, #4]	; (8008288 <__errno+0x8>)
 8008282:	6818      	ldr	r0, [r3, #0]
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	2000004c 	.word	0x2000004c

0800828c <__libc_init_array>:
 800828c:	b570      	push	{r4, r5, r6, lr}
 800828e:	2600      	movs	r6, #0
 8008290:	4d0c      	ldr	r5, [pc, #48]	; (80082c4 <__libc_init_array+0x38>)
 8008292:	4c0d      	ldr	r4, [pc, #52]	; (80082c8 <__libc_init_array+0x3c>)
 8008294:	1b64      	subs	r4, r4, r5
 8008296:	10a4      	asrs	r4, r4, #2
 8008298:	42a6      	cmp	r6, r4
 800829a:	d109      	bne.n	80082b0 <__libc_init_array+0x24>
 800829c:	f007 f902 	bl	800f4a4 <_init>
 80082a0:	2600      	movs	r6, #0
 80082a2:	4d0a      	ldr	r5, [pc, #40]	; (80082cc <__libc_init_array+0x40>)
 80082a4:	4c0a      	ldr	r4, [pc, #40]	; (80082d0 <__libc_init_array+0x44>)
 80082a6:	1b64      	subs	r4, r4, r5
 80082a8:	10a4      	asrs	r4, r4, #2
 80082aa:	42a6      	cmp	r6, r4
 80082ac:	d105      	bne.n	80082ba <__libc_init_array+0x2e>
 80082ae:	bd70      	pop	{r4, r5, r6, pc}
 80082b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80082b4:	4798      	blx	r3
 80082b6:	3601      	adds	r6, #1
 80082b8:	e7ee      	b.n	8008298 <__libc_init_array+0xc>
 80082ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80082be:	4798      	blx	r3
 80082c0:	3601      	adds	r6, #1
 80082c2:	e7f2      	b.n	80082aa <__libc_init_array+0x1e>
 80082c4:	0800ffb0 	.word	0x0800ffb0
 80082c8:	0800ffb0 	.word	0x0800ffb0
 80082cc:	0800ffb0 	.word	0x0800ffb0
 80082d0:	0800ffb8 	.word	0x0800ffb8

080082d4 <malloc>:
 80082d4:	4b02      	ldr	r3, [pc, #8]	; (80082e0 <malloc+0xc>)
 80082d6:	4601      	mov	r1, r0
 80082d8:	6818      	ldr	r0, [r3, #0]
 80082da:	f000 b803 	b.w	80082e4 <_malloc_r>
 80082de:	bf00      	nop
 80082e0:	2000004c 	.word	0x2000004c

080082e4 <_malloc_r>:
 80082e4:	f101 030b 	add.w	r3, r1, #11
 80082e8:	2b16      	cmp	r3, #22
 80082ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ee:	4605      	mov	r5, r0
 80082f0:	d906      	bls.n	8008300 <_malloc_r+0x1c>
 80082f2:	f033 0707 	bics.w	r7, r3, #7
 80082f6:	d504      	bpl.n	8008302 <_malloc_r+0x1e>
 80082f8:	230c      	movs	r3, #12
 80082fa:	602b      	str	r3, [r5, #0]
 80082fc:	2400      	movs	r4, #0
 80082fe:	e1ae      	b.n	800865e <_malloc_r+0x37a>
 8008300:	2710      	movs	r7, #16
 8008302:	42b9      	cmp	r1, r7
 8008304:	d8f8      	bhi.n	80082f8 <_malloc_r+0x14>
 8008306:	4628      	mov	r0, r5
 8008308:	f000 fa36 	bl	8008778 <__malloc_lock>
 800830c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008310:	4ec3      	ldr	r6, [pc, #780]	; (8008620 <_malloc_r+0x33c>)
 8008312:	d238      	bcs.n	8008386 <_malloc_r+0xa2>
 8008314:	f107 0208 	add.w	r2, r7, #8
 8008318:	4432      	add	r2, r6
 800831a:	6854      	ldr	r4, [r2, #4]
 800831c:	f1a2 0108 	sub.w	r1, r2, #8
 8008320:	428c      	cmp	r4, r1
 8008322:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008326:	d102      	bne.n	800832e <_malloc_r+0x4a>
 8008328:	68d4      	ldr	r4, [r2, #12]
 800832a:	42a2      	cmp	r2, r4
 800832c:	d010      	beq.n	8008350 <_malloc_r+0x6c>
 800832e:	6863      	ldr	r3, [r4, #4]
 8008330:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008334:	f023 0303 	bic.w	r3, r3, #3
 8008338:	60ca      	str	r2, [r1, #12]
 800833a:	4423      	add	r3, r4
 800833c:	6091      	str	r1, [r2, #8]
 800833e:	685a      	ldr	r2, [r3, #4]
 8008340:	f042 0201 	orr.w	r2, r2, #1
 8008344:	605a      	str	r2, [r3, #4]
 8008346:	4628      	mov	r0, r5
 8008348:	f000 fa1c 	bl	8008784 <__malloc_unlock>
 800834c:	3408      	adds	r4, #8
 800834e:	e186      	b.n	800865e <_malloc_r+0x37a>
 8008350:	3302      	adds	r3, #2
 8008352:	4ab4      	ldr	r2, [pc, #720]	; (8008624 <_malloc_r+0x340>)
 8008354:	6934      	ldr	r4, [r6, #16]
 8008356:	4611      	mov	r1, r2
 8008358:	4294      	cmp	r4, r2
 800835a:	d077      	beq.n	800844c <_malloc_r+0x168>
 800835c:	6860      	ldr	r0, [r4, #4]
 800835e:	f020 0c03 	bic.w	ip, r0, #3
 8008362:	ebac 0007 	sub.w	r0, ip, r7
 8008366:	280f      	cmp	r0, #15
 8008368:	dd48      	ble.n	80083fc <_malloc_r+0x118>
 800836a:	19e1      	adds	r1, r4, r7
 800836c:	f040 0301 	orr.w	r3, r0, #1
 8008370:	f047 0701 	orr.w	r7, r7, #1
 8008374:	6067      	str	r7, [r4, #4]
 8008376:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800837a:	e9c1 2202 	strd	r2, r2, [r1, #8]
 800837e:	604b      	str	r3, [r1, #4]
 8008380:	f844 000c 	str.w	r0, [r4, ip]
 8008384:	e7df      	b.n	8008346 <_malloc_r+0x62>
 8008386:	0a7b      	lsrs	r3, r7, #9
 8008388:	d02a      	beq.n	80083e0 <_malloc_r+0xfc>
 800838a:	2b04      	cmp	r3, #4
 800838c:	d812      	bhi.n	80083b4 <_malloc_r+0xd0>
 800838e:	09bb      	lsrs	r3, r7, #6
 8008390:	3338      	adds	r3, #56	; 0x38
 8008392:	1c5a      	adds	r2, r3, #1
 8008394:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008398:	6854      	ldr	r4, [r2, #4]
 800839a:	f1a2 0c08 	sub.w	ip, r2, #8
 800839e:	4564      	cmp	r4, ip
 80083a0:	d006      	beq.n	80083b0 <_malloc_r+0xcc>
 80083a2:	6862      	ldr	r2, [r4, #4]
 80083a4:	f022 0203 	bic.w	r2, r2, #3
 80083a8:	1bd0      	subs	r0, r2, r7
 80083aa:	280f      	cmp	r0, #15
 80083ac:	dd1c      	ble.n	80083e8 <_malloc_r+0x104>
 80083ae:	3b01      	subs	r3, #1
 80083b0:	3301      	adds	r3, #1
 80083b2:	e7ce      	b.n	8008352 <_malloc_r+0x6e>
 80083b4:	2b14      	cmp	r3, #20
 80083b6:	d801      	bhi.n	80083bc <_malloc_r+0xd8>
 80083b8:	335b      	adds	r3, #91	; 0x5b
 80083ba:	e7ea      	b.n	8008392 <_malloc_r+0xae>
 80083bc:	2b54      	cmp	r3, #84	; 0x54
 80083be:	d802      	bhi.n	80083c6 <_malloc_r+0xe2>
 80083c0:	0b3b      	lsrs	r3, r7, #12
 80083c2:	336e      	adds	r3, #110	; 0x6e
 80083c4:	e7e5      	b.n	8008392 <_malloc_r+0xae>
 80083c6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80083ca:	d802      	bhi.n	80083d2 <_malloc_r+0xee>
 80083cc:	0bfb      	lsrs	r3, r7, #15
 80083ce:	3377      	adds	r3, #119	; 0x77
 80083d0:	e7df      	b.n	8008392 <_malloc_r+0xae>
 80083d2:	f240 5254 	movw	r2, #1364	; 0x554
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d804      	bhi.n	80083e4 <_malloc_r+0x100>
 80083da:	0cbb      	lsrs	r3, r7, #18
 80083dc:	337c      	adds	r3, #124	; 0x7c
 80083de:	e7d8      	b.n	8008392 <_malloc_r+0xae>
 80083e0:	233f      	movs	r3, #63	; 0x3f
 80083e2:	e7d6      	b.n	8008392 <_malloc_r+0xae>
 80083e4:	237e      	movs	r3, #126	; 0x7e
 80083e6:	e7d4      	b.n	8008392 <_malloc_r+0xae>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	68e1      	ldr	r1, [r4, #12]
 80083ec:	db04      	blt.n	80083f8 <_malloc_r+0x114>
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	60d9      	str	r1, [r3, #12]
 80083f2:	608b      	str	r3, [r1, #8]
 80083f4:	18a3      	adds	r3, r4, r2
 80083f6:	e7a2      	b.n	800833e <_malloc_r+0x5a>
 80083f8:	460c      	mov	r4, r1
 80083fa:	e7d0      	b.n	800839e <_malloc_r+0xba>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008402:	db07      	blt.n	8008414 <_malloc_r+0x130>
 8008404:	44a4      	add	ip, r4
 8008406:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800840a:	f043 0301 	orr.w	r3, r3, #1
 800840e:	f8cc 3004 	str.w	r3, [ip, #4]
 8008412:	e798      	b.n	8008346 <_malloc_r+0x62>
 8008414:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008418:	6870      	ldr	r0, [r6, #4]
 800841a:	f080 809e 	bcs.w	800855a <_malloc_r+0x276>
 800841e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008422:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008426:	f04f 0c01 	mov.w	ip, #1
 800842a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800842e:	ea4c 0000 	orr.w	r0, ip, r0
 8008432:	3201      	adds	r2, #1
 8008434:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008438:	6070      	str	r0, [r6, #4]
 800843a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800843e:	3808      	subs	r0, #8
 8008440:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008444:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008448:	f8cc 400c 	str.w	r4, [ip, #12]
 800844c:	2001      	movs	r0, #1
 800844e:	109a      	asrs	r2, r3, #2
 8008450:	fa00 f202 	lsl.w	r2, r0, r2
 8008454:	6870      	ldr	r0, [r6, #4]
 8008456:	4290      	cmp	r0, r2
 8008458:	d326      	bcc.n	80084a8 <_malloc_r+0x1c4>
 800845a:	4210      	tst	r0, r2
 800845c:	d106      	bne.n	800846c <_malloc_r+0x188>
 800845e:	f023 0303 	bic.w	r3, r3, #3
 8008462:	0052      	lsls	r2, r2, #1
 8008464:	4210      	tst	r0, r2
 8008466:	f103 0304 	add.w	r3, r3, #4
 800846a:	d0fa      	beq.n	8008462 <_malloc_r+0x17e>
 800846c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008470:	46c1      	mov	r9, r8
 8008472:	469e      	mov	lr, r3
 8008474:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008478:	454c      	cmp	r4, r9
 800847a:	f040 80b3 	bne.w	80085e4 <_malloc_r+0x300>
 800847e:	f10e 0e01 	add.w	lr, lr, #1
 8008482:	f01e 0f03 	tst.w	lr, #3
 8008486:	f109 0908 	add.w	r9, r9, #8
 800848a:	d1f3      	bne.n	8008474 <_malloc_r+0x190>
 800848c:	0798      	lsls	r0, r3, #30
 800848e:	f040 80ec 	bne.w	800866a <_malloc_r+0x386>
 8008492:	6873      	ldr	r3, [r6, #4]
 8008494:	ea23 0302 	bic.w	r3, r3, r2
 8008498:	6073      	str	r3, [r6, #4]
 800849a:	6870      	ldr	r0, [r6, #4]
 800849c:	0052      	lsls	r2, r2, #1
 800849e:	4290      	cmp	r0, r2
 80084a0:	d302      	bcc.n	80084a8 <_malloc_r+0x1c4>
 80084a2:	2a00      	cmp	r2, #0
 80084a4:	f040 80ed 	bne.w	8008682 <_malloc_r+0x39e>
 80084a8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80084ac:	f8db 1004 	ldr.w	r1, [fp, #4]
 80084b0:	f021 0903 	bic.w	r9, r1, #3
 80084b4:	45b9      	cmp	r9, r7
 80084b6:	d304      	bcc.n	80084c2 <_malloc_r+0x1de>
 80084b8:	eba9 0207 	sub.w	r2, r9, r7
 80084bc:	2a0f      	cmp	r2, #15
 80084be:	f300 8148 	bgt.w	8008752 <_malloc_r+0x46e>
 80084c2:	4a59      	ldr	r2, [pc, #356]	; (8008628 <_malloc_r+0x344>)
 80084c4:	eb0b 0309 	add.w	r3, fp, r9
 80084c8:	6811      	ldr	r1, [r2, #0]
 80084ca:	2008      	movs	r0, #8
 80084cc:	3110      	adds	r1, #16
 80084ce:	4439      	add	r1, r7
 80084d0:	9301      	str	r3, [sp, #4]
 80084d2:	9100      	str	r1, [sp, #0]
 80084d4:	f001 fc4a 	bl	8009d6c <sysconf>
 80084d8:	e9dd 1300 	ldrd	r1, r3, [sp]
 80084dc:	4680      	mov	r8, r0
 80084de:	4a53      	ldr	r2, [pc, #332]	; (800862c <_malloc_r+0x348>)
 80084e0:	6810      	ldr	r0, [r2, #0]
 80084e2:	3001      	adds	r0, #1
 80084e4:	bf1f      	itttt	ne
 80084e6:	f101 31ff 	addne.w	r1, r1, #4294967295
 80084ea:	4441      	addne	r1, r8
 80084ec:	f1c8 0000 	rsbne	r0, r8, #0
 80084f0:	4001      	andne	r1, r0
 80084f2:	4628      	mov	r0, r5
 80084f4:	e9cd 1300 	strd	r1, r3, [sp]
 80084f8:	f7fa faa6 	bl	8002a48 <_sbrk_r>
 80084fc:	1c42      	adds	r2, r0, #1
 80084fe:	4604      	mov	r4, r0
 8008500:	f000 80fb 	beq.w	80086fa <_malloc_r+0x416>
 8008504:	9b01      	ldr	r3, [sp, #4]
 8008506:	9900      	ldr	r1, [sp, #0]
 8008508:	4283      	cmp	r3, r0
 800850a:	4a48      	ldr	r2, [pc, #288]	; (800862c <_malloc_r+0x348>)
 800850c:	d902      	bls.n	8008514 <_malloc_r+0x230>
 800850e:	45b3      	cmp	fp, r6
 8008510:	f040 80f3 	bne.w	80086fa <_malloc_r+0x416>
 8008514:	f8df a120 	ldr.w	sl, [pc, #288]	; 8008638 <_malloc_r+0x354>
 8008518:	42a3      	cmp	r3, r4
 800851a:	f8da 0000 	ldr.w	r0, [sl]
 800851e:	f108 3cff 	add.w	ip, r8, #4294967295
 8008522:	eb00 0e01 	add.w	lr, r0, r1
 8008526:	f8ca e000 	str.w	lr, [sl]
 800852a:	f040 80ac 	bne.w	8008686 <_malloc_r+0x3a2>
 800852e:	ea13 0f0c 	tst.w	r3, ip
 8008532:	f040 80a8 	bne.w	8008686 <_malloc_r+0x3a2>
 8008536:	68b3      	ldr	r3, [r6, #8]
 8008538:	4449      	add	r1, r9
 800853a:	f041 0101 	orr.w	r1, r1, #1
 800853e:	6059      	str	r1, [r3, #4]
 8008540:	4a3b      	ldr	r2, [pc, #236]	; (8008630 <_malloc_r+0x34c>)
 8008542:	f8da 3000 	ldr.w	r3, [sl]
 8008546:	6811      	ldr	r1, [r2, #0]
 8008548:	428b      	cmp	r3, r1
 800854a:	bf88      	it	hi
 800854c:	6013      	strhi	r3, [r2, #0]
 800854e:	4a39      	ldr	r2, [pc, #228]	; (8008634 <_malloc_r+0x350>)
 8008550:	6811      	ldr	r1, [r2, #0]
 8008552:	428b      	cmp	r3, r1
 8008554:	bf88      	it	hi
 8008556:	6013      	strhi	r3, [r2, #0]
 8008558:	e0cf      	b.n	80086fa <_malloc_r+0x416>
 800855a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800855e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008562:	d218      	bcs.n	8008596 <_malloc_r+0x2b2>
 8008564:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8008568:	3238      	adds	r2, #56	; 0x38
 800856a:	f102 0e01 	add.w	lr, r2, #1
 800856e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8008572:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008576:	45f0      	cmp	r8, lr
 8008578:	d12b      	bne.n	80085d2 <_malloc_r+0x2ee>
 800857a:	f04f 0c01 	mov.w	ip, #1
 800857e:	1092      	asrs	r2, r2, #2
 8008580:	fa0c f202 	lsl.w	r2, ip, r2
 8008584:	4310      	orrs	r0, r2
 8008586:	6070      	str	r0, [r6, #4]
 8008588:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800858c:	f8c8 4008 	str.w	r4, [r8, #8]
 8008590:	f8ce 400c 	str.w	r4, [lr, #12]
 8008594:	e75a      	b.n	800844c <_malloc_r+0x168>
 8008596:	2a14      	cmp	r2, #20
 8008598:	d801      	bhi.n	800859e <_malloc_r+0x2ba>
 800859a:	325b      	adds	r2, #91	; 0x5b
 800859c:	e7e5      	b.n	800856a <_malloc_r+0x286>
 800859e:	2a54      	cmp	r2, #84	; 0x54
 80085a0:	d803      	bhi.n	80085aa <_malloc_r+0x2c6>
 80085a2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80085a6:	326e      	adds	r2, #110	; 0x6e
 80085a8:	e7df      	b.n	800856a <_malloc_r+0x286>
 80085aa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80085ae:	d803      	bhi.n	80085b8 <_malloc_r+0x2d4>
 80085b0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80085b4:	3277      	adds	r2, #119	; 0x77
 80085b6:	e7d8      	b.n	800856a <_malloc_r+0x286>
 80085b8:	f240 5e54 	movw	lr, #1364	; 0x554
 80085bc:	4572      	cmp	r2, lr
 80085be:	bf96      	itet	ls
 80085c0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80085c4:	227e      	movhi	r2, #126	; 0x7e
 80085c6:	327c      	addls	r2, #124	; 0x7c
 80085c8:	e7cf      	b.n	800856a <_malloc_r+0x286>
 80085ca:	f8de e008 	ldr.w	lr, [lr, #8]
 80085ce:	45f0      	cmp	r8, lr
 80085d0:	d005      	beq.n	80085de <_malloc_r+0x2fa>
 80085d2:	f8de 2004 	ldr.w	r2, [lr, #4]
 80085d6:	f022 0203 	bic.w	r2, r2, #3
 80085da:	4562      	cmp	r2, ip
 80085dc:	d8f5      	bhi.n	80085ca <_malloc_r+0x2e6>
 80085de:	f8de 800c 	ldr.w	r8, [lr, #12]
 80085e2:	e7d1      	b.n	8008588 <_malloc_r+0x2a4>
 80085e4:	6860      	ldr	r0, [r4, #4]
 80085e6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80085ea:	f020 0003 	bic.w	r0, r0, #3
 80085ee:	eba0 0a07 	sub.w	sl, r0, r7
 80085f2:	f1ba 0f0f 	cmp.w	sl, #15
 80085f6:	dd21      	ble.n	800863c <_malloc_r+0x358>
 80085f8:	68a3      	ldr	r3, [r4, #8]
 80085fa:	19e2      	adds	r2, r4, r7
 80085fc:	f047 0701 	orr.w	r7, r7, #1
 8008600:	6067      	str	r7, [r4, #4]
 8008602:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008606:	f8cc 3008 	str.w	r3, [ip, #8]
 800860a:	f04a 0301 	orr.w	r3, sl, #1
 800860e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008612:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008616:	6053      	str	r3, [r2, #4]
 8008618:	f844 a000 	str.w	sl, [r4, r0]
 800861c:	e693      	b.n	8008346 <_malloc_r+0x62>
 800861e:	bf00      	nop
 8008620:	20000478 	.word	0x20000478
 8008624:	20000480 	.word	0x20000480
 8008628:	20001018 	.word	0x20001018
 800862c:	20000880 	.word	0x20000880
 8008630:	20001010 	.word	0x20001010
 8008634:	20001014 	.word	0x20001014
 8008638:	20000fe8 	.word	0x20000fe8
 800863c:	f1ba 0f00 	cmp.w	sl, #0
 8008640:	db11      	blt.n	8008666 <_malloc_r+0x382>
 8008642:	4420      	add	r0, r4
 8008644:	6843      	ldr	r3, [r0, #4]
 8008646:	f043 0301 	orr.w	r3, r3, #1
 800864a:	6043      	str	r3, [r0, #4]
 800864c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8008650:	4628      	mov	r0, r5
 8008652:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008656:	f8cc 3008 	str.w	r3, [ip, #8]
 800865a:	f000 f893 	bl	8008784 <__malloc_unlock>
 800865e:	4620      	mov	r0, r4
 8008660:	b003      	add	sp, #12
 8008662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008666:	4664      	mov	r4, ip
 8008668:	e706      	b.n	8008478 <_malloc_r+0x194>
 800866a:	f858 0908 	ldr.w	r0, [r8], #-8
 800866e:	3b01      	subs	r3, #1
 8008670:	4540      	cmp	r0, r8
 8008672:	f43f af0b 	beq.w	800848c <_malloc_r+0x1a8>
 8008676:	e710      	b.n	800849a <_malloc_r+0x1b6>
 8008678:	3304      	adds	r3, #4
 800867a:	0052      	lsls	r2, r2, #1
 800867c:	4210      	tst	r0, r2
 800867e:	d0fb      	beq.n	8008678 <_malloc_r+0x394>
 8008680:	e6f4      	b.n	800846c <_malloc_r+0x188>
 8008682:	4673      	mov	r3, lr
 8008684:	e7fa      	b.n	800867c <_malloc_r+0x398>
 8008686:	6810      	ldr	r0, [r2, #0]
 8008688:	3001      	adds	r0, #1
 800868a:	bf1b      	ittet	ne
 800868c:	1ae3      	subne	r3, r4, r3
 800868e:	4473      	addne	r3, lr
 8008690:	6014      	streq	r4, [r2, #0]
 8008692:	f8ca 3000 	strne.w	r3, [sl]
 8008696:	f014 0307 	ands.w	r3, r4, #7
 800869a:	bf0e      	itee	eq
 800869c:	4618      	moveq	r0, r3
 800869e:	f1c3 0008 	rsbne	r0, r3, #8
 80086a2:	1824      	addne	r4, r4, r0
 80086a4:	1862      	adds	r2, r4, r1
 80086a6:	ea02 010c 	and.w	r1, r2, ip
 80086aa:	4480      	add	r8, r0
 80086ac:	eba8 0801 	sub.w	r8, r8, r1
 80086b0:	ea08 080c 	and.w	r8, r8, ip
 80086b4:	4641      	mov	r1, r8
 80086b6:	4628      	mov	r0, r5
 80086b8:	9301      	str	r3, [sp, #4]
 80086ba:	9200      	str	r2, [sp, #0]
 80086bc:	f7fa f9c4 	bl	8002a48 <_sbrk_r>
 80086c0:	1c43      	adds	r3, r0, #1
 80086c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086c6:	d105      	bne.n	80086d4 <_malloc_r+0x3f0>
 80086c8:	b32b      	cbz	r3, 8008716 <_malloc_r+0x432>
 80086ca:	f04f 0800 	mov.w	r8, #0
 80086ce:	f1a3 0008 	sub.w	r0, r3, #8
 80086d2:	4410      	add	r0, r2
 80086d4:	f8da 2000 	ldr.w	r2, [sl]
 80086d8:	1b00      	subs	r0, r0, r4
 80086da:	4440      	add	r0, r8
 80086dc:	4442      	add	r2, r8
 80086de:	f040 0001 	orr.w	r0, r0, #1
 80086e2:	45b3      	cmp	fp, r6
 80086e4:	60b4      	str	r4, [r6, #8]
 80086e6:	f8ca 2000 	str.w	r2, [sl]
 80086ea:	6060      	str	r0, [r4, #4]
 80086ec:	f43f af28 	beq.w	8008540 <_malloc_r+0x25c>
 80086f0:	f1b9 0f0f 	cmp.w	r9, #15
 80086f4:	d812      	bhi.n	800871c <_malloc_r+0x438>
 80086f6:	2301      	movs	r3, #1
 80086f8:	6063      	str	r3, [r4, #4]
 80086fa:	68b3      	ldr	r3, [r6, #8]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f023 0303 	bic.w	r3, r3, #3
 8008702:	42bb      	cmp	r3, r7
 8008704:	eba3 0207 	sub.w	r2, r3, r7
 8008708:	d301      	bcc.n	800870e <_malloc_r+0x42a>
 800870a:	2a0f      	cmp	r2, #15
 800870c:	dc21      	bgt.n	8008752 <_malloc_r+0x46e>
 800870e:	4628      	mov	r0, r5
 8008710:	f000 f838 	bl	8008784 <__malloc_unlock>
 8008714:	e5f2      	b.n	80082fc <_malloc_r+0x18>
 8008716:	4610      	mov	r0, r2
 8008718:	4698      	mov	r8, r3
 800871a:	e7db      	b.n	80086d4 <_malloc_r+0x3f0>
 800871c:	2205      	movs	r2, #5
 800871e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008722:	f1a9 090c 	sub.w	r9, r9, #12
 8008726:	f029 0907 	bic.w	r9, r9, #7
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	ea43 0309 	orr.w	r3, r3, r9
 8008732:	f8cb 3004 	str.w	r3, [fp, #4]
 8008736:	f1b9 0f0f 	cmp.w	r9, #15
 800873a:	eb0b 0309 	add.w	r3, fp, r9
 800873e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8008742:	f67f aefd 	bls.w	8008540 <_malloc_r+0x25c>
 8008746:	4628      	mov	r0, r5
 8008748:	f10b 0108 	add.w	r1, fp, #8
 800874c:	f003 fdf4 	bl	800c338 <_free_r>
 8008750:	e6f6      	b.n	8008540 <_malloc_r+0x25c>
 8008752:	68b4      	ldr	r4, [r6, #8]
 8008754:	f047 0301 	orr.w	r3, r7, #1
 8008758:	f042 0201 	orr.w	r2, r2, #1
 800875c:	4427      	add	r7, r4
 800875e:	6063      	str	r3, [r4, #4]
 8008760:	60b7      	str	r7, [r6, #8]
 8008762:	607a      	str	r2, [r7, #4]
 8008764:	e5ef      	b.n	8008346 <_malloc_r+0x62>
 8008766:	bf00      	nop

08008768 <memset>:
 8008768:	4603      	mov	r3, r0
 800876a:	4402      	add	r2, r0
 800876c:	4293      	cmp	r3, r2
 800876e:	d100      	bne.n	8008772 <memset+0xa>
 8008770:	4770      	bx	lr
 8008772:	f803 1b01 	strb.w	r1, [r3], #1
 8008776:	e7f9      	b.n	800876c <memset+0x4>

08008778 <__malloc_lock>:
 8008778:	4801      	ldr	r0, [pc, #4]	; (8008780 <__malloc_lock+0x8>)
 800877a:	f004 b80d 	b.w	800c798 <__retarget_lock_acquire_recursive>
 800877e:	bf00      	nop
 8008780:	200010d8 	.word	0x200010d8

08008784 <__malloc_unlock>:
 8008784:	4801      	ldr	r0, [pc, #4]	; (800878c <__malloc_unlock+0x8>)
 8008786:	f004 b808 	b.w	800c79a <__retarget_lock_release_recursive>
 800878a:	bf00      	nop
 800878c:	200010d8 	.word	0x200010d8

08008790 <printf>:
 8008790:	b40f      	push	{r0, r1, r2, r3}
 8008792:	b507      	push	{r0, r1, r2, lr}
 8008794:	4906      	ldr	r1, [pc, #24]	; (80087b0 <printf+0x20>)
 8008796:	ab04      	add	r3, sp, #16
 8008798:	6808      	ldr	r0, [r1, #0]
 800879a:	f853 2b04 	ldr.w	r2, [r3], #4
 800879e:	6881      	ldr	r1, [r0, #8]
 80087a0:	9301      	str	r3, [sp, #4]
 80087a2:	f001 faf1 	bl	8009d88 <_vfprintf_r>
 80087a6:	b003      	add	sp, #12
 80087a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80087ac:	b004      	add	sp, #16
 80087ae:	4770      	bx	lr
 80087b0:	2000004c 	.word	0x2000004c

080087b4 <_puts_r>:
 80087b4:	b530      	push	{r4, r5, lr}
 80087b6:	4605      	mov	r5, r0
 80087b8:	b089      	sub	sp, #36	; 0x24
 80087ba:	4608      	mov	r0, r1
 80087bc:	460c      	mov	r4, r1
 80087be:	f7f7 fcc7 	bl	8000150 <strlen>
 80087c2:	4b1e      	ldr	r3, [pc, #120]	; (800883c <_puts_r+0x88>)
 80087c4:	e9cd 4004 	strd	r4, r0, [sp, #16]
 80087c8:	9306      	str	r3, [sp, #24]
 80087ca:	2301      	movs	r3, #1
 80087cc:	4418      	add	r0, r3
 80087ce:	9307      	str	r3, [sp, #28]
 80087d0:	ab04      	add	r3, sp, #16
 80087d2:	9301      	str	r3, [sp, #4]
 80087d4:	2302      	movs	r3, #2
 80087d6:	9302      	str	r3, [sp, #8]
 80087d8:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80087da:	68ac      	ldr	r4, [r5, #8]
 80087dc:	9003      	str	r0, [sp, #12]
 80087de:	b913      	cbnz	r3, 80087e6 <_puts_r+0x32>
 80087e0:	4628      	mov	r0, r5
 80087e2:	f003 fd19 	bl	800c218 <__sinit>
 80087e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087e8:	07db      	lsls	r3, r3, #31
 80087ea:	d405      	bmi.n	80087f8 <_puts_r+0x44>
 80087ec:	89a3      	ldrh	r3, [r4, #12]
 80087ee:	0598      	lsls	r0, r3, #22
 80087f0:	d402      	bmi.n	80087f8 <_puts_r+0x44>
 80087f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087f4:	f003 ffd0 	bl	800c798 <__retarget_lock_acquire_recursive>
 80087f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087fc:	0499      	lsls	r1, r3, #18
 80087fe:	d406      	bmi.n	800880e <_puts_r+0x5a>
 8008800:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008808:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800880c:	6663      	str	r3, [r4, #100]	; 0x64
 800880e:	4628      	mov	r0, r5
 8008810:	aa01      	add	r2, sp, #4
 8008812:	4621      	mov	r1, r4
 8008814:	f003 fe50 	bl	800c4b8 <__sfvwrite_r>
 8008818:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800881a:	2800      	cmp	r0, #0
 800881c:	bf14      	ite	ne
 800881e:	f04f 35ff 	movne.w	r5, #4294967295
 8008822:	250a      	moveq	r5, #10
 8008824:	07da      	lsls	r2, r3, #31
 8008826:	d405      	bmi.n	8008834 <_puts_r+0x80>
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	059b      	lsls	r3, r3, #22
 800882c:	d402      	bmi.n	8008834 <_puts_r+0x80>
 800882e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008830:	f003 ffb3 	bl	800c79a <__retarget_lock_release_recursive>
 8008834:	4628      	mov	r0, r5
 8008836:	b009      	add	sp, #36	; 0x24
 8008838:	bd30      	pop	{r4, r5, pc}
 800883a:	bf00      	nop
 800883c:	0800fe56 	.word	0x0800fe56

08008840 <puts>:
 8008840:	4b02      	ldr	r3, [pc, #8]	; (800884c <puts+0xc>)
 8008842:	4601      	mov	r1, r0
 8008844:	6818      	ldr	r0, [r3, #0]
 8008846:	f7ff bfb5 	b.w	80087b4 <_puts_r>
 800884a:	bf00      	nop
 800884c:	2000004c 	.word	0x2000004c

08008850 <setvbuf>:
 8008850:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008854:	461d      	mov	r5, r3
 8008856:	4b59      	ldr	r3, [pc, #356]	; (80089bc <setvbuf+0x16c>)
 8008858:	4604      	mov	r4, r0
 800885a:	681f      	ldr	r7, [r3, #0]
 800885c:	460e      	mov	r6, r1
 800885e:	4690      	mov	r8, r2
 8008860:	b127      	cbz	r7, 800886c <setvbuf+0x1c>
 8008862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008864:	b913      	cbnz	r3, 800886c <setvbuf+0x1c>
 8008866:	4638      	mov	r0, r7
 8008868:	f003 fcd6 	bl	800c218 <__sinit>
 800886c:	f1b8 0f02 	cmp.w	r8, #2
 8008870:	d006      	beq.n	8008880 <setvbuf+0x30>
 8008872:	f1b8 0f01 	cmp.w	r8, #1
 8008876:	f200 809b 	bhi.w	80089b0 <setvbuf+0x160>
 800887a:	2d00      	cmp	r5, #0
 800887c:	f2c0 8098 	blt.w	80089b0 <setvbuf+0x160>
 8008880:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008882:	07db      	lsls	r3, r3, #31
 8008884:	d405      	bmi.n	8008892 <setvbuf+0x42>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	0598      	lsls	r0, r3, #22
 800888a:	d402      	bmi.n	8008892 <setvbuf+0x42>
 800888c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800888e:	f003 ff83 	bl	800c798 <__retarget_lock_acquire_recursive>
 8008892:	4621      	mov	r1, r4
 8008894:	4638      	mov	r0, r7
 8008896:	f003 fc53 	bl	800c140 <_fflush_r>
 800889a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800889c:	b141      	cbz	r1, 80088b0 <setvbuf+0x60>
 800889e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80088a2:	4299      	cmp	r1, r3
 80088a4:	d002      	beq.n	80088ac <setvbuf+0x5c>
 80088a6:	4638      	mov	r0, r7
 80088a8:	f003 fd46 	bl	800c338 <_free_r>
 80088ac:	2300      	movs	r3, #0
 80088ae:	6323      	str	r3, [r4, #48]	; 0x30
 80088b0:	2300      	movs	r3, #0
 80088b2:	61a3      	str	r3, [r4, #24]
 80088b4:	6063      	str	r3, [r4, #4]
 80088b6:	89a3      	ldrh	r3, [r4, #12]
 80088b8:	0619      	lsls	r1, r3, #24
 80088ba:	d503      	bpl.n	80088c4 <setvbuf+0x74>
 80088bc:	4638      	mov	r0, r7
 80088be:	6921      	ldr	r1, [r4, #16]
 80088c0:	f003 fd3a 	bl	800c338 <_free_r>
 80088c4:	89a3      	ldrh	r3, [r4, #12]
 80088c6:	f1b8 0f02 	cmp.w	r8, #2
 80088ca:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80088ce:	f023 0303 	bic.w	r3, r3, #3
 80088d2:	81a3      	strh	r3, [r4, #12]
 80088d4:	d068      	beq.n	80089a8 <setvbuf+0x158>
 80088d6:	ab01      	add	r3, sp, #4
 80088d8:	466a      	mov	r2, sp
 80088da:	4621      	mov	r1, r4
 80088dc:	4638      	mov	r0, r7
 80088de:	f003 ff5d 	bl	800c79c <__swhatbuf_r>
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	4318      	orrs	r0, r3
 80088e6:	81a0      	strh	r0, [r4, #12]
 80088e8:	bb35      	cbnz	r5, 8008938 <setvbuf+0xe8>
 80088ea:	9d00      	ldr	r5, [sp, #0]
 80088ec:	4628      	mov	r0, r5
 80088ee:	f7ff fcf1 	bl	80082d4 <malloc>
 80088f2:	4606      	mov	r6, r0
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d152      	bne.n	800899e <setvbuf+0x14e>
 80088f8:	f8dd 9000 	ldr.w	r9, [sp]
 80088fc:	45a9      	cmp	r9, r5
 80088fe:	d147      	bne.n	8008990 <setvbuf+0x140>
 8008900:	f04f 35ff 	mov.w	r5, #4294967295
 8008904:	2200      	movs	r2, #0
 8008906:	60a2      	str	r2, [r4, #8]
 8008908:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800890c:	6022      	str	r2, [r4, #0]
 800890e:	6122      	str	r2, [r4, #16]
 8008910:	2201      	movs	r2, #1
 8008912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008916:	6162      	str	r2, [r4, #20]
 8008918:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800891a:	f043 0302 	orr.w	r3, r3, #2
 800891e:	07d2      	lsls	r2, r2, #31
 8008920:	81a3      	strh	r3, [r4, #12]
 8008922:	d405      	bmi.n	8008930 <setvbuf+0xe0>
 8008924:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008928:	d102      	bne.n	8008930 <setvbuf+0xe0>
 800892a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800892c:	f003 ff35 	bl	800c79a <__retarget_lock_release_recursive>
 8008930:	4628      	mov	r0, r5
 8008932:	b003      	add	sp, #12
 8008934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008938:	2e00      	cmp	r6, #0
 800893a:	d0d7      	beq.n	80088ec <setvbuf+0x9c>
 800893c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800893e:	b913      	cbnz	r3, 8008946 <setvbuf+0xf6>
 8008940:	4638      	mov	r0, r7
 8008942:	f003 fc69 	bl	800c218 <__sinit>
 8008946:	9b00      	ldr	r3, [sp, #0]
 8008948:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800894c:	42ab      	cmp	r3, r5
 800894e:	bf18      	it	ne
 8008950:	89a3      	ldrhne	r3, [r4, #12]
 8008952:	6026      	str	r6, [r4, #0]
 8008954:	bf1c      	itt	ne
 8008956:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800895a:	81a3      	strhne	r3, [r4, #12]
 800895c:	f1b8 0f01 	cmp.w	r8, #1
 8008960:	bf02      	ittt	eq
 8008962:	89a3      	ldrheq	r3, [r4, #12]
 8008964:	f043 0301 	orreq.w	r3, r3, #1
 8008968:	81a3      	strheq	r3, [r4, #12]
 800896a:	89a2      	ldrh	r2, [r4, #12]
 800896c:	f012 0308 	ands.w	r3, r2, #8
 8008970:	d01c      	beq.n	80089ac <setvbuf+0x15c>
 8008972:	07d3      	lsls	r3, r2, #31
 8008974:	bf41      	itttt	mi
 8008976:	2300      	movmi	r3, #0
 8008978:	426d      	negmi	r5, r5
 800897a:	60a3      	strmi	r3, [r4, #8]
 800897c:	61a5      	strmi	r5, [r4, #24]
 800897e:	bf58      	it	pl
 8008980:	60a5      	strpl	r5, [r4, #8]
 8008982:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008984:	f015 0501 	ands.w	r5, r5, #1
 8008988:	d115      	bne.n	80089b6 <setvbuf+0x166>
 800898a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800898e:	e7cb      	b.n	8008928 <setvbuf+0xd8>
 8008990:	4648      	mov	r0, r9
 8008992:	f7ff fc9f 	bl	80082d4 <malloc>
 8008996:	4606      	mov	r6, r0
 8008998:	2800      	cmp	r0, #0
 800899a:	d0b1      	beq.n	8008900 <setvbuf+0xb0>
 800899c:	464d      	mov	r5, r9
 800899e:	89a3      	ldrh	r3, [r4, #12]
 80089a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089a4:	81a3      	strh	r3, [r4, #12]
 80089a6:	e7c9      	b.n	800893c <setvbuf+0xec>
 80089a8:	2500      	movs	r5, #0
 80089aa:	e7ab      	b.n	8008904 <setvbuf+0xb4>
 80089ac:	60a3      	str	r3, [r4, #8]
 80089ae:	e7e8      	b.n	8008982 <setvbuf+0x132>
 80089b0:	f04f 35ff 	mov.w	r5, #4294967295
 80089b4:	e7bc      	b.n	8008930 <setvbuf+0xe0>
 80089b6:	2500      	movs	r5, #0
 80089b8:	e7ba      	b.n	8008930 <setvbuf+0xe0>
 80089ba:	bf00      	nop
 80089bc:	2000004c 	.word	0x2000004c

080089c0 <_svfprintf_r>:
 80089c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c4:	b0d3      	sub	sp, #332	; 0x14c
 80089c6:	468b      	mov	fp, r1
 80089c8:	9207      	str	r2, [sp, #28]
 80089ca:	461e      	mov	r6, r3
 80089cc:	4681      	mov	r9, r0
 80089ce:	f003 fedd 	bl	800c78c <_localeconv_r>
 80089d2:	6803      	ldr	r3, [r0, #0]
 80089d4:	4618      	mov	r0, r3
 80089d6:	9318      	str	r3, [sp, #96]	; 0x60
 80089d8:	f7f7 fbba 	bl	8000150 <strlen>
 80089dc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80089e0:	9012      	str	r0, [sp, #72]	; 0x48
 80089e2:	061a      	lsls	r2, r3, #24
 80089e4:	d518      	bpl.n	8008a18 <_svfprintf_r+0x58>
 80089e6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80089ea:	b9ab      	cbnz	r3, 8008a18 <_svfprintf_r+0x58>
 80089ec:	2140      	movs	r1, #64	; 0x40
 80089ee:	4648      	mov	r0, r9
 80089f0:	f7ff fc78 	bl	80082e4 <_malloc_r>
 80089f4:	f8cb 0000 	str.w	r0, [fp]
 80089f8:	f8cb 0010 	str.w	r0, [fp, #16]
 80089fc:	b948      	cbnz	r0, 8008a12 <_svfprintf_r+0x52>
 80089fe:	230c      	movs	r3, #12
 8008a00:	f8c9 3000 	str.w	r3, [r9]
 8008a04:	f04f 33ff 	mov.w	r3, #4294967295
 8008a08:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a0a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008a0c:	b053      	add	sp, #332	; 0x14c
 8008a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a12:	2340      	movs	r3, #64	; 0x40
 8008a14:	f8cb 3014 	str.w	r3, [fp, #20]
 8008a18:	2500      	movs	r5, #0
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8008a22:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008a26:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8008a2a:	ac29      	add	r4, sp, #164	; 0xa4
 8008a2c:	9426      	str	r4, [sp, #152]	; 0x98
 8008a2e:	9508      	str	r5, [sp, #32]
 8008a30:	950e      	str	r5, [sp, #56]	; 0x38
 8008a32:	9516      	str	r5, [sp, #88]	; 0x58
 8008a34:	9519      	str	r5, [sp, #100]	; 0x64
 8008a36:	9513      	str	r5, [sp, #76]	; 0x4c
 8008a38:	9b07      	ldr	r3, [sp, #28]
 8008a3a:	461d      	mov	r5, r3
 8008a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a40:	b10a      	cbz	r2, 8008a46 <_svfprintf_r+0x86>
 8008a42:	2a25      	cmp	r2, #37	; 0x25
 8008a44:	d1f9      	bne.n	8008a3a <_svfprintf_r+0x7a>
 8008a46:	9b07      	ldr	r3, [sp, #28]
 8008a48:	1aef      	subs	r7, r5, r3
 8008a4a:	d00d      	beq.n	8008a68 <_svfprintf_r+0xa8>
 8008a4c:	e9c4 3700 	strd	r3, r7, [r4]
 8008a50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a52:	443b      	add	r3, r7
 8008a54:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a58:	3301      	adds	r3, #1
 8008a5a:	2b07      	cmp	r3, #7
 8008a5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a5e:	dc78      	bgt.n	8008b52 <_svfprintf_r+0x192>
 8008a60:	3408      	adds	r4, #8
 8008a62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008a64:	443b      	add	r3, r7
 8008a66:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a68:	782b      	ldrb	r3, [r5, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f001 8142 	beq.w	8009cf4 <_svfprintf_r+0x1334>
 8008a70:	2300      	movs	r3, #0
 8008a72:	f04f 38ff 	mov.w	r8, #4294967295
 8008a76:	469a      	mov	sl, r3
 8008a78:	270a      	movs	r7, #10
 8008a7a:	212b      	movs	r1, #43	; 0x2b
 8008a7c:	3501      	adds	r5, #1
 8008a7e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008a82:	9314      	str	r3, [sp, #80]	; 0x50
 8008a84:	462a      	mov	r2, r5
 8008a86:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a8c:	920f      	str	r2, [sp, #60]	; 0x3c
 8008a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a90:	3b20      	subs	r3, #32
 8008a92:	2b5a      	cmp	r3, #90	; 0x5a
 8008a94:	f200 85a0 	bhi.w	80095d8 <_svfprintf_r+0xc18>
 8008a98:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008a9c:	059e007e 	.word	0x059e007e
 8008aa0:	0086059e 	.word	0x0086059e
 8008aa4:	059e059e 	.word	0x059e059e
 8008aa8:	0065059e 	.word	0x0065059e
 8008aac:	059e059e 	.word	0x059e059e
 8008ab0:	00930089 	.word	0x00930089
 8008ab4:	0090059e 	.word	0x0090059e
 8008ab8:	059e0096 	.word	0x059e0096
 8008abc:	00b300b0 	.word	0x00b300b0
 8008ac0:	00b300b3 	.word	0x00b300b3
 8008ac4:	00b300b3 	.word	0x00b300b3
 8008ac8:	00b300b3 	.word	0x00b300b3
 8008acc:	00b300b3 	.word	0x00b300b3
 8008ad0:	059e059e 	.word	0x059e059e
 8008ad4:	059e059e 	.word	0x059e059e
 8008ad8:	059e059e 	.word	0x059e059e
 8008adc:	011d059e 	.word	0x011d059e
 8008ae0:	00e0059e 	.word	0x00e0059e
 8008ae4:	011d00f3 	.word	0x011d00f3
 8008ae8:	011d011d 	.word	0x011d011d
 8008aec:	059e059e 	.word	0x059e059e
 8008af0:	059e059e 	.word	0x059e059e
 8008af4:	059e00c3 	.word	0x059e00c3
 8008af8:	0471059e 	.word	0x0471059e
 8008afc:	059e059e 	.word	0x059e059e
 8008b00:	04b8059e 	.word	0x04b8059e
 8008b04:	04da059e 	.word	0x04da059e
 8008b08:	059e059e 	.word	0x059e059e
 8008b0c:	059e04f9 	.word	0x059e04f9
 8008b10:	059e059e 	.word	0x059e059e
 8008b14:	059e059e 	.word	0x059e059e
 8008b18:	059e059e 	.word	0x059e059e
 8008b1c:	011d059e 	.word	0x011d059e
 8008b20:	00e0059e 	.word	0x00e0059e
 8008b24:	011d00f5 	.word	0x011d00f5
 8008b28:	011d011d 	.word	0x011d011d
 8008b2c:	00f500c6 	.word	0x00f500c6
 8008b30:	059e00da 	.word	0x059e00da
 8008b34:	059e00d3 	.word	0x059e00d3
 8008b38:	0473044e 	.word	0x0473044e
 8008b3c:	00da04a7 	.word	0x00da04a7
 8008b40:	04b8059e 	.word	0x04b8059e
 8008b44:	04dc007c 	.word	0x04dc007c
 8008b48:	059e059e 	.word	0x059e059e
 8008b4c:	059e0516 	.word	0x059e0516
 8008b50:	007c      	.short	0x007c
 8008b52:	4659      	mov	r1, fp
 8008b54:	4648      	mov	r0, r9
 8008b56:	aa26      	add	r2, sp, #152	; 0x98
 8008b58:	f004 fc2a 	bl	800d3b0 <__ssprint_r>
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	f040 8128 	bne.w	8008db2 <_svfprintf_r+0x3f2>
 8008b62:	ac29      	add	r4, sp, #164	; 0xa4
 8008b64:	e77d      	b.n	8008a62 <_svfprintf_r+0xa2>
 8008b66:	4648      	mov	r0, r9
 8008b68:	f003 fe10 	bl	800c78c <_localeconv_r>
 8008b6c:	6843      	ldr	r3, [r0, #4]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	9319      	str	r3, [sp, #100]	; 0x64
 8008b72:	f7f7 faed 	bl	8000150 <strlen>
 8008b76:	9016      	str	r0, [sp, #88]	; 0x58
 8008b78:	4648      	mov	r0, r9
 8008b7a:	f003 fe07 	bl	800c78c <_localeconv_r>
 8008b7e:	6883      	ldr	r3, [r0, #8]
 8008b80:	212b      	movs	r1, #43	; 0x2b
 8008b82:	930e      	str	r3, [sp, #56]	; 0x38
 8008b84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b86:	b12b      	cbz	r3, 8008b94 <_svfprintf_r+0x1d4>
 8008b88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b8a:	b11b      	cbz	r3, 8008b94 <_svfprintf_r+0x1d4>
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	b10b      	cbz	r3, 8008b94 <_svfprintf_r+0x1d4>
 8008b90:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008b94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008b96:	e775      	b.n	8008a84 <_svfprintf_r+0xc4>
 8008b98:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1f9      	bne.n	8008b94 <_svfprintf_r+0x1d4>
 8008ba0:	2320      	movs	r3, #32
 8008ba2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008ba6:	e7f5      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008ba8:	f04a 0a01 	orr.w	sl, sl, #1
 8008bac:	e7f2      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008bae:	f856 3b04 	ldr.w	r3, [r6], #4
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	9314      	str	r3, [sp, #80]	; 0x50
 8008bb6:	daed      	bge.n	8008b94 <_svfprintf_r+0x1d4>
 8008bb8:	425b      	negs	r3, r3
 8008bba:	9314      	str	r3, [sp, #80]	; 0x50
 8008bbc:	f04a 0a04 	orr.w	sl, sl, #4
 8008bc0:	e7e8      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008bc2:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8008bc6:	e7e5      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008bc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008bca:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008bce:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bd2:	d110      	bne.n	8008bf6 <_svfprintf_r+0x236>
 8008bd4:	f856 0b04 	ldr.w	r0, [r6], #4
 8008bd8:	920f      	str	r2, [sp, #60]	; 0x3c
 8008bda:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8008bde:	e7d9      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008be0:	fb07 3808 	mla	r8, r7, r8, r3
 8008be4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008be8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bec:	3b30      	subs	r3, #48	; 0x30
 8008bee:	2b09      	cmp	r3, #9
 8008bf0:	d9f6      	bls.n	8008be0 <_svfprintf_r+0x220>
 8008bf2:	920f      	str	r2, [sp, #60]	; 0x3c
 8008bf4:	e74b      	b.n	8008a8e <_svfprintf_r+0xce>
 8008bf6:	f04f 0800 	mov.w	r8, #0
 8008bfa:	e7f6      	b.n	8008bea <_svfprintf_r+0x22a>
 8008bfc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008c00:	e7c8      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008c02:	2300      	movs	r3, #0
 8008c04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c06:	9314      	str	r3, [sp, #80]	; 0x50
 8008c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c0a:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008c0c:	3b30      	subs	r3, #48	; 0x30
 8008c0e:	fb07 3300 	mla	r3, r7, r0, r3
 8008c12:	9314      	str	r3, [sp, #80]	; 0x50
 8008c14:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c1a:	3b30      	subs	r3, #48	; 0x30
 8008c1c:	2b09      	cmp	r3, #9
 8008c1e:	d9f3      	bls.n	8008c08 <_svfprintf_r+0x248>
 8008c20:	e7e7      	b.n	8008bf2 <_svfprintf_r+0x232>
 8008c22:	f04a 0a08 	orr.w	sl, sl, #8
 8008c26:	e7b5      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008c28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	2b68      	cmp	r3, #104	; 0x68
 8008c2e:	bf01      	itttt	eq
 8008c30:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8008c32:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8008c36:	3301      	addeq	r3, #1
 8008c38:	930f      	streq	r3, [sp, #60]	; 0x3c
 8008c3a:	bf18      	it	ne
 8008c3c:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8008c40:	e7a8      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008c42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	2b6c      	cmp	r3, #108	; 0x6c
 8008c48:	d105      	bne.n	8008c56 <_svfprintf_r+0x296>
 8008c4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c50:	f04a 0a20 	orr.w	sl, sl, #32
 8008c54:	e79e      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008c56:	f04a 0a10 	orr.w	sl, sl, #16
 8008c5a:	e79b      	b.n	8008b94 <_svfprintf_r+0x1d4>
 8008c5c:	4632      	mov	r2, r6
 8008c5e:	2000      	movs	r0, #0
 8008c60:	f852 3b04 	ldr.w	r3, [r2], #4
 8008c64:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008c68:	920a      	str	r2, [sp, #40]	; 0x28
 8008c6a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008c6e:	ab39      	add	r3, sp, #228	; 0xe4
 8008c70:	4607      	mov	r7, r0
 8008c72:	f04f 0801 	mov.w	r8, #1
 8008c76:	4606      	mov	r6, r0
 8008c78:	4605      	mov	r5, r0
 8008c7a:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8008c7e:	9307      	str	r3, [sp, #28]
 8008c80:	e1a9      	b.n	8008fd6 <_svfprintf_r+0x616>
 8008c82:	f04a 0a10 	orr.w	sl, sl, #16
 8008c86:	f01a 0f20 	tst.w	sl, #32
 8008c8a:	d011      	beq.n	8008cb0 <_svfprintf_r+0x2f0>
 8008c8c:	3607      	adds	r6, #7
 8008c8e:	f026 0307 	bic.w	r3, r6, #7
 8008c92:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008c96:	930a      	str	r3, [sp, #40]	; 0x28
 8008c98:	2e00      	cmp	r6, #0
 8008c9a:	f177 0300 	sbcs.w	r3, r7, #0
 8008c9e:	da05      	bge.n	8008cac <_svfprintf_r+0x2ec>
 8008ca0:	232d      	movs	r3, #45	; 0x2d
 8008ca2:	4276      	negs	r6, r6
 8008ca4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008ca8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008cac:	2301      	movs	r3, #1
 8008cae:	e377      	b.n	80093a0 <_svfprintf_r+0x9e0>
 8008cb0:	1d33      	adds	r3, r6, #4
 8008cb2:	f01a 0f10 	tst.w	sl, #16
 8008cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8008cb8:	d002      	beq.n	8008cc0 <_svfprintf_r+0x300>
 8008cba:	6836      	ldr	r6, [r6, #0]
 8008cbc:	17f7      	asrs	r7, r6, #31
 8008cbe:	e7eb      	b.n	8008c98 <_svfprintf_r+0x2d8>
 8008cc0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008cc4:	6836      	ldr	r6, [r6, #0]
 8008cc6:	d001      	beq.n	8008ccc <_svfprintf_r+0x30c>
 8008cc8:	b236      	sxth	r6, r6
 8008cca:	e7f7      	b.n	8008cbc <_svfprintf_r+0x2fc>
 8008ccc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008cd0:	bf18      	it	ne
 8008cd2:	b276      	sxtbne	r6, r6
 8008cd4:	e7f2      	b.n	8008cbc <_svfprintf_r+0x2fc>
 8008cd6:	3607      	adds	r6, #7
 8008cd8:	f026 0307 	bic.w	r3, r6, #7
 8008cdc:	4619      	mov	r1, r3
 8008cde:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8008ce2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008ce6:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8008cea:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008cee:	910a      	str	r1, [sp, #40]	; 0x28
 8008cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf4:	4630      	mov	r0, r6
 8008cf6:	4629      	mov	r1, r5
 8008cf8:	4b32      	ldr	r3, [pc, #200]	; (8008dc4 <_svfprintf_r+0x404>)
 8008cfa:	f7f7 fe87 	bl	8000a0c <__aeabi_dcmpun>
 8008cfe:	bb08      	cbnz	r0, 8008d44 <_svfprintf_r+0x384>
 8008d00:	f04f 32ff 	mov.w	r2, #4294967295
 8008d04:	4630      	mov	r0, r6
 8008d06:	4629      	mov	r1, r5
 8008d08:	4b2e      	ldr	r3, [pc, #184]	; (8008dc4 <_svfprintf_r+0x404>)
 8008d0a:	f7f7 fe61 	bl	80009d0 <__aeabi_dcmple>
 8008d0e:	b9c8      	cbnz	r0, 8008d44 <_svfprintf_r+0x384>
 8008d10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d14:	2200      	movs	r2, #0
 8008d16:	2300      	movs	r3, #0
 8008d18:	f7f7 fe50 	bl	80009bc <__aeabi_dcmplt>
 8008d1c:	b110      	cbz	r0, 8008d24 <_svfprintf_r+0x364>
 8008d1e:	232d      	movs	r3, #45	; 0x2d
 8008d20:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008d24:	4a28      	ldr	r2, [pc, #160]	; (8008dc8 <_svfprintf_r+0x408>)
 8008d26:	4829      	ldr	r0, [pc, #164]	; (8008dcc <_svfprintf_r+0x40c>)
 8008d28:	4613      	mov	r3, r2
 8008d2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d2c:	2700      	movs	r7, #0
 8008d2e:	2947      	cmp	r1, #71	; 0x47
 8008d30:	bfc8      	it	gt
 8008d32:	4603      	movgt	r3, r0
 8008d34:	f04f 0803 	mov.w	r8, #3
 8008d38:	9307      	str	r3, [sp, #28]
 8008d3a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8008d3e:	463e      	mov	r6, r7
 8008d40:	f000 bc24 	b.w	800958c <_svfprintf_r+0xbcc>
 8008d44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d48:	4610      	mov	r0, r2
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	f7f7 fe5e 	bl	8000a0c <__aeabi_dcmpun>
 8008d50:	4607      	mov	r7, r0
 8008d52:	b148      	cbz	r0, 8008d68 <_svfprintf_r+0x3a8>
 8008d54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d56:	4a1e      	ldr	r2, [pc, #120]	; (8008dd0 <_svfprintf_r+0x410>)
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	bfb8      	it	lt
 8008d5c:	232d      	movlt	r3, #45	; 0x2d
 8008d5e:	481d      	ldr	r0, [pc, #116]	; (8008dd4 <_svfprintf_r+0x414>)
 8008d60:	bfb8      	it	lt
 8008d62:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8008d66:	e7df      	b.n	8008d28 <_svfprintf_r+0x368>
 8008d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d6a:	f023 0320 	bic.w	r3, r3, #32
 8008d6e:	2b41      	cmp	r3, #65	; 0x41
 8008d70:	930c      	str	r3, [sp, #48]	; 0x30
 8008d72:	d131      	bne.n	8008dd8 <_svfprintf_r+0x418>
 8008d74:	2330      	movs	r3, #48	; 0x30
 8008d76:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8008d7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d7c:	f04a 0a02 	orr.w	sl, sl, #2
 8008d80:	2b61      	cmp	r3, #97	; 0x61
 8008d82:	bf0c      	ite	eq
 8008d84:	2378      	moveq	r3, #120	; 0x78
 8008d86:	2358      	movne	r3, #88	; 0x58
 8008d88:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8008d8c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008d90:	f340 81fa 	ble.w	8009188 <_svfprintf_r+0x7c8>
 8008d94:	4648      	mov	r0, r9
 8008d96:	f108 0101 	add.w	r1, r8, #1
 8008d9a:	f7ff faa3 	bl	80082e4 <_malloc_r>
 8008d9e:	9007      	str	r0, [sp, #28]
 8008da0:	2800      	cmp	r0, #0
 8008da2:	f040 81f4 	bne.w	800918e <_svfprintf_r+0x7ce>
 8008da6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dae:	f8ab 300c 	strh.w	r3, [fp, #12]
 8008db2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8008db6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008dba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dbc:	bf18      	it	ne
 8008dbe:	f04f 33ff 	movne.w	r3, #4294967295
 8008dc2:	e621      	b.n	8008a08 <_svfprintf_r+0x48>
 8008dc4:	7fefffff 	.word	0x7fefffff
 8008dc8:	0800fbac 	.word	0x0800fbac
 8008dcc:	0800fbb0 	.word	0x0800fbb0
 8008dd0:	0800fbb4 	.word	0x0800fbb4
 8008dd4:	0800fbb8 	.word	0x0800fbb8
 8008dd8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008ddc:	f000 81d9 	beq.w	8009192 <_svfprintf_r+0x7d2>
 8008de0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008de2:	2b47      	cmp	r3, #71	; 0x47
 8008de4:	d105      	bne.n	8008df2 <_svfprintf_r+0x432>
 8008de6:	f1b8 0f00 	cmp.w	r8, #0
 8008dea:	d102      	bne.n	8008df2 <_svfprintf_r+0x432>
 8008dec:	4647      	mov	r7, r8
 8008dee:	f04f 0801 	mov.w	r8, #1
 8008df2:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8008df6:	9315      	str	r3, [sp, #84]	; 0x54
 8008df8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dfa:	1e1d      	subs	r5, r3, #0
 8008dfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dfe:	9308      	str	r3, [sp, #32]
 8008e00:	bfb7      	itett	lt
 8008e02:	462b      	movlt	r3, r5
 8008e04:	2300      	movge	r3, #0
 8008e06:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8008e0a:	232d      	movlt	r3, #45	; 0x2d
 8008e0c:	931c      	str	r3, [sp, #112]	; 0x70
 8008e0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e10:	2b41      	cmp	r3, #65	; 0x41
 8008e12:	f040 81d7 	bne.w	80091c4 <_svfprintf_r+0x804>
 8008e16:	aa20      	add	r2, sp, #128	; 0x80
 8008e18:	4629      	mov	r1, r5
 8008e1a:	9808      	ldr	r0, [sp, #32]
 8008e1c:	f004 fa3e 	bl	800d29c <frexp>
 8008e20:	2200      	movs	r2, #0
 8008e22:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008e26:	f7f7 fb57 	bl	80004d8 <__aeabi_dmul>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e32:	2200      	movs	r2, #0
 8008e34:	2300      	movs	r3, #0
 8008e36:	f7f7 fdb7 	bl	80009a8 <__aeabi_dcmpeq>
 8008e3a:	b108      	cbz	r0, 8008e40 <_svfprintf_r+0x480>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	9320      	str	r3, [sp, #128]	; 0x80
 8008e40:	4eb4      	ldr	r6, [pc, #720]	; (8009114 <_svfprintf_r+0x754>)
 8008e42:	4bb5      	ldr	r3, [pc, #724]	; (8009118 <_svfprintf_r+0x758>)
 8008e44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e46:	9d07      	ldr	r5, [sp, #28]
 8008e48:	2a61      	cmp	r2, #97	; 0x61
 8008e4a:	bf18      	it	ne
 8008e4c:	461e      	movne	r6, r3
 8008e4e:	9617      	str	r6, [sp, #92]	; 0x5c
 8008e50:	f108 36ff 	add.w	r6, r8, #4294967295
 8008e54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4bb0      	ldr	r3, [pc, #704]	; (800911c <_svfprintf_r+0x75c>)
 8008e5c:	f7f7 fb3c 	bl	80004d8 <__aeabi_dmul>
 8008e60:	4602      	mov	r2, r0
 8008e62:	460b      	mov	r3, r1
 8008e64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e68:	f7f7 fde6 	bl	8000a38 <__aeabi_d2iz>
 8008e6c:	901d      	str	r0, [sp, #116]	; 0x74
 8008e6e:	f7f7 fac9 	bl	8000404 <__aeabi_i2d>
 8008e72:	4602      	mov	r2, r0
 8008e74:	460b      	mov	r3, r1
 8008e76:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008e7a:	f7f7 f975 	bl	8000168 <__aeabi_dsub>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	460b      	mov	r3, r1
 8008e82:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008e86:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e88:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008e8a:	960d      	str	r6, [sp, #52]	; 0x34
 8008e8c:	5c9b      	ldrb	r3, [r3, r2]
 8008e8e:	f805 3b01 	strb.w	r3, [r5], #1
 8008e92:	1c73      	adds	r3, r6, #1
 8008e94:	d006      	beq.n	8008ea4 <_svfprintf_r+0x4e4>
 8008e96:	2200      	movs	r2, #0
 8008e98:	2300      	movs	r3, #0
 8008e9a:	3e01      	subs	r6, #1
 8008e9c:	f7f7 fd84 	bl	80009a8 <__aeabi_dcmpeq>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d0d7      	beq.n	8008e54 <_svfprintf_r+0x494>
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008eaa:	4b9d      	ldr	r3, [pc, #628]	; (8009120 <_svfprintf_r+0x760>)
 8008eac:	f7f7 fda4 	bl	80009f8 <__aeabi_dcmpgt>
 8008eb0:	b960      	cbnz	r0, 8008ecc <_svfprintf_r+0x50c>
 8008eb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	4b99      	ldr	r3, [pc, #612]	; (8009120 <_svfprintf_r+0x760>)
 8008eba:	f7f7 fd75 	bl	80009a8 <__aeabi_dcmpeq>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	f000 817b 	beq.w	80091ba <_svfprintf_r+0x7fa>
 8008ec4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ec6:	07d8      	lsls	r0, r3, #31
 8008ec8:	f140 8177 	bpl.w	80091ba <_svfprintf_r+0x7fa>
 8008ecc:	2030      	movs	r0, #48	; 0x30
 8008ece:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ed0:	9524      	str	r5, [sp, #144]	; 0x90
 8008ed2:	7bd9      	ldrb	r1, [r3, #15]
 8008ed4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008ed6:	1e53      	subs	r3, r2, #1
 8008ed8:	9324      	str	r3, [sp, #144]	; 0x90
 8008eda:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8008ede:	428b      	cmp	r3, r1
 8008ee0:	f000 815a 	beq.w	8009198 <_svfprintf_r+0x7d8>
 8008ee4:	2b39      	cmp	r3, #57	; 0x39
 8008ee6:	bf0b      	itete	eq
 8008ee8:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8008eea:	3301      	addne	r3, #1
 8008eec:	7a9b      	ldrbeq	r3, [r3, #10]
 8008eee:	b2db      	uxtbne	r3, r3
 8008ef0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ef4:	9b07      	ldr	r3, [sp, #28]
 8008ef6:	1aeb      	subs	r3, r5, r3
 8008ef8:	9308      	str	r3, [sp, #32]
 8008efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008efc:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008efe:	2b47      	cmp	r3, #71	; 0x47
 8008f00:	f040 81ad 	bne.w	800925e <_svfprintf_r+0x89e>
 8008f04:	1ce9      	adds	r1, r5, #3
 8008f06:	db02      	blt.n	8008f0e <_svfprintf_r+0x54e>
 8008f08:	45a8      	cmp	r8, r5
 8008f0a:	f280 81cf 	bge.w	80092ac <_svfprintf_r+0x8ec>
 8008f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f10:	3b02      	subs	r3, #2
 8008f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f16:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8008f1a:	f021 0120 	bic.w	r1, r1, #32
 8008f1e:	2941      	cmp	r1, #65	; 0x41
 8008f20:	bf08      	it	eq
 8008f22:	320f      	addeq	r2, #15
 8008f24:	f105 33ff 	add.w	r3, r5, #4294967295
 8008f28:	bf06      	itte	eq
 8008f2a:	b2d2      	uxtbeq	r2, r2
 8008f2c:	2101      	moveq	r1, #1
 8008f2e:	2100      	movne	r1, #0
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8008f36:	bfb4      	ite	lt
 8008f38:	222d      	movlt	r2, #45	; 0x2d
 8008f3a:	222b      	movge	r2, #43	; 0x2b
 8008f3c:	9320      	str	r3, [sp, #128]	; 0x80
 8008f3e:	bfb8      	it	lt
 8008f40:	f1c5 0301 	rsblt	r3, r5, #1
 8008f44:	2b09      	cmp	r3, #9
 8008f46:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8008f4a:	f340 819e 	ble.w	800928a <_svfprintf_r+0x8ca>
 8008f4e:	260a      	movs	r6, #10
 8008f50:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008f54:	fb93 f5f6 	sdiv	r5, r3, r6
 8008f58:	4611      	mov	r1, r2
 8008f5a:	fb06 3015 	mls	r0, r6, r5, r3
 8008f5e:	3030      	adds	r0, #48	; 0x30
 8008f60:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008f64:	4618      	mov	r0, r3
 8008f66:	2863      	cmp	r0, #99	; 0x63
 8008f68:	462b      	mov	r3, r5
 8008f6a:	f102 32ff 	add.w	r2, r2, #4294967295
 8008f6e:	dcf1      	bgt.n	8008f54 <_svfprintf_r+0x594>
 8008f70:	3330      	adds	r3, #48	; 0x30
 8008f72:	1e88      	subs	r0, r1, #2
 8008f74:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f78:	4603      	mov	r3, r0
 8008f7a:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008f7e:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008f82:	42ab      	cmp	r3, r5
 8008f84:	f0c0 817c 	bcc.w	8009280 <_svfprintf_r+0x8c0>
 8008f88:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008f8c:	1a52      	subs	r2, r2, r1
 8008f8e:	42a8      	cmp	r0, r5
 8008f90:	bf88      	it	hi
 8008f92:	2200      	movhi	r2, #0
 8008f94:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8008f98:	441a      	add	r2, r3
 8008f9a:	ab22      	add	r3, sp, #136	; 0x88
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	9a08      	ldr	r2, [sp, #32]
 8008fa0:	931a      	str	r3, [sp, #104]	; 0x68
 8008fa2:	2a01      	cmp	r2, #1
 8008fa4:	eb03 0802 	add.w	r8, r3, r2
 8008fa8:	dc02      	bgt.n	8008fb0 <_svfprintf_r+0x5f0>
 8008faa:	f01a 0f01 	tst.w	sl, #1
 8008fae:	d001      	beq.n	8008fb4 <_svfprintf_r+0x5f4>
 8008fb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fb2:	4498      	add	r8, r3
 8008fb4:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8008fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008fbc:	9315      	str	r3, [sp, #84]	; 0x54
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	461d      	mov	r5, r3
 8008fc2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008fc6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008fc8:	b113      	cbz	r3, 8008fd0 <_svfprintf_r+0x610>
 8008fca:	232d      	movs	r3, #45	; 0x2d
 8008fcc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008fd0:	2600      	movs	r6, #0
 8008fd2:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8008fd6:	4546      	cmp	r6, r8
 8008fd8:	4633      	mov	r3, r6
 8008fda:	bfb8      	it	lt
 8008fdc:	4643      	movlt	r3, r8
 8008fde:	9315      	str	r3, [sp, #84]	; 0x54
 8008fe0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008fe4:	b113      	cbz	r3, 8008fec <_svfprintf_r+0x62c>
 8008fe6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fe8:	3301      	adds	r3, #1
 8008fea:	9315      	str	r3, [sp, #84]	; 0x54
 8008fec:	f01a 0302 	ands.w	r3, sl, #2
 8008ff0:	931c      	str	r3, [sp, #112]	; 0x70
 8008ff2:	bf1e      	ittt	ne
 8008ff4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8008ff6:	3302      	addne	r3, #2
 8008ff8:	9315      	strne	r3, [sp, #84]	; 0x54
 8008ffa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008ffe:	931d      	str	r3, [sp, #116]	; 0x74
 8009000:	d121      	bne.n	8009046 <_svfprintf_r+0x686>
 8009002:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	2b00      	cmp	r3, #0
 800900a:	9317      	str	r3, [sp, #92]	; 0x5c
 800900c:	dd1b      	ble.n	8009046 <_svfprintf_r+0x686>
 800900e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009012:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009014:	3301      	adds	r3, #1
 8009016:	2810      	cmp	r0, #16
 8009018:	4842      	ldr	r0, [pc, #264]	; (8009124 <_svfprintf_r+0x764>)
 800901a:	f104 0108 	add.w	r1, r4, #8
 800901e:	6020      	str	r0, [r4, #0]
 8009020:	f300 82e6 	bgt.w	80095f0 <_svfprintf_r+0xc30>
 8009024:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009026:	2b07      	cmp	r3, #7
 8009028:	4402      	add	r2, r0
 800902a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800902e:	6060      	str	r0, [r4, #4]
 8009030:	f340 82f3 	ble.w	800961a <_svfprintf_r+0xc5a>
 8009034:	4659      	mov	r1, fp
 8009036:	4648      	mov	r0, r9
 8009038:	aa26      	add	r2, sp, #152	; 0x98
 800903a:	f004 f9b9 	bl	800d3b0 <__ssprint_r>
 800903e:	2800      	cmp	r0, #0
 8009040:	f040 8636 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009044:	ac29      	add	r4, sp, #164	; 0xa4
 8009046:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800904a:	b173      	cbz	r3, 800906a <_svfprintf_r+0x6aa>
 800904c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	2301      	movs	r3, #1
 8009054:	6063      	str	r3, [r4, #4]
 8009056:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009058:	3301      	adds	r3, #1
 800905a:	9328      	str	r3, [sp, #160]	; 0xa0
 800905c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800905e:	3301      	adds	r3, #1
 8009060:	2b07      	cmp	r3, #7
 8009062:	9327      	str	r3, [sp, #156]	; 0x9c
 8009064:	f300 82db 	bgt.w	800961e <_svfprintf_r+0xc5e>
 8009068:	3408      	adds	r4, #8
 800906a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800906c:	b16b      	cbz	r3, 800908a <_svfprintf_r+0x6ca>
 800906e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	2302      	movs	r3, #2
 8009074:	6063      	str	r3, [r4, #4]
 8009076:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009078:	3302      	adds	r3, #2
 800907a:	9328      	str	r3, [sp, #160]	; 0xa0
 800907c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800907e:	3301      	adds	r3, #1
 8009080:	2b07      	cmp	r3, #7
 8009082:	9327      	str	r3, [sp, #156]	; 0x9c
 8009084:	f300 82d5 	bgt.w	8009632 <_svfprintf_r+0xc72>
 8009088:	3408      	adds	r4, #8
 800908a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800908c:	2b80      	cmp	r3, #128	; 0x80
 800908e:	d121      	bne.n	80090d4 <_svfprintf_r+0x714>
 8009090:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009094:	1a9b      	subs	r3, r3, r2
 8009096:	2b00      	cmp	r3, #0
 8009098:	9317      	str	r3, [sp, #92]	; 0x5c
 800909a:	dd1b      	ble.n	80090d4 <_svfprintf_r+0x714>
 800909c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80090a0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090a2:	3301      	adds	r3, #1
 80090a4:	2810      	cmp	r0, #16
 80090a6:	4820      	ldr	r0, [pc, #128]	; (8009128 <_svfprintf_r+0x768>)
 80090a8:	f104 0108 	add.w	r1, r4, #8
 80090ac:	6020      	str	r0, [r4, #0]
 80090ae:	f300 82ca 	bgt.w	8009646 <_svfprintf_r+0xc86>
 80090b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80090b4:	2b07      	cmp	r3, #7
 80090b6:	4402      	add	r2, r0
 80090b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80090bc:	6060      	str	r0, [r4, #4]
 80090be:	f340 82d7 	ble.w	8009670 <_svfprintf_r+0xcb0>
 80090c2:	4659      	mov	r1, fp
 80090c4:	4648      	mov	r0, r9
 80090c6:	aa26      	add	r2, sp, #152	; 0x98
 80090c8:	f004 f972 	bl	800d3b0 <__ssprint_r>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	f040 85ef 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 80090d2:	ac29      	add	r4, sp, #164	; 0xa4
 80090d4:	eba6 0608 	sub.w	r6, r6, r8
 80090d8:	2e00      	cmp	r6, #0
 80090da:	dd27      	ble.n	800912c <_svfprintf_r+0x76c>
 80090dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80090e0:	4811      	ldr	r0, [pc, #68]	; (8009128 <_svfprintf_r+0x768>)
 80090e2:	2e10      	cmp	r6, #16
 80090e4:	f103 0301 	add.w	r3, r3, #1
 80090e8:	f104 0108 	add.w	r1, r4, #8
 80090ec:	6020      	str	r0, [r4, #0]
 80090ee:	f300 82c1 	bgt.w	8009674 <_svfprintf_r+0xcb4>
 80090f2:	6066      	str	r6, [r4, #4]
 80090f4:	2b07      	cmp	r3, #7
 80090f6:	4416      	add	r6, r2
 80090f8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80090fc:	f340 82cd 	ble.w	800969a <_svfprintf_r+0xcda>
 8009100:	4659      	mov	r1, fp
 8009102:	4648      	mov	r0, r9
 8009104:	aa26      	add	r2, sp, #152	; 0x98
 8009106:	f004 f953 	bl	800d3b0 <__ssprint_r>
 800910a:	2800      	cmp	r0, #0
 800910c:	f040 85d0 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009110:	ac29      	add	r4, sp, #164	; 0xa4
 8009112:	e00b      	b.n	800912c <_svfprintf_r+0x76c>
 8009114:	0800fbbc 	.word	0x0800fbbc
 8009118:	0800fbcd 	.word	0x0800fbcd
 800911c:	40300000 	.word	0x40300000
 8009120:	3fe00000 	.word	0x3fe00000
 8009124:	0800fbe0 	.word	0x0800fbe0
 8009128:	0800fbf0 	.word	0x0800fbf0
 800912c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009130:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009132:	f040 82b9 	bne.w	80096a8 <_svfprintf_r+0xce8>
 8009136:	9b07      	ldr	r3, [sp, #28]
 8009138:	4446      	add	r6, r8
 800913a:	e9c4 3800 	strd	r3, r8, [r4]
 800913e:	9628      	str	r6, [sp, #160]	; 0xa0
 8009140:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009142:	3301      	adds	r3, #1
 8009144:	2b07      	cmp	r3, #7
 8009146:	9327      	str	r3, [sp, #156]	; 0x9c
 8009148:	f300 82f4 	bgt.w	8009734 <_svfprintf_r+0xd74>
 800914c:	3408      	adds	r4, #8
 800914e:	f01a 0f04 	tst.w	sl, #4
 8009152:	f040 858e 	bne.w	8009c72 <_svfprintf_r+0x12b2>
 8009156:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800915a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800915c:	428a      	cmp	r2, r1
 800915e:	bfac      	ite	ge
 8009160:	189b      	addge	r3, r3, r2
 8009162:	185b      	addlt	r3, r3, r1
 8009164:	9313      	str	r3, [sp, #76]	; 0x4c
 8009166:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009168:	b13b      	cbz	r3, 800917a <_svfprintf_r+0x7ba>
 800916a:	4659      	mov	r1, fp
 800916c:	4648      	mov	r0, r9
 800916e:	aa26      	add	r2, sp, #152	; 0x98
 8009170:	f004 f91e 	bl	800d3b0 <__ssprint_r>
 8009174:	2800      	cmp	r0, #0
 8009176:	f040 859b 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800917a:	2300      	movs	r3, #0
 800917c:	9327      	str	r3, [sp, #156]	; 0x9c
 800917e:	2f00      	cmp	r7, #0
 8009180:	f040 85b2 	bne.w	8009ce8 <_svfprintf_r+0x1328>
 8009184:	ac29      	add	r4, sp, #164	; 0xa4
 8009186:	e0e3      	b.n	8009350 <_svfprintf_r+0x990>
 8009188:	ab39      	add	r3, sp, #228	; 0xe4
 800918a:	9307      	str	r3, [sp, #28]
 800918c:	e631      	b.n	8008df2 <_svfprintf_r+0x432>
 800918e:	9f07      	ldr	r7, [sp, #28]
 8009190:	e62f      	b.n	8008df2 <_svfprintf_r+0x432>
 8009192:	f04f 0806 	mov.w	r8, #6
 8009196:	e62c      	b.n	8008df2 <_svfprintf_r+0x432>
 8009198:	f802 0c01 	strb.w	r0, [r2, #-1]
 800919c:	e69a      	b.n	8008ed4 <_svfprintf_r+0x514>
 800919e:	f803 0b01 	strb.w	r0, [r3], #1
 80091a2:	1aca      	subs	r2, r1, r3
 80091a4:	2a00      	cmp	r2, #0
 80091a6:	dafa      	bge.n	800919e <_svfprintf_r+0x7de>
 80091a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091ac:	3201      	adds	r2, #1
 80091ae:	f103 0301 	add.w	r3, r3, #1
 80091b2:	bfb8      	it	lt
 80091b4:	2300      	movlt	r3, #0
 80091b6:	441d      	add	r5, r3
 80091b8:	e69c      	b.n	8008ef4 <_svfprintf_r+0x534>
 80091ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091bc:	462b      	mov	r3, r5
 80091be:	2030      	movs	r0, #48	; 0x30
 80091c0:	18a9      	adds	r1, r5, r2
 80091c2:	e7ee      	b.n	80091a2 <_svfprintf_r+0x7e2>
 80091c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091c6:	2b46      	cmp	r3, #70	; 0x46
 80091c8:	d005      	beq.n	80091d6 <_svfprintf_r+0x816>
 80091ca:	2b45      	cmp	r3, #69	; 0x45
 80091cc:	d11b      	bne.n	8009206 <_svfprintf_r+0x846>
 80091ce:	f108 0601 	add.w	r6, r8, #1
 80091d2:	2302      	movs	r3, #2
 80091d4:	e001      	b.n	80091da <_svfprintf_r+0x81a>
 80091d6:	4646      	mov	r6, r8
 80091d8:	2303      	movs	r3, #3
 80091da:	aa24      	add	r2, sp, #144	; 0x90
 80091dc:	9204      	str	r2, [sp, #16]
 80091de:	aa21      	add	r2, sp, #132	; 0x84
 80091e0:	9203      	str	r2, [sp, #12]
 80091e2:	aa20      	add	r2, sp, #128	; 0x80
 80091e4:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80091e8:	9300      	str	r3, [sp, #0]
 80091ea:	4648      	mov	r0, r9
 80091ec:	462b      	mov	r3, r5
 80091ee:	9a08      	ldr	r2, [sp, #32]
 80091f0:	f002 f95a 	bl	800b4a8 <_dtoa_r>
 80091f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091f6:	9007      	str	r0, [sp, #28]
 80091f8:	2b47      	cmp	r3, #71	; 0x47
 80091fa:	d106      	bne.n	800920a <_svfprintf_r+0x84a>
 80091fc:	f01a 0f01 	tst.w	sl, #1
 8009200:	d103      	bne.n	800920a <_svfprintf_r+0x84a>
 8009202:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009204:	e676      	b.n	8008ef4 <_svfprintf_r+0x534>
 8009206:	4646      	mov	r6, r8
 8009208:	e7e3      	b.n	80091d2 <_svfprintf_r+0x812>
 800920a:	9b07      	ldr	r3, [sp, #28]
 800920c:	4433      	add	r3, r6
 800920e:	930d      	str	r3, [sp, #52]	; 0x34
 8009210:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009212:	2b46      	cmp	r3, #70	; 0x46
 8009214:	d111      	bne.n	800923a <_svfprintf_r+0x87a>
 8009216:	9b07      	ldr	r3, [sp, #28]
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	2b30      	cmp	r3, #48	; 0x30
 800921c:	d109      	bne.n	8009232 <_svfprintf_r+0x872>
 800921e:	2200      	movs	r2, #0
 8009220:	2300      	movs	r3, #0
 8009222:	4629      	mov	r1, r5
 8009224:	9808      	ldr	r0, [sp, #32]
 8009226:	f7f7 fbbf 	bl	80009a8 <__aeabi_dcmpeq>
 800922a:	b910      	cbnz	r0, 8009232 <_svfprintf_r+0x872>
 800922c:	f1c6 0601 	rsb	r6, r6, #1
 8009230:	9620      	str	r6, [sp, #128]	; 0x80
 8009232:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009234:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009236:	441a      	add	r2, r3
 8009238:	920d      	str	r2, [sp, #52]	; 0x34
 800923a:	2200      	movs	r2, #0
 800923c:	2300      	movs	r3, #0
 800923e:	4629      	mov	r1, r5
 8009240:	9808      	ldr	r0, [sp, #32]
 8009242:	f7f7 fbb1 	bl	80009a8 <__aeabi_dcmpeq>
 8009246:	b108      	cbz	r0, 800924c <_svfprintf_r+0x88c>
 8009248:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800924a:	9324      	str	r3, [sp, #144]	; 0x90
 800924c:	2230      	movs	r2, #48	; 0x30
 800924e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009250:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009252:	4299      	cmp	r1, r3
 8009254:	d9d5      	bls.n	8009202 <_svfprintf_r+0x842>
 8009256:	1c59      	adds	r1, r3, #1
 8009258:	9124      	str	r1, [sp, #144]	; 0x90
 800925a:	701a      	strb	r2, [r3, #0]
 800925c:	e7f7      	b.n	800924e <_svfprintf_r+0x88e>
 800925e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009260:	2b46      	cmp	r3, #70	; 0x46
 8009262:	f47f ae57 	bne.w	8008f14 <_svfprintf_r+0x554>
 8009266:	f00a 0301 	and.w	r3, sl, #1
 800926a:	2d00      	cmp	r5, #0
 800926c:	ea43 0308 	orr.w	r3, r3, r8
 8009270:	dd18      	ble.n	80092a4 <_svfprintf_r+0x8e4>
 8009272:	b383      	cbz	r3, 80092d6 <_svfprintf_r+0x916>
 8009274:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009276:	18eb      	adds	r3, r5, r3
 8009278:	4498      	add	r8, r3
 800927a:	2366      	movs	r3, #102	; 0x66
 800927c:	930b      	str	r3, [sp, #44]	; 0x2c
 800927e:	e030      	b.n	80092e2 <_svfprintf_r+0x922>
 8009280:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009284:	f802 6b01 	strb.w	r6, [r2], #1
 8009288:	e67b      	b.n	8008f82 <_svfprintf_r+0x5c2>
 800928a:	b941      	cbnz	r1, 800929e <_svfprintf_r+0x8de>
 800928c:	2230      	movs	r2, #48	; 0x30
 800928e:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009292:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009296:	3330      	adds	r3, #48	; 0x30
 8009298:	f802 3b01 	strb.w	r3, [r2], #1
 800929c:	e67d      	b.n	8008f9a <_svfprintf_r+0x5da>
 800929e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80092a2:	e7f8      	b.n	8009296 <_svfprintf_r+0x8d6>
 80092a4:	b1cb      	cbz	r3, 80092da <_svfprintf_r+0x91a>
 80092a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092a8:	3301      	adds	r3, #1
 80092aa:	e7e5      	b.n	8009278 <_svfprintf_r+0x8b8>
 80092ac:	9b08      	ldr	r3, [sp, #32]
 80092ae:	429d      	cmp	r5, r3
 80092b0:	db07      	blt.n	80092c2 <_svfprintf_r+0x902>
 80092b2:	f01a 0f01 	tst.w	sl, #1
 80092b6:	d029      	beq.n	800930c <_svfprintf_r+0x94c>
 80092b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092ba:	eb05 0803 	add.w	r8, r5, r3
 80092be:	2367      	movs	r3, #103	; 0x67
 80092c0:	e7dc      	b.n	800927c <_svfprintf_r+0x8bc>
 80092c2:	9b08      	ldr	r3, [sp, #32]
 80092c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092c6:	2d00      	cmp	r5, #0
 80092c8:	eb03 0802 	add.w	r8, r3, r2
 80092cc:	dcf7      	bgt.n	80092be <_svfprintf_r+0x8fe>
 80092ce:	f1c5 0301 	rsb	r3, r5, #1
 80092d2:	4498      	add	r8, r3
 80092d4:	e7f3      	b.n	80092be <_svfprintf_r+0x8fe>
 80092d6:	46a8      	mov	r8, r5
 80092d8:	e7cf      	b.n	800927a <_svfprintf_r+0x8ba>
 80092da:	2366      	movs	r3, #102	; 0x66
 80092dc:	f04f 0801 	mov.w	r8, #1
 80092e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80092e2:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80092e6:	930d      	str	r3, [sp, #52]	; 0x34
 80092e8:	d023      	beq.n	8009332 <_svfprintf_r+0x972>
 80092ea:	2300      	movs	r3, #0
 80092ec:	2d00      	cmp	r5, #0
 80092ee:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80092f2:	f77f ae68 	ble.w	8008fc6 <_svfprintf_r+0x606>
 80092f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	2bff      	cmp	r3, #255	; 0xff
 80092fc:	d108      	bne.n	8009310 <_svfprintf_r+0x950>
 80092fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009302:	4413      	add	r3, r2
 8009304:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009306:	fb02 8803 	mla	r8, r2, r3, r8
 800930a:	e65c      	b.n	8008fc6 <_svfprintf_r+0x606>
 800930c:	46a8      	mov	r8, r5
 800930e:	e7d6      	b.n	80092be <_svfprintf_r+0x8fe>
 8009310:	42ab      	cmp	r3, r5
 8009312:	daf4      	bge.n	80092fe <_svfprintf_r+0x93e>
 8009314:	1aed      	subs	r5, r5, r3
 8009316:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009318:	785b      	ldrb	r3, [r3, #1]
 800931a:	b133      	cbz	r3, 800932a <_svfprintf_r+0x96a>
 800931c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800931e:	3301      	adds	r3, #1
 8009320:	930d      	str	r3, [sp, #52]	; 0x34
 8009322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009324:	3301      	adds	r3, #1
 8009326:	930e      	str	r3, [sp, #56]	; 0x38
 8009328:	e7e5      	b.n	80092f6 <_svfprintf_r+0x936>
 800932a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800932c:	3301      	adds	r3, #1
 800932e:	930c      	str	r3, [sp, #48]	; 0x30
 8009330:	e7e1      	b.n	80092f6 <_svfprintf_r+0x936>
 8009332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009334:	930c      	str	r3, [sp, #48]	; 0x30
 8009336:	e646      	b.n	8008fc6 <_svfprintf_r+0x606>
 8009338:	4632      	mov	r2, r6
 800933a:	f852 3b04 	ldr.w	r3, [r2], #4
 800933e:	f01a 0f20 	tst.w	sl, #32
 8009342:	920a      	str	r2, [sp, #40]	; 0x28
 8009344:	d009      	beq.n	800935a <_svfprintf_r+0x99a>
 8009346:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009348:	4610      	mov	r0, r2
 800934a:	17d1      	asrs	r1, r2, #31
 800934c:	e9c3 0100 	strd	r0, r1, [r3]
 8009350:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009352:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009354:	9307      	str	r3, [sp, #28]
 8009356:	f7ff bb6f 	b.w	8008a38 <_svfprintf_r+0x78>
 800935a:	f01a 0f10 	tst.w	sl, #16
 800935e:	d002      	beq.n	8009366 <_svfprintf_r+0x9a6>
 8009360:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	e7f4      	b.n	8009350 <_svfprintf_r+0x990>
 8009366:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800936a:	d002      	beq.n	8009372 <_svfprintf_r+0x9b2>
 800936c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800936e:	801a      	strh	r2, [r3, #0]
 8009370:	e7ee      	b.n	8009350 <_svfprintf_r+0x990>
 8009372:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009376:	d0f3      	beq.n	8009360 <_svfprintf_r+0x9a0>
 8009378:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800937a:	701a      	strb	r2, [r3, #0]
 800937c:	e7e8      	b.n	8009350 <_svfprintf_r+0x990>
 800937e:	f04a 0a10 	orr.w	sl, sl, #16
 8009382:	f01a 0f20 	tst.w	sl, #32
 8009386:	d01e      	beq.n	80093c6 <_svfprintf_r+0xa06>
 8009388:	3607      	adds	r6, #7
 800938a:	f026 0307 	bic.w	r3, r6, #7
 800938e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009392:	930a      	str	r3, [sp, #40]	; 0x28
 8009394:	2300      	movs	r3, #0
 8009396:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800939a:	2200      	movs	r2, #0
 800939c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80093a0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80093a4:	f000 84b1 	beq.w	8009d0a <_svfprintf_r+0x134a>
 80093a8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80093ac:	920c      	str	r2, [sp, #48]	; 0x30
 80093ae:	ea56 0207 	orrs.w	r2, r6, r7
 80093b2:	f040 84b0 	bne.w	8009d16 <_svfprintf_r+0x1356>
 80093b6:	f1b8 0f00 	cmp.w	r8, #0
 80093ba:	f000 8103 	beq.w	80095c4 <_svfprintf_r+0xc04>
 80093be:	2b01      	cmp	r3, #1
 80093c0:	f040 84ac 	bne.w	8009d1c <_svfprintf_r+0x135c>
 80093c4:	e098      	b.n	80094f8 <_svfprintf_r+0xb38>
 80093c6:	1d33      	adds	r3, r6, #4
 80093c8:	f01a 0f10 	tst.w	sl, #16
 80093cc:	930a      	str	r3, [sp, #40]	; 0x28
 80093ce:	d001      	beq.n	80093d4 <_svfprintf_r+0xa14>
 80093d0:	6836      	ldr	r6, [r6, #0]
 80093d2:	e003      	b.n	80093dc <_svfprintf_r+0xa1c>
 80093d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80093d8:	d002      	beq.n	80093e0 <_svfprintf_r+0xa20>
 80093da:	8836      	ldrh	r6, [r6, #0]
 80093dc:	2700      	movs	r7, #0
 80093de:	e7d9      	b.n	8009394 <_svfprintf_r+0x9d4>
 80093e0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80093e4:	d0f4      	beq.n	80093d0 <_svfprintf_r+0xa10>
 80093e6:	7836      	ldrb	r6, [r6, #0]
 80093e8:	e7f8      	b.n	80093dc <_svfprintf_r+0xa1c>
 80093ea:	4633      	mov	r3, r6
 80093ec:	f853 6b04 	ldr.w	r6, [r3], #4
 80093f0:	2278      	movs	r2, #120	; 0x78
 80093f2:	930a      	str	r3, [sp, #40]	; 0x28
 80093f4:	f647 0330 	movw	r3, #30768	; 0x7830
 80093f8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80093fc:	4ba8      	ldr	r3, [pc, #672]	; (80096a0 <_svfprintf_r+0xce0>)
 80093fe:	2700      	movs	r7, #0
 8009400:	931b      	str	r3, [sp, #108]	; 0x6c
 8009402:	f04a 0a02 	orr.w	sl, sl, #2
 8009406:	2302      	movs	r3, #2
 8009408:	920b      	str	r2, [sp, #44]	; 0x2c
 800940a:	e7c6      	b.n	800939a <_svfprintf_r+0x9da>
 800940c:	4632      	mov	r2, r6
 800940e:	2500      	movs	r5, #0
 8009410:	f852 3b04 	ldr.w	r3, [r2], #4
 8009414:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009418:	9307      	str	r3, [sp, #28]
 800941a:	920a      	str	r2, [sp, #40]	; 0x28
 800941c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009420:	d010      	beq.n	8009444 <_svfprintf_r+0xa84>
 8009422:	4642      	mov	r2, r8
 8009424:	4629      	mov	r1, r5
 8009426:	9807      	ldr	r0, [sp, #28]
 8009428:	f003 fa24 	bl	800c874 <memchr>
 800942c:	4607      	mov	r7, r0
 800942e:	2800      	cmp	r0, #0
 8009430:	f43f ac85 	beq.w	8008d3e <_svfprintf_r+0x37e>
 8009434:	9b07      	ldr	r3, [sp, #28]
 8009436:	462f      	mov	r7, r5
 8009438:	462e      	mov	r6, r5
 800943a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800943e:	eba0 0803 	sub.w	r8, r0, r3
 8009442:	e5c8      	b.n	8008fd6 <_svfprintf_r+0x616>
 8009444:	9807      	ldr	r0, [sp, #28]
 8009446:	f7f6 fe83 	bl	8000150 <strlen>
 800944a:	462f      	mov	r7, r5
 800944c:	4680      	mov	r8, r0
 800944e:	e476      	b.n	8008d3e <_svfprintf_r+0x37e>
 8009450:	f04a 0a10 	orr.w	sl, sl, #16
 8009454:	f01a 0f20 	tst.w	sl, #32
 8009458:	d007      	beq.n	800946a <_svfprintf_r+0xaaa>
 800945a:	3607      	adds	r6, #7
 800945c:	f026 0307 	bic.w	r3, r6, #7
 8009460:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009464:	930a      	str	r3, [sp, #40]	; 0x28
 8009466:	2301      	movs	r3, #1
 8009468:	e797      	b.n	800939a <_svfprintf_r+0x9da>
 800946a:	1d33      	adds	r3, r6, #4
 800946c:	f01a 0f10 	tst.w	sl, #16
 8009470:	930a      	str	r3, [sp, #40]	; 0x28
 8009472:	d001      	beq.n	8009478 <_svfprintf_r+0xab8>
 8009474:	6836      	ldr	r6, [r6, #0]
 8009476:	e003      	b.n	8009480 <_svfprintf_r+0xac0>
 8009478:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800947c:	d002      	beq.n	8009484 <_svfprintf_r+0xac4>
 800947e:	8836      	ldrh	r6, [r6, #0]
 8009480:	2700      	movs	r7, #0
 8009482:	e7f0      	b.n	8009466 <_svfprintf_r+0xaa6>
 8009484:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009488:	d0f4      	beq.n	8009474 <_svfprintf_r+0xab4>
 800948a:	7836      	ldrb	r6, [r6, #0]
 800948c:	e7f8      	b.n	8009480 <_svfprintf_r+0xac0>
 800948e:	4b85      	ldr	r3, [pc, #532]	; (80096a4 <_svfprintf_r+0xce4>)
 8009490:	f01a 0f20 	tst.w	sl, #32
 8009494:	931b      	str	r3, [sp, #108]	; 0x6c
 8009496:	d019      	beq.n	80094cc <_svfprintf_r+0xb0c>
 8009498:	3607      	adds	r6, #7
 800949a:	f026 0307 	bic.w	r3, r6, #7
 800949e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80094a2:	930a      	str	r3, [sp, #40]	; 0x28
 80094a4:	f01a 0f01 	tst.w	sl, #1
 80094a8:	d00a      	beq.n	80094c0 <_svfprintf_r+0xb00>
 80094aa:	ea56 0307 	orrs.w	r3, r6, r7
 80094ae:	d007      	beq.n	80094c0 <_svfprintf_r+0xb00>
 80094b0:	2330      	movs	r3, #48	; 0x30
 80094b2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80094b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094b8:	f04a 0a02 	orr.w	sl, sl, #2
 80094bc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80094c0:	2302      	movs	r3, #2
 80094c2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80094c6:	e768      	b.n	800939a <_svfprintf_r+0x9da>
 80094c8:	4b75      	ldr	r3, [pc, #468]	; (80096a0 <_svfprintf_r+0xce0>)
 80094ca:	e7e1      	b.n	8009490 <_svfprintf_r+0xad0>
 80094cc:	1d33      	adds	r3, r6, #4
 80094ce:	f01a 0f10 	tst.w	sl, #16
 80094d2:	930a      	str	r3, [sp, #40]	; 0x28
 80094d4:	d001      	beq.n	80094da <_svfprintf_r+0xb1a>
 80094d6:	6836      	ldr	r6, [r6, #0]
 80094d8:	e003      	b.n	80094e2 <_svfprintf_r+0xb22>
 80094da:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80094de:	d002      	beq.n	80094e6 <_svfprintf_r+0xb26>
 80094e0:	8836      	ldrh	r6, [r6, #0]
 80094e2:	2700      	movs	r7, #0
 80094e4:	e7de      	b.n	80094a4 <_svfprintf_r+0xae4>
 80094e6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80094ea:	d0f4      	beq.n	80094d6 <_svfprintf_r+0xb16>
 80094ec:	7836      	ldrb	r6, [r6, #0]
 80094ee:	e7f8      	b.n	80094e2 <_svfprintf_r+0xb22>
 80094f0:	2f00      	cmp	r7, #0
 80094f2:	bf08      	it	eq
 80094f4:	2e0a      	cmpeq	r6, #10
 80094f6:	d206      	bcs.n	8009506 <_svfprintf_r+0xb46>
 80094f8:	3630      	adds	r6, #48	; 0x30
 80094fa:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80094fe:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009502:	f000 bc2d 	b.w	8009d60 <_svfprintf_r+0x13a0>
 8009506:	2300      	movs	r3, #0
 8009508:	9308      	str	r3, [sp, #32]
 800950a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800950c:	ad52      	add	r5, sp, #328	; 0x148
 800950e:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009512:	1e6b      	subs	r3, r5, #1
 8009514:	9307      	str	r3, [sp, #28]
 8009516:	220a      	movs	r2, #10
 8009518:	2300      	movs	r3, #0
 800951a:	4630      	mov	r0, r6
 800951c:	4639      	mov	r1, r7
 800951e:	f7f7 fcd7 	bl	8000ed0 <__aeabi_uldivmod>
 8009522:	9b08      	ldr	r3, [sp, #32]
 8009524:	3230      	adds	r2, #48	; 0x30
 8009526:	3301      	adds	r3, #1
 8009528:	f805 2c01 	strb.w	r2, [r5, #-1]
 800952c:	9308      	str	r3, [sp, #32]
 800952e:	f1ba 0f00 	cmp.w	sl, #0
 8009532:	d019      	beq.n	8009568 <_svfprintf_r+0xba8>
 8009534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009536:	9a08      	ldr	r2, [sp, #32]
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	429a      	cmp	r2, r3
 800953c:	d114      	bne.n	8009568 <_svfprintf_r+0xba8>
 800953e:	2aff      	cmp	r2, #255	; 0xff
 8009540:	d012      	beq.n	8009568 <_svfprintf_r+0xba8>
 8009542:	2f00      	cmp	r7, #0
 8009544:	bf08      	it	eq
 8009546:	2e0a      	cmpeq	r6, #10
 8009548:	d30e      	bcc.n	8009568 <_svfprintf_r+0xba8>
 800954a:	9b07      	ldr	r3, [sp, #28]
 800954c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800954e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009550:	1a9b      	subs	r3, r3, r2
 8009552:	4618      	mov	r0, r3
 8009554:	9307      	str	r3, [sp, #28]
 8009556:	f003 ff18 	bl	800d38a <strncpy>
 800955a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800955c:	785d      	ldrb	r5, [r3, #1]
 800955e:	b1ed      	cbz	r5, 800959c <_svfprintf_r+0xbdc>
 8009560:	3301      	adds	r3, #1
 8009562:	930e      	str	r3, [sp, #56]	; 0x38
 8009564:	2300      	movs	r3, #0
 8009566:	9308      	str	r3, [sp, #32]
 8009568:	220a      	movs	r2, #10
 800956a:	2300      	movs	r3, #0
 800956c:	4630      	mov	r0, r6
 800956e:	4639      	mov	r1, r7
 8009570:	f7f7 fcae 	bl	8000ed0 <__aeabi_uldivmod>
 8009574:	2f00      	cmp	r7, #0
 8009576:	bf08      	it	eq
 8009578:	2e0a      	cmpeq	r6, #10
 800957a:	d20b      	bcs.n	8009594 <_svfprintf_r+0xbd4>
 800957c:	2700      	movs	r7, #0
 800957e:	9b07      	ldr	r3, [sp, #28]
 8009580:	aa52      	add	r2, sp, #328	; 0x148
 8009582:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009586:	4646      	mov	r6, r8
 8009588:	eba2 0803 	sub.w	r8, r2, r3
 800958c:	463d      	mov	r5, r7
 800958e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009592:	e520      	b.n	8008fd6 <_svfprintf_r+0x616>
 8009594:	4606      	mov	r6, r0
 8009596:	460f      	mov	r7, r1
 8009598:	9d07      	ldr	r5, [sp, #28]
 800959a:	e7ba      	b.n	8009512 <_svfprintf_r+0xb52>
 800959c:	9508      	str	r5, [sp, #32]
 800959e:	e7e3      	b.n	8009568 <_svfprintf_r+0xba8>
 80095a0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80095a2:	f006 030f 	and.w	r3, r6, #15
 80095a6:	5cd3      	ldrb	r3, [r2, r3]
 80095a8:	9a07      	ldr	r2, [sp, #28]
 80095aa:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80095ae:	0933      	lsrs	r3, r6, #4
 80095b0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80095b4:	9207      	str	r2, [sp, #28]
 80095b6:	093a      	lsrs	r2, r7, #4
 80095b8:	461e      	mov	r6, r3
 80095ba:	4617      	mov	r7, r2
 80095bc:	ea56 0307 	orrs.w	r3, r6, r7
 80095c0:	d1ee      	bne.n	80095a0 <_svfprintf_r+0xbe0>
 80095c2:	e7db      	b.n	800957c <_svfprintf_r+0xbbc>
 80095c4:	b933      	cbnz	r3, 80095d4 <_svfprintf_r+0xc14>
 80095c6:	f01a 0f01 	tst.w	sl, #1
 80095ca:	d003      	beq.n	80095d4 <_svfprintf_r+0xc14>
 80095cc:	2330      	movs	r3, #48	; 0x30
 80095ce:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80095d2:	e794      	b.n	80094fe <_svfprintf_r+0xb3e>
 80095d4:	ab52      	add	r3, sp, #328	; 0x148
 80095d6:	e3c3      	b.n	8009d60 <_svfprintf_r+0x13a0>
 80095d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095da:	2b00      	cmp	r3, #0
 80095dc:	f000 838a 	beq.w	8009cf4 <_svfprintf_r+0x1334>
 80095e0:	2000      	movs	r0, #0
 80095e2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80095e6:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80095ea:	960a      	str	r6, [sp, #40]	; 0x28
 80095ec:	f7ff bb3f 	b.w	8008c6e <_svfprintf_r+0x2ae>
 80095f0:	2010      	movs	r0, #16
 80095f2:	2b07      	cmp	r3, #7
 80095f4:	4402      	add	r2, r0
 80095f6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80095fa:	6060      	str	r0, [r4, #4]
 80095fc:	dd08      	ble.n	8009610 <_svfprintf_r+0xc50>
 80095fe:	4659      	mov	r1, fp
 8009600:	4648      	mov	r0, r9
 8009602:	aa26      	add	r2, sp, #152	; 0x98
 8009604:	f003 fed4 	bl	800d3b0 <__ssprint_r>
 8009608:	2800      	cmp	r0, #0
 800960a:	f040 8351 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800960e:	a929      	add	r1, sp, #164	; 0xa4
 8009610:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009612:	460c      	mov	r4, r1
 8009614:	3b10      	subs	r3, #16
 8009616:	9317      	str	r3, [sp, #92]	; 0x5c
 8009618:	e4f9      	b.n	800900e <_svfprintf_r+0x64e>
 800961a:	460c      	mov	r4, r1
 800961c:	e513      	b.n	8009046 <_svfprintf_r+0x686>
 800961e:	4659      	mov	r1, fp
 8009620:	4648      	mov	r0, r9
 8009622:	aa26      	add	r2, sp, #152	; 0x98
 8009624:	f003 fec4 	bl	800d3b0 <__ssprint_r>
 8009628:	2800      	cmp	r0, #0
 800962a:	f040 8341 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800962e:	ac29      	add	r4, sp, #164	; 0xa4
 8009630:	e51b      	b.n	800906a <_svfprintf_r+0x6aa>
 8009632:	4659      	mov	r1, fp
 8009634:	4648      	mov	r0, r9
 8009636:	aa26      	add	r2, sp, #152	; 0x98
 8009638:	f003 feba 	bl	800d3b0 <__ssprint_r>
 800963c:	2800      	cmp	r0, #0
 800963e:	f040 8337 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009642:	ac29      	add	r4, sp, #164	; 0xa4
 8009644:	e521      	b.n	800908a <_svfprintf_r+0x6ca>
 8009646:	2010      	movs	r0, #16
 8009648:	2b07      	cmp	r3, #7
 800964a:	4402      	add	r2, r0
 800964c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009650:	6060      	str	r0, [r4, #4]
 8009652:	dd08      	ble.n	8009666 <_svfprintf_r+0xca6>
 8009654:	4659      	mov	r1, fp
 8009656:	4648      	mov	r0, r9
 8009658:	aa26      	add	r2, sp, #152	; 0x98
 800965a:	f003 fea9 	bl	800d3b0 <__ssprint_r>
 800965e:	2800      	cmp	r0, #0
 8009660:	f040 8326 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009664:	a929      	add	r1, sp, #164	; 0xa4
 8009666:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009668:	460c      	mov	r4, r1
 800966a:	3b10      	subs	r3, #16
 800966c:	9317      	str	r3, [sp, #92]	; 0x5c
 800966e:	e515      	b.n	800909c <_svfprintf_r+0x6dc>
 8009670:	460c      	mov	r4, r1
 8009672:	e52f      	b.n	80090d4 <_svfprintf_r+0x714>
 8009674:	2010      	movs	r0, #16
 8009676:	2b07      	cmp	r3, #7
 8009678:	4402      	add	r2, r0
 800967a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800967e:	6060      	str	r0, [r4, #4]
 8009680:	dd08      	ble.n	8009694 <_svfprintf_r+0xcd4>
 8009682:	4659      	mov	r1, fp
 8009684:	4648      	mov	r0, r9
 8009686:	aa26      	add	r2, sp, #152	; 0x98
 8009688:	f003 fe92 	bl	800d3b0 <__ssprint_r>
 800968c:	2800      	cmp	r0, #0
 800968e:	f040 830f 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009692:	a929      	add	r1, sp, #164	; 0xa4
 8009694:	460c      	mov	r4, r1
 8009696:	3e10      	subs	r6, #16
 8009698:	e520      	b.n	80090dc <_svfprintf_r+0x71c>
 800969a:	460c      	mov	r4, r1
 800969c:	e546      	b.n	800912c <_svfprintf_r+0x76c>
 800969e:	bf00      	nop
 80096a0:	0800fbbc 	.word	0x0800fbbc
 80096a4:	0800fbcd 	.word	0x0800fbcd
 80096a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096aa:	2b65      	cmp	r3, #101	; 0x65
 80096ac:	f340 824a 	ble.w	8009b44 <_svfprintf_r+0x1184>
 80096b0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80096b4:	2200      	movs	r2, #0
 80096b6:	2300      	movs	r3, #0
 80096b8:	f7f7 f976 	bl	80009a8 <__aeabi_dcmpeq>
 80096bc:	2800      	cmp	r0, #0
 80096be:	d06a      	beq.n	8009796 <_svfprintf_r+0xdd6>
 80096c0:	4b6f      	ldr	r3, [pc, #444]	; (8009880 <_svfprintf_r+0xec0>)
 80096c2:	6023      	str	r3, [r4, #0]
 80096c4:	2301      	movs	r3, #1
 80096c6:	441e      	add	r6, r3
 80096c8:	6063      	str	r3, [r4, #4]
 80096ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80096cc:	9628      	str	r6, [sp, #160]	; 0xa0
 80096ce:	3301      	adds	r3, #1
 80096d0:	2b07      	cmp	r3, #7
 80096d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80096d4:	dc38      	bgt.n	8009748 <_svfprintf_r+0xd88>
 80096d6:	3408      	adds	r4, #8
 80096d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80096da:	9a08      	ldr	r2, [sp, #32]
 80096dc:	4293      	cmp	r3, r2
 80096de:	db03      	blt.n	80096e8 <_svfprintf_r+0xd28>
 80096e0:	f01a 0f01 	tst.w	sl, #1
 80096e4:	f43f ad33 	beq.w	800914e <_svfprintf_r+0x78e>
 80096e8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80096ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80096ec:	6023      	str	r3, [r4, #0]
 80096ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096f0:	6063      	str	r3, [r4, #4]
 80096f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80096f4:	4413      	add	r3, r2
 80096f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80096f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80096fa:	3301      	adds	r3, #1
 80096fc:	2b07      	cmp	r3, #7
 80096fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8009700:	dc2c      	bgt.n	800975c <_svfprintf_r+0xd9c>
 8009702:	3408      	adds	r4, #8
 8009704:	9b08      	ldr	r3, [sp, #32]
 8009706:	1e5d      	subs	r5, r3, #1
 8009708:	2d00      	cmp	r5, #0
 800970a:	f77f ad20 	ble.w	800914e <_svfprintf_r+0x78e>
 800970e:	f04f 0810 	mov.w	r8, #16
 8009712:	4e5c      	ldr	r6, [pc, #368]	; (8009884 <_svfprintf_r+0xec4>)
 8009714:	2d10      	cmp	r5, #16
 8009716:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800971a:	f104 0108 	add.w	r1, r4, #8
 800971e:	f103 0301 	add.w	r3, r3, #1
 8009722:	6026      	str	r6, [r4, #0]
 8009724:	dc24      	bgt.n	8009770 <_svfprintf_r+0xdb0>
 8009726:	6065      	str	r5, [r4, #4]
 8009728:	2b07      	cmp	r3, #7
 800972a:	4415      	add	r5, r2
 800972c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009730:	f340 829c 	ble.w	8009c6c <_svfprintf_r+0x12ac>
 8009734:	4659      	mov	r1, fp
 8009736:	4648      	mov	r0, r9
 8009738:	aa26      	add	r2, sp, #152	; 0x98
 800973a:	f003 fe39 	bl	800d3b0 <__ssprint_r>
 800973e:	2800      	cmp	r0, #0
 8009740:	f040 82b6 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009744:	ac29      	add	r4, sp, #164	; 0xa4
 8009746:	e502      	b.n	800914e <_svfprintf_r+0x78e>
 8009748:	4659      	mov	r1, fp
 800974a:	4648      	mov	r0, r9
 800974c:	aa26      	add	r2, sp, #152	; 0x98
 800974e:	f003 fe2f 	bl	800d3b0 <__ssprint_r>
 8009752:	2800      	cmp	r0, #0
 8009754:	f040 82ac 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009758:	ac29      	add	r4, sp, #164	; 0xa4
 800975a:	e7bd      	b.n	80096d8 <_svfprintf_r+0xd18>
 800975c:	4659      	mov	r1, fp
 800975e:	4648      	mov	r0, r9
 8009760:	aa26      	add	r2, sp, #152	; 0x98
 8009762:	f003 fe25 	bl	800d3b0 <__ssprint_r>
 8009766:	2800      	cmp	r0, #0
 8009768:	f040 82a2 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800976c:	ac29      	add	r4, sp, #164	; 0xa4
 800976e:	e7c9      	b.n	8009704 <_svfprintf_r+0xd44>
 8009770:	3210      	adds	r2, #16
 8009772:	2b07      	cmp	r3, #7
 8009774:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009778:	f8c4 8004 	str.w	r8, [r4, #4]
 800977c:	dd08      	ble.n	8009790 <_svfprintf_r+0xdd0>
 800977e:	4659      	mov	r1, fp
 8009780:	4648      	mov	r0, r9
 8009782:	aa26      	add	r2, sp, #152	; 0x98
 8009784:	f003 fe14 	bl	800d3b0 <__ssprint_r>
 8009788:	2800      	cmp	r0, #0
 800978a:	f040 8291 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800978e:	a929      	add	r1, sp, #164	; 0xa4
 8009790:	460c      	mov	r4, r1
 8009792:	3d10      	subs	r5, #16
 8009794:	e7be      	b.n	8009714 <_svfprintf_r+0xd54>
 8009796:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009798:	2b00      	cmp	r3, #0
 800979a:	dc75      	bgt.n	8009888 <_svfprintf_r+0xec8>
 800979c:	4b38      	ldr	r3, [pc, #224]	; (8009880 <_svfprintf_r+0xec0>)
 800979e:	6023      	str	r3, [r4, #0]
 80097a0:	2301      	movs	r3, #1
 80097a2:	441e      	add	r6, r3
 80097a4:	6063      	str	r3, [r4, #4]
 80097a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80097a8:	9628      	str	r6, [sp, #160]	; 0xa0
 80097aa:	3301      	adds	r3, #1
 80097ac:	2b07      	cmp	r3, #7
 80097ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80097b0:	dc3e      	bgt.n	8009830 <_svfprintf_r+0xe70>
 80097b2:	3408      	adds	r4, #8
 80097b4:	9908      	ldr	r1, [sp, #32]
 80097b6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80097b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80097ba:	430a      	orrs	r2, r1
 80097bc:	f00a 0101 	and.w	r1, sl, #1
 80097c0:	430a      	orrs	r2, r1
 80097c2:	f43f acc4 	beq.w	800914e <_svfprintf_r+0x78e>
 80097c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80097c8:	6022      	str	r2, [r4, #0]
 80097ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097cc:	4413      	add	r3, r2
 80097ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80097d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80097d2:	6062      	str	r2, [r4, #4]
 80097d4:	3301      	adds	r3, #1
 80097d6:	2b07      	cmp	r3, #7
 80097d8:	9327      	str	r3, [sp, #156]	; 0x9c
 80097da:	dc33      	bgt.n	8009844 <_svfprintf_r+0xe84>
 80097dc:	3408      	adds	r4, #8
 80097de:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80097e0:	2d00      	cmp	r5, #0
 80097e2:	da1c      	bge.n	800981e <_svfprintf_r+0xe5e>
 80097e4:	4623      	mov	r3, r4
 80097e6:	f04f 0810 	mov.w	r8, #16
 80097ea:	4e26      	ldr	r6, [pc, #152]	; (8009884 <_svfprintf_r+0xec4>)
 80097ec:	426d      	negs	r5, r5
 80097ee:	2d10      	cmp	r5, #16
 80097f0:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80097f4:	f104 0408 	add.w	r4, r4, #8
 80097f8:	f102 0201 	add.w	r2, r2, #1
 80097fc:	601e      	str	r6, [r3, #0]
 80097fe:	dc2b      	bgt.n	8009858 <_svfprintf_r+0xe98>
 8009800:	605d      	str	r5, [r3, #4]
 8009802:	2a07      	cmp	r2, #7
 8009804:	440d      	add	r5, r1
 8009806:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800980a:	dd08      	ble.n	800981e <_svfprintf_r+0xe5e>
 800980c:	4659      	mov	r1, fp
 800980e:	4648      	mov	r0, r9
 8009810:	aa26      	add	r2, sp, #152	; 0x98
 8009812:	f003 fdcd 	bl	800d3b0 <__ssprint_r>
 8009816:	2800      	cmp	r0, #0
 8009818:	f040 824a 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 800981c:	ac29      	add	r4, sp, #164	; 0xa4
 800981e:	9b07      	ldr	r3, [sp, #28]
 8009820:	9a08      	ldr	r2, [sp, #32]
 8009822:	6023      	str	r3, [r4, #0]
 8009824:	9b08      	ldr	r3, [sp, #32]
 8009826:	6063      	str	r3, [r4, #4]
 8009828:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800982a:	4413      	add	r3, r2
 800982c:	9328      	str	r3, [sp, #160]	; 0xa0
 800982e:	e487      	b.n	8009140 <_svfprintf_r+0x780>
 8009830:	4659      	mov	r1, fp
 8009832:	4648      	mov	r0, r9
 8009834:	aa26      	add	r2, sp, #152	; 0x98
 8009836:	f003 fdbb 	bl	800d3b0 <__ssprint_r>
 800983a:	2800      	cmp	r0, #0
 800983c:	f040 8238 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009840:	ac29      	add	r4, sp, #164	; 0xa4
 8009842:	e7b7      	b.n	80097b4 <_svfprintf_r+0xdf4>
 8009844:	4659      	mov	r1, fp
 8009846:	4648      	mov	r0, r9
 8009848:	aa26      	add	r2, sp, #152	; 0x98
 800984a:	f003 fdb1 	bl	800d3b0 <__ssprint_r>
 800984e:	2800      	cmp	r0, #0
 8009850:	f040 822e 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009854:	ac29      	add	r4, sp, #164	; 0xa4
 8009856:	e7c2      	b.n	80097de <_svfprintf_r+0xe1e>
 8009858:	3110      	adds	r1, #16
 800985a:	2a07      	cmp	r2, #7
 800985c:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8009860:	f8c3 8004 	str.w	r8, [r3, #4]
 8009864:	dd08      	ble.n	8009878 <_svfprintf_r+0xeb8>
 8009866:	4659      	mov	r1, fp
 8009868:	4648      	mov	r0, r9
 800986a:	aa26      	add	r2, sp, #152	; 0x98
 800986c:	f003 fda0 	bl	800d3b0 <__ssprint_r>
 8009870:	2800      	cmp	r0, #0
 8009872:	f040 821d 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009876:	ac29      	add	r4, sp, #164	; 0xa4
 8009878:	4623      	mov	r3, r4
 800987a:	3d10      	subs	r5, #16
 800987c:	e7b7      	b.n	80097ee <_svfprintf_r+0xe2e>
 800987e:	bf00      	nop
 8009880:	0800fbde 	.word	0x0800fbde
 8009884:	0800fbf0 	.word	0x0800fbf0
 8009888:	9b08      	ldr	r3, [sp, #32]
 800988a:	42ab      	cmp	r3, r5
 800988c:	bfa8      	it	ge
 800988e:	462b      	movge	r3, r5
 8009890:	2b00      	cmp	r3, #0
 8009892:	4698      	mov	r8, r3
 8009894:	dd0b      	ble.n	80098ae <_svfprintf_r+0xeee>
 8009896:	9b07      	ldr	r3, [sp, #28]
 8009898:	4446      	add	r6, r8
 800989a:	e9c4 3800 	strd	r3, r8, [r4]
 800989e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098a0:	9628      	str	r6, [sp, #160]	; 0xa0
 80098a2:	3301      	adds	r3, #1
 80098a4:	2b07      	cmp	r3, #7
 80098a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80098a8:	f300 808f 	bgt.w	80099ca <_svfprintf_r+0x100a>
 80098ac:	3408      	adds	r4, #8
 80098ae:	f1b8 0f00 	cmp.w	r8, #0
 80098b2:	bfb4      	ite	lt
 80098b4:	462e      	movlt	r6, r5
 80098b6:	eba5 0608 	subge.w	r6, r5, r8
 80098ba:	2e00      	cmp	r6, #0
 80098bc:	dd1c      	ble.n	80098f8 <_svfprintf_r+0xf38>
 80098be:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8009b40 <_svfprintf_r+0x1180>
 80098c2:	2e10      	cmp	r6, #16
 80098c4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098c8:	f104 0108 	add.w	r1, r4, #8
 80098cc:	f103 0301 	add.w	r3, r3, #1
 80098d0:	f8c4 8000 	str.w	r8, [r4]
 80098d4:	f300 8083 	bgt.w	80099de <_svfprintf_r+0x101e>
 80098d8:	6066      	str	r6, [r4, #4]
 80098da:	2b07      	cmp	r3, #7
 80098dc:	4416      	add	r6, r2
 80098de:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80098e2:	f340 808f 	ble.w	8009a04 <_svfprintf_r+0x1044>
 80098e6:	4659      	mov	r1, fp
 80098e8:	4648      	mov	r0, r9
 80098ea:	aa26      	add	r2, sp, #152	; 0x98
 80098ec:	f003 fd60 	bl	800d3b0 <__ssprint_r>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	f040 81dd 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 80098f6:	ac29      	add	r4, sp, #164	; 0xa4
 80098f8:	9b07      	ldr	r3, [sp, #28]
 80098fa:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80098fe:	441d      	add	r5, r3
 8009900:	d00c      	beq.n	800991c <_svfprintf_r+0xf5c>
 8009902:	4e8f      	ldr	r6, [pc, #572]	; (8009b40 <_svfprintf_r+0x1180>)
 8009904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009906:	2b00      	cmp	r3, #0
 8009908:	d17e      	bne.n	8009a08 <_svfprintf_r+0x1048>
 800990a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990c:	2b00      	cmp	r3, #0
 800990e:	d17e      	bne.n	8009a0e <_svfprintf_r+0x104e>
 8009910:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009914:	4413      	add	r3, r2
 8009916:	429d      	cmp	r5, r3
 8009918:	bf28      	it	cs
 800991a:	461d      	movcs	r5, r3
 800991c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800991e:	9a08      	ldr	r2, [sp, #32]
 8009920:	4293      	cmp	r3, r2
 8009922:	db02      	blt.n	800992a <_svfprintf_r+0xf6a>
 8009924:	f01a 0f01 	tst.w	sl, #1
 8009928:	d00e      	beq.n	8009948 <_svfprintf_r+0xf88>
 800992a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800992c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800992e:	6023      	str	r3, [r4, #0]
 8009930:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009932:	6063      	str	r3, [r4, #4]
 8009934:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009936:	4413      	add	r3, r2
 8009938:	9328      	str	r3, [sp, #160]	; 0xa0
 800993a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800993c:	3301      	adds	r3, #1
 800993e:	2b07      	cmp	r3, #7
 8009940:	9327      	str	r3, [sp, #156]	; 0x9c
 8009942:	f300 80e8 	bgt.w	8009b16 <_svfprintf_r+0x1156>
 8009946:	3408      	adds	r4, #8
 8009948:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800994a:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800994e:	440b      	add	r3, r1
 8009950:	1b8e      	subs	r6, r1, r6
 8009952:	1b5a      	subs	r2, r3, r5
 8009954:	4296      	cmp	r6, r2
 8009956:	bfa8      	it	ge
 8009958:	4616      	movge	r6, r2
 800995a:	2e00      	cmp	r6, #0
 800995c:	dd0b      	ble.n	8009976 <_svfprintf_r+0xfb6>
 800995e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009960:	e9c4 5600 	strd	r5, r6, [r4]
 8009964:	4433      	add	r3, r6
 8009966:	9328      	str	r3, [sp, #160]	; 0xa0
 8009968:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800996a:	3301      	adds	r3, #1
 800996c:	2b07      	cmp	r3, #7
 800996e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009970:	f300 80db 	bgt.w	8009b2a <_svfprintf_r+0x116a>
 8009974:	3408      	adds	r4, #8
 8009976:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009978:	9b08      	ldr	r3, [sp, #32]
 800997a:	2e00      	cmp	r6, #0
 800997c:	eba3 0505 	sub.w	r5, r3, r5
 8009980:	bfa8      	it	ge
 8009982:	1bad      	subge	r5, r5, r6
 8009984:	2d00      	cmp	r5, #0
 8009986:	f77f abe2 	ble.w	800914e <_svfprintf_r+0x78e>
 800998a:	f04f 0810 	mov.w	r8, #16
 800998e:	4e6c      	ldr	r6, [pc, #432]	; (8009b40 <_svfprintf_r+0x1180>)
 8009990:	2d10      	cmp	r5, #16
 8009992:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009996:	f104 0108 	add.w	r1, r4, #8
 800999a:	f103 0301 	add.w	r3, r3, #1
 800999e:	6026      	str	r6, [r4, #0]
 80099a0:	f77f aec1 	ble.w	8009726 <_svfprintf_r+0xd66>
 80099a4:	3210      	adds	r2, #16
 80099a6:	2b07      	cmp	r3, #7
 80099a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099ac:	f8c4 8004 	str.w	r8, [r4, #4]
 80099b0:	dd08      	ble.n	80099c4 <_svfprintf_r+0x1004>
 80099b2:	4659      	mov	r1, fp
 80099b4:	4648      	mov	r0, r9
 80099b6:	aa26      	add	r2, sp, #152	; 0x98
 80099b8:	f003 fcfa 	bl	800d3b0 <__ssprint_r>
 80099bc:	2800      	cmp	r0, #0
 80099be:	f040 8177 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 80099c2:	a929      	add	r1, sp, #164	; 0xa4
 80099c4:	460c      	mov	r4, r1
 80099c6:	3d10      	subs	r5, #16
 80099c8:	e7e2      	b.n	8009990 <_svfprintf_r+0xfd0>
 80099ca:	4659      	mov	r1, fp
 80099cc:	4648      	mov	r0, r9
 80099ce:	aa26      	add	r2, sp, #152	; 0x98
 80099d0:	f003 fcee 	bl	800d3b0 <__ssprint_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	f040 816b 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 80099da:	ac29      	add	r4, sp, #164	; 0xa4
 80099dc:	e767      	b.n	80098ae <_svfprintf_r+0xeee>
 80099de:	2010      	movs	r0, #16
 80099e0:	2b07      	cmp	r3, #7
 80099e2:	4402      	add	r2, r0
 80099e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80099e8:	6060      	str	r0, [r4, #4]
 80099ea:	dd08      	ble.n	80099fe <_svfprintf_r+0x103e>
 80099ec:	4659      	mov	r1, fp
 80099ee:	4648      	mov	r0, r9
 80099f0:	aa26      	add	r2, sp, #152	; 0x98
 80099f2:	f003 fcdd 	bl	800d3b0 <__ssprint_r>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	f040 815a 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 80099fc:	a929      	add	r1, sp, #164	; 0xa4
 80099fe:	460c      	mov	r4, r1
 8009a00:	3e10      	subs	r6, #16
 8009a02:	e75e      	b.n	80098c2 <_svfprintf_r+0xf02>
 8009a04:	460c      	mov	r4, r1
 8009a06:	e777      	b.n	80098f8 <_svfprintf_r+0xf38>
 8009a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d052      	beq.n	8009ab4 <_svfprintf_r+0x10f4>
 8009a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a10:	3b01      	subs	r3, #1
 8009a12:	930c      	str	r3, [sp, #48]	; 0x30
 8009a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009a1c:	6063      	str	r3, [r4, #4]
 8009a1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a20:	4413      	add	r3, r2
 8009a22:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a26:	3301      	adds	r3, #1
 8009a28:	2b07      	cmp	r3, #7
 8009a2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a2c:	dc49      	bgt.n	8009ac2 <_svfprintf_r+0x1102>
 8009a2e:	3408      	adds	r4, #8
 8009a30:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8009a34:	eb03 0802 	add.w	r8, r3, r2
 8009a38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a3a:	eba8 0805 	sub.w	r8, r8, r5
 8009a3e:	781b      	ldrb	r3, [r3, #0]
 8009a40:	4598      	cmp	r8, r3
 8009a42:	bfa8      	it	ge
 8009a44:	4698      	movge	r8, r3
 8009a46:	f1b8 0f00 	cmp.w	r8, #0
 8009a4a:	dd0a      	ble.n	8009a62 <_svfprintf_r+0x10a2>
 8009a4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a4e:	e9c4 5800 	strd	r5, r8, [r4]
 8009a52:	4443      	add	r3, r8
 8009a54:	9328      	str	r3, [sp, #160]	; 0xa0
 8009a56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009a58:	3301      	adds	r3, #1
 8009a5a:	2b07      	cmp	r3, #7
 8009a5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8009a5e:	dc3a      	bgt.n	8009ad6 <_svfprintf_r+0x1116>
 8009a60:	3408      	adds	r4, #8
 8009a62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a64:	f1b8 0f00 	cmp.w	r8, #0
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	bfb4      	ite	lt
 8009a6c:	4698      	movlt	r8, r3
 8009a6e:	eba3 0808 	subge.w	r8, r3, r8
 8009a72:	f1b8 0f00 	cmp.w	r8, #0
 8009a76:	dd19      	ble.n	8009aac <_svfprintf_r+0x10ec>
 8009a78:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8009a7c:	f1b8 0f10 	cmp.w	r8, #16
 8009a80:	f102 0201 	add.w	r2, r2, #1
 8009a84:	f104 0108 	add.w	r1, r4, #8
 8009a88:	6026      	str	r6, [r4, #0]
 8009a8a:	dc2e      	bgt.n	8009aea <_svfprintf_r+0x112a>
 8009a8c:	4443      	add	r3, r8
 8009a8e:	2a07      	cmp	r2, #7
 8009a90:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009a94:	f8c4 8004 	str.w	r8, [r4, #4]
 8009a98:	dd3b      	ble.n	8009b12 <_svfprintf_r+0x1152>
 8009a9a:	4659      	mov	r1, fp
 8009a9c:	4648      	mov	r0, r9
 8009a9e:	aa26      	add	r2, sp, #152	; 0x98
 8009aa0:	f003 fc86 	bl	800d3b0 <__ssprint_r>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	f040 8103 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009aaa:	ac29      	add	r4, sp, #164	; 0xa4
 8009aac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	441d      	add	r5, r3
 8009ab2:	e727      	b.n	8009904 <_svfprintf_r+0xf44>
 8009ab4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	930e      	str	r3, [sp, #56]	; 0x38
 8009aba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009abc:	3b01      	subs	r3, #1
 8009abe:	930d      	str	r3, [sp, #52]	; 0x34
 8009ac0:	e7a8      	b.n	8009a14 <_svfprintf_r+0x1054>
 8009ac2:	4659      	mov	r1, fp
 8009ac4:	4648      	mov	r0, r9
 8009ac6:	aa26      	add	r2, sp, #152	; 0x98
 8009ac8:	f003 fc72 	bl	800d3b0 <__ssprint_r>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	f040 80ef 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009ad2:	ac29      	add	r4, sp, #164	; 0xa4
 8009ad4:	e7ac      	b.n	8009a30 <_svfprintf_r+0x1070>
 8009ad6:	4659      	mov	r1, fp
 8009ad8:	4648      	mov	r0, r9
 8009ada:	aa26      	add	r2, sp, #152	; 0x98
 8009adc:	f003 fc68 	bl	800d3b0 <__ssprint_r>
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	f040 80e5 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009ae6:	ac29      	add	r4, sp, #164	; 0xa4
 8009ae8:	e7bb      	b.n	8009a62 <_svfprintf_r+0x10a2>
 8009aea:	2010      	movs	r0, #16
 8009aec:	2a07      	cmp	r2, #7
 8009aee:	4403      	add	r3, r0
 8009af0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8009af4:	6060      	str	r0, [r4, #4]
 8009af6:	dd08      	ble.n	8009b0a <_svfprintf_r+0x114a>
 8009af8:	4659      	mov	r1, fp
 8009afa:	4648      	mov	r0, r9
 8009afc:	aa26      	add	r2, sp, #152	; 0x98
 8009afe:	f003 fc57 	bl	800d3b0 <__ssprint_r>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	f040 80d4 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009b08:	a929      	add	r1, sp, #164	; 0xa4
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	f1a8 0810 	sub.w	r8, r8, #16
 8009b10:	e7b2      	b.n	8009a78 <_svfprintf_r+0x10b8>
 8009b12:	460c      	mov	r4, r1
 8009b14:	e7ca      	b.n	8009aac <_svfprintf_r+0x10ec>
 8009b16:	4659      	mov	r1, fp
 8009b18:	4648      	mov	r0, r9
 8009b1a:	aa26      	add	r2, sp, #152	; 0x98
 8009b1c:	f003 fc48 	bl	800d3b0 <__ssprint_r>
 8009b20:	2800      	cmp	r0, #0
 8009b22:	f040 80c5 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009b26:	ac29      	add	r4, sp, #164	; 0xa4
 8009b28:	e70e      	b.n	8009948 <_svfprintf_r+0xf88>
 8009b2a:	4659      	mov	r1, fp
 8009b2c:	4648      	mov	r0, r9
 8009b2e:	aa26      	add	r2, sp, #152	; 0x98
 8009b30:	f003 fc3e 	bl	800d3b0 <__ssprint_r>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	f040 80bb 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009b3a:	ac29      	add	r4, sp, #164	; 0xa4
 8009b3c:	e71b      	b.n	8009976 <_svfprintf_r+0xfb6>
 8009b3e:	bf00      	nop
 8009b40:	0800fbf0 	.word	0x0800fbf0
 8009b44:	9a08      	ldr	r2, [sp, #32]
 8009b46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b48:	2a01      	cmp	r2, #1
 8009b4a:	9a07      	ldr	r2, [sp, #28]
 8009b4c:	f106 0601 	add.w	r6, r6, #1
 8009b50:	6022      	str	r2, [r4, #0]
 8009b52:	f04f 0201 	mov.w	r2, #1
 8009b56:	f103 0301 	add.w	r3, r3, #1
 8009b5a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8009b5e:	f104 0508 	add.w	r5, r4, #8
 8009b62:	6062      	str	r2, [r4, #4]
 8009b64:	dc02      	bgt.n	8009b6c <_svfprintf_r+0x11ac>
 8009b66:	f01a 0f01 	tst.w	sl, #1
 8009b6a:	d07a      	beq.n	8009c62 <_svfprintf_r+0x12a2>
 8009b6c:	2b07      	cmp	r3, #7
 8009b6e:	dd08      	ble.n	8009b82 <_svfprintf_r+0x11c2>
 8009b70:	4659      	mov	r1, fp
 8009b72:	4648      	mov	r0, r9
 8009b74:	aa26      	add	r2, sp, #152	; 0x98
 8009b76:	f003 fc1b 	bl	800d3b0 <__ssprint_r>
 8009b7a:	2800      	cmp	r0, #0
 8009b7c:	f040 8098 	bne.w	8009cb0 <_svfprintf_r+0x12f0>
 8009b80:	ad29      	add	r5, sp, #164	; 0xa4
 8009b82:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b86:	602b      	str	r3, [r5, #0]
 8009b88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b8a:	606b      	str	r3, [r5, #4]
 8009b8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b8e:	4413      	add	r3, r2
 8009b90:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b94:	3301      	adds	r3, #1
 8009b96:	2b07      	cmp	r3, #7
 8009b98:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b9a:	dc32      	bgt.n	8009c02 <_svfprintf_r+0x1242>
 8009b9c:	3508      	adds	r5, #8
 8009b9e:	9b08      	ldr	r3, [sp, #32]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009ba6:	1e5c      	subs	r4, r3, #1
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f7f6 fefd 	bl	80009a8 <__aeabi_dcmpeq>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	d130      	bne.n	8009c14 <_svfprintf_r+0x1254>
 8009bb2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8009bb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bb6:	9807      	ldr	r0, [sp, #28]
 8009bb8:	9a08      	ldr	r2, [sp, #32]
 8009bba:	3101      	adds	r1, #1
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	3001      	adds	r0, #1
 8009bc0:	4413      	add	r3, r2
 8009bc2:	2907      	cmp	r1, #7
 8009bc4:	e9c5 0400 	strd	r0, r4, [r5]
 8009bc8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8009bcc:	dd4c      	ble.n	8009c68 <_svfprintf_r+0x12a8>
 8009bce:	4659      	mov	r1, fp
 8009bd0:	4648      	mov	r0, r9
 8009bd2:	aa26      	add	r2, sp, #152	; 0x98
 8009bd4:	f003 fbec 	bl	800d3b0 <__ssprint_r>
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	d169      	bne.n	8009cb0 <_svfprintf_r+0x12f0>
 8009bdc:	ad29      	add	r5, sp, #164	; 0xa4
 8009bde:	ab22      	add	r3, sp, #136	; 0x88
 8009be0:	602b      	str	r3, [r5, #0]
 8009be2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009be4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009be6:	606b      	str	r3, [r5, #4]
 8009be8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009bea:	4413      	add	r3, r2
 8009bec:	9328      	str	r3, [sp, #160]	; 0xa0
 8009bee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	2b07      	cmp	r3, #7
 8009bf4:	9327      	str	r3, [sp, #156]	; 0x9c
 8009bf6:	f73f ad9d 	bgt.w	8009734 <_svfprintf_r+0xd74>
 8009bfa:	f105 0408 	add.w	r4, r5, #8
 8009bfe:	f7ff baa6 	b.w	800914e <_svfprintf_r+0x78e>
 8009c02:	4659      	mov	r1, fp
 8009c04:	4648      	mov	r0, r9
 8009c06:	aa26      	add	r2, sp, #152	; 0x98
 8009c08:	f003 fbd2 	bl	800d3b0 <__ssprint_r>
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d14f      	bne.n	8009cb0 <_svfprintf_r+0x12f0>
 8009c10:	ad29      	add	r5, sp, #164	; 0xa4
 8009c12:	e7c4      	b.n	8009b9e <_svfprintf_r+0x11de>
 8009c14:	2c00      	cmp	r4, #0
 8009c16:	dde2      	ble.n	8009bde <_svfprintf_r+0x121e>
 8009c18:	f04f 0810 	mov.w	r8, #16
 8009c1c:	4e51      	ldr	r6, [pc, #324]	; (8009d64 <_svfprintf_r+0x13a4>)
 8009c1e:	2c10      	cmp	r4, #16
 8009c20:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c24:	f105 0108 	add.w	r1, r5, #8
 8009c28:	f103 0301 	add.w	r3, r3, #1
 8009c2c:	602e      	str	r6, [r5, #0]
 8009c2e:	dc07      	bgt.n	8009c40 <_svfprintf_r+0x1280>
 8009c30:	606c      	str	r4, [r5, #4]
 8009c32:	2b07      	cmp	r3, #7
 8009c34:	4414      	add	r4, r2
 8009c36:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8009c3a:	dcc8      	bgt.n	8009bce <_svfprintf_r+0x120e>
 8009c3c:	460d      	mov	r5, r1
 8009c3e:	e7ce      	b.n	8009bde <_svfprintf_r+0x121e>
 8009c40:	3210      	adds	r2, #16
 8009c42:	2b07      	cmp	r3, #7
 8009c44:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009c48:	f8c5 8004 	str.w	r8, [r5, #4]
 8009c4c:	dd06      	ble.n	8009c5c <_svfprintf_r+0x129c>
 8009c4e:	4659      	mov	r1, fp
 8009c50:	4648      	mov	r0, r9
 8009c52:	aa26      	add	r2, sp, #152	; 0x98
 8009c54:	f003 fbac 	bl	800d3b0 <__ssprint_r>
 8009c58:	bb50      	cbnz	r0, 8009cb0 <_svfprintf_r+0x12f0>
 8009c5a:	a929      	add	r1, sp, #164	; 0xa4
 8009c5c:	460d      	mov	r5, r1
 8009c5e:	3c10      	subs	r4, #16
 8009c60:	e7dd      	b.n	8009c1e <_svfprintf_r+0x125e>
 8009c62:	2b07      	cmp	r3, #7
 8009c64:	ddbb      	ble.n	8009bde <_svfprintf_r+0x121e>
 8009c66:	e7b2      	b.n	8009bce <_svfprintf_r+0x120e>
 8009c68:	3508      	adds	r5, #8
 8009c6a:	e7b8      	b.n	8009bde <_svfprintf_r+0x121e>
 8009c6c:	460c      	mov	r4, r1
 8009c6e:	f7ff ba6e 	b.w	800914e <_svfprintf_r+0x78e>
 8009c72:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009c76:	1a9d      	subs	r5, r3, r2
 8009c78:	2d00      	cmp	r5, #0
 8009c7a:	f77f aa6c 	ble.w	8009156 <_svfprintf_r+0x796>
 8009c7e:	f04f 0810 	mov.w	r8, #16
 8009c82:	4e39      	ldr	r6, [pc, #228]	; (8009d68 <_svfprintf_r+0x13a8>)
 8009c84:	2d10      	cmp	r5, #16
 8009c86:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009c8a:	6026      	str	r6, [r4, #0]
 8009c8c:	f103 0301 	add.w	r3, r3, #1
 8009c90:	dc17      	bgt.n	8009cc2 <_svfprintf_r+0x1302>
 8009c92:	6065      	str	r5, [r4, #4]
 8009c94:	2b07      	cmp	r3, #7
 8009c96:	4415      	add	r5, r2
 8009c98:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009c9c:	f77f aa5b 	ble.w	8009156 <_svfprintf_r+0x796>
 8009ca0:	4659      	mov	r1, fp
 8009ca2:	4648      	mov	r0, r9
 8009ca4:	aa26      	add	r2, sp, #152	; 0x98
 8009ca6:	f003 fb83 	bl	800d3b0 <__ssprint_r>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	f43f aa53 	beq.w	8009156 <_svfprintf_r+0x796>
 8009cb0:	2f00      	cmp	r7, #0
 8009cb2:	f43f a87e 	beq.w	8008db2 <_svfprintf_r+0x3f2>
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	4648      	mov	r0, r9
 8009cba:	f002 fb3d 	bl	800c338 <_free_r>
 8009cbe:	f7ff b878 	b.w	8008db2 <_svfprintf_r+0x3f2>
 8009cc2:	3210      	adds	r2, #16
 8009cc4:	2b07      	cmp	r3, #7
 8009cc6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009cca:	f8c4 8004 	str.w	r8, [r4, #4]
 8009cce:	dc02      	bgt.n	8009cd6 <_svfprintf_r+0x1316>
 8009cd0:	3408      	adds	r4, #8
 8009cd2:	3d10      	subs	r5, #16
 8009cd4:	e7d6      	b.n	8009c84 <_svfprintf_r+0x12c4>
 8009cd6:	4659      	mov	r1, fp
 8009cd8:	4648      	mov	r0, r9
 8009cda:	aa26      	add	r2, sp, #152	; 0x98
 8009cdc:	f003 fb68 	bl	800d3b0 <__ssprint_r>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	d1e5      	bne.n	8009cb0 <_svfprintf_r+0x12f0>
 8009ce4:	ac29      	add	r4, sp, #164	; 0xa4
 8009ce6:	e7f4      	b.n	8009cd2 <_svfprintf_r+0x1312>
 8009ce8:	4639      	mov	r1, r7
 8009cea:	4648      	mov	r0, r9
 8009cec:	f002 fb24 	bl	800c338 <_free_r>
 8009cf0:	f7ff ba48 	b.w	8009184 <_svfprintf_r+0x7c4>
 8009cf4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f43f a85b 	beq.w	8008db2 <_svfprintf_r+0x3f2>
 8009cfc:	4659      	mov	r1, fp
 8009cfe:	4648      	mov	r0, r9
 8009d00:	aa26      	add	r2, sp, #152	; 0x98
 8009d02:	f003 fb55 	bl	800d3b0 <__ssprint_r>
 8009d06:	f7ff b854 	b.w	8008db2 <_svfprintf_r+0x3f2>
 8009d0a:	ea56 0207 	orrs.w	r2, r6, r7
 8009d0e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8009d12:	f43f ab54 	beq.w	80093be <_svfprintf_r+0x9fe>
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	f43f abea 	beq.w	80094f0 <_svfprintf_r+0xb30>
 8009d1c:	2b02      	cmp	r3, #2
 8009d1e:	ab52      	add	r3, sp, #328	; 0x148
 8009d20:	9307      	str	r3, [sp, #28]
 8009d22:	f43f ac3d 	beq.w	80095a0 <_svfprintf_r+0xbe0>
 8009d26:	9907      	ldr	r1, [sp, #28]
 8009d28:	f006 0307 	and.w	r3, r6, #7
 8009d2c:	460a      	mov	r2, r1
 8009d2e:	3330      	adds	r3, #48	; 0x30
 8009d30:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8009d34:	9207      	str	r2, [sp, #28]
 8009d36:	08f2      	lsrs	r2, r6, #3
 8009d38:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8009d3c:	08f8      	lsrs	r0, r7, #3
 8009d3e:	4616      	mov	r6, r2
 8009d40:	4607      	mov	r7, r0
 8009d42:	ea56 0207 	orrs.w	r2, r6, r7
 8009d46:	d1ee      	bne.n	8009d26 <_svfprintf_r+0x1366>
 8009d48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d4a:	07d2      	lsls	r2, r2, #31
 8009d4c:	f57f ac16 	bpl.w	800957c <_svfprintf_r+0xbbc>
 8009d50:	2b30      	cmp	r3, #48	; 0x30
 8009d52:	f43f ac13 	beq.w	800957c <_svfprintf_r+0xbbc>
 8009d56:	2330      	movs	r3, #48	; 0x30
 8009d58:	9a07      	ldr	r2, [sp, #28]
 8009d5a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009d5e:	1e8b      	subs	r3, r1, #2
 8009d60:	9307      	str	r3, [sp, #28]
 8009d62:	e40b      	b.n	800957c <_svfprintf_r+0xbbc>
 8009d64:	0800fbf0 	.word	0x0800fbf0
 8009d68:	0800fbe0 	.word	0x0800fbe0

08009d6c <sysconf>:
 8009d6c:	2808      	cmp	r0, #8
 8009d6e:	b508      	push	{r3, lr}
 8009d70:	d006      	beq.n	8009d80 <sysconf+0x14>
 8009d72:	f7fe fa85 	bl	8008280 <__errno>
 8009d76:	2316      	movs	r3, #22
 8009d78:	6003      	str	r3, [r0, #0]
 8009d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d7e:	bd08      	pop	{r3, pc}
 8009d80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009d84:	e7fb      	b.n	8009d7e <sysconf+0x12>
	...

08009d88 <_vfprintf_r>:
 8009d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8c:	b0d3      	sub	sp, #332	; 0x14c
 8009d8e:	468a      	mov	sl, r1
 8009d90:	4691      	mov	r9, r2
 8009d92:	461c      	mov	r4, r3
 8009d94:	461e      	mov	r6, r3
 8009d96:	4683      	mov	fp, r0
 8009d98:	f002 fcf8 	bl	800c78c <_localeconv_r>
 8009d9c:	6803      	ldr	r3, [r0, #0]
 8009d9e:	4618      	mov	r0, r3
 8009da0:	9318      	str	r3, [sp, #96]	; 0x60
 8009da2:	f7f6 f9d5 	bl	8000150 <strlen>
 8009da6:	9012      	str	r0, [sp, #72]	; 0x48
 8009da8:	f1bb 0f00 	cmp.w	fp, #0
 8009dac:	d005      	beq.n	8009dba <_vfprintf_r+0x32>
 8009dae:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8009db2:	b913      	cbnz	r3, 8009dba <_vfprintf_r+0x32>
 8009db4:	4658      	mov	r0, fp
 8009db6:	f002 fa2f 	bl	800c218 <__sinit>
 8009dba:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009dbe:	07da      	lsls	r2, r3, #31
 8009dc0:	d407      	bmi.n	8009dd2 <_vfprintf_r+0x4a>
 8009dc2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009dc6:	059b      	lsls	r3, r3, #22
 8009dc8:	d403      	bmi.n	8009dd2 <_vfprintf_r+0x4a>
 8009dca:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009dce:	f002 fce3 	bl	800c798 <__retarget_lock_acquire_recursive>
 8009dd2:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8009dd6:	049f      	lsls	r7, r3, #18
 8009dd8:	d409      	bmi.n	8009dee <_vfprintf_r+0x66>
 8009dda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009dde:	f8aa 300c 	strh.w	r3, [sl, #12]
 8009de2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009de6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009dea:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8009dee:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009df2:	071d      	lsls	r5, r3, #28
 8009df4:	d502      	bpl.n	8009dfc <_vfprintf_r+0x74>
 8009df6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009dfa:	b9c3      	cbnz	r3, 8009e2e <_vfprintf_r+0xa6>
 8009dfc:	4651      	mov	r1, sl
 8009dfe:	4658      	mov	r0, fp
 8009e00:	f001 fa5c 	bl	800b2bc <__swsetup_r>
 8009e04:	b198      	cbz	r0, 8009e2e <_vfprintf_r+0xa6>
 8009e06:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009e0a:	07dc      	lsls	r4, r3, #31
 8009e0c:	d506      	bpl.n	8009e1c <_vfprintf_r+0x94>
 8009e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8009e12:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e14:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009e16:	b053      	add	sp, #332	; 0x14c
 8009e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e1c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009e20:	0598      	lsls	r0, r3, #22
 8009e22:	d4f4      	bmi.n	8009e0e <_vfprintf_r+0x86>
 8009e24:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009e28:	f002 fcb7 	bl	800c79a <__retarget_lock_release_recursive>
 8009e2c:	e7ef      	b.n	8009e0e <_vfprintf_r+0x86>
 8009e2e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009e32:	f003 021a 	and.w	r2, r3, #26
 8009e36:	2a0a      	cmp	r2, #10
 8009e38:	d115      	bne.n	8009e66 <_vfprintf_r+0xde>
 8009e3a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8009e3e:	2a00      	cmp	r2, #0
 8009e40:	db11      	blt.n	8009e66 <_vfprintf_r+0xde>
 8009e42:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8009e46:	07d1      	lsls	r1, r2, #31
 8009e48:	d405      	bmi.n	8009e56 <_vfprintf_r+0xce>
 8009e4a:	059a      	lsls	r2, r3, #22
 8009e4c:	d403      	bmi.n	8009e56 <_vfprintf_r+0xce>
 8009e4e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009e52:	f002 fca2 	bl	800c79a <__retarget_lock_release_recursive>
 8009e56:	4623      	mov	r3, r4
 8009e58:	464a      	mov	r2, r9
 8009e5a:	4651      	mov	r1, sl
 8009e5c:	4658      	mov	r0, fp
 8009e5e:	f001 f9b3 	bl	800b1c8 <__sbprintf>
 8009e62:	9013      	str	r0, [sp, #76]	; 0x4c
 8009e64:	e7d6      	b.n	8009e14 <_vfprintf_r+0x8c>
 8009e66:	2500      	movs	r5, #0
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009e70:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009e74:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009e78:	ac29      	add	r4, sp, #164	; 0xa4
 8009e7a:	9426      	str	r4, [sp, #152]	; 0x98
 8009e7c:	9508      	str	r5, [sp, #32]
 8009e7e:	950e      	str	r5, [sp, #56]	; 0x38
 8009e80:	9516      	str	r5, [sp, #88]	; 0x58
 8009e82:	9519      	str	r5, [sp, #100]	; 0x64
 8009e84:	9513      	str	r5, [sp, #76]	; 0x4c
 8009e86:	464b      	mov	r3, r9
 8009e88:	461d      	mov	r5, r3
 8009e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e8e:	b10a      	cbz	r2, 8009e94 <_vfprintf_r+0x10c>
 8009e90:	2a25      	cmp	r2, #37	; 0x25
 8009e92:	d1f9      	bne.n	8009e88 <_vfprintf_r+0x100>
 8009e94:	ebb5 0709 	subs.w	r7, r5, r9
 8009e98:	d00d      	beq.n	8009eb6 <_vfprintf_r+0x12e>
 8009e9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e9c:	e9c4 9700 	strd	r9, r7, [r4]
 8009ea0:	443b      	add	r3, r7
 8009ea2:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ea4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	2b07      	cmp	r3, #7
 8009eaa:	9327      	str	r3, [sp, #156]	; 0x9c
 8009eac:	dc7a      	bgt.n	8009fa4 <_vfprintf_r+0x21c>
 8009eae:	3408      	adds	r4, #8
 8009eb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009eb2:	443b      	add	r3, r7
 8009eb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8009eb6:	782b      	ldrb	r3, [r5, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f001 813d 	beq.w	800b138 <_vfprintf_r+0x13b0>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ec4:	4698      	mov	r8, r3
 8009ec6:	270a      	movs	r7, #10
 8009ec8:	212b      	movs	r1, #43	; 0x2b
 8009eca:	3501      	adds	r5, #1
 8009ecc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009ed0:	9207      	str	r2, [sp, #28]
 8009ed2:	9314      	str	r3, [sp, #80]	; 0x50
 8009ed4:	462a      	mov	r2, r5
 8009ed6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009eda:	930b      	str	r3, [sp, #44]	; 0x2c
 8009edc:	4613      	mov	r3, r2
 8009ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee2:	3b20      	subs	r3, #32
 8009ee4:	2b5a      	cmp	r3, #90	; 0x5a
 8009ee6:	f200 85a6 	bhi.w	800aa36 <_vfprintf_r+0xcae>
 8009eea:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009eee:	007e      	.short	0x007e
 8009ef0:	05a405a4 	.word	0x05a405a4
 8009ef4:	05a40086 	.word	0x05a40086
 8009ef8:	05a405a4 	.word	0x05a405a4
 8009efc:	05a40065 	.word	0x05a40065
 8009f00:	008905a4 	.word	0x008905a4
 8009f04:	05a40093 	.word	0x05a40093
 8009f08:	00960090 	.word	0x00960090
 8009f0c:	00b205a4 	.word	0x00b205a4
 8009f10:	00b500b5 	.word	0x00b500b5
 8009f14:	00b500b5 	.word	0x00b500b5
 8009f18:	00b500b5 	.word	0x00b500b5
 8009f1c:	00b500b5 	.word	0x00b500b5
 8009f20:	05a400b5 	.word	0x05a400b5
 8009f24:	05a405a4 	.word	0x05a405a4
 8009f28:	05a405a4 	.word	0x05a405a4
 8009f2c:	05a405a4 	.word	0x05a405a4
 8009f30:	05a4011f 	.word	0x05a4011f
 8009f34:	00f500e2 	.word	0x00f500e2
 8009f38:	011f011f 	.word	0x011f011f
 8009f3c:	05a4011f 	.word	0x05a4011f
 8009f40:	05a405a4 	.word	0x05a405a4
 8009f44:	00c505a4 	.word	0x00c505a4
 8009f48:	05a405a4 	.word	0x05a405a4
 8009f4c:	05a40484 	.word	0x05a40484
 8009f50:	05a405a4 	.word	0x05a405a4
 8009f54:	05a404cb 	.word	0x05a404cb
 8009f58:	05a404ec 	.word	0x05a404ec
 8009f5c:	050b05a4 	.word	0x050b05a4
 8009f60:	05a405a4 	.word	0x05a405a4
 8009f64:	05a405a4 	.word	0x05a405a4
 8009f68:	05a405a4 	.word	0x05a405a4
 8009f6c:	05a405a4 	.word	0x05a405a4
 8009f70:	05a4011f 	.word	0x05a4011f
 8009f74:	00f700e2 	.word	0x00f700e2
 8009f78:	011f011f 	.word	0x011f011f
 8009f7c:	00c8011f 	.word	0x00c8011f
 8009f80:	00dc00f7 	.word	0x00dc00f7
 8009f84:	00d505a4 	.word	0x00d505a4
 8009f88:	046105a4 	.word	0x046105a4
 8009f8c:	04ba0486 	.word	0x04ba0486
 8009f90:	05a400dc 	.word	0x05a400dc
 8009f94:	007c04cb 	.word	0x007c04cb
 8009f98:	05a404ee 	.word	0x05a404ee
 8009f9c:	052805a4 	.word	0x052805a4
 8009fa0:	007c05a4 	.word	0x007c05a4
 8009fa4:	4651      	mov	r1, sl
 8009fa6:	4658      	mov	r0, fp
 8009fa8:	aa26      	add	r2, sp, #152	; 0x98
 8009faa:	f003 fa7c 	bl	800d4a6 <__sprint_r>
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f040 8127 	bne.w	800a202 <_vfprintf_r+0x47a>
 8009fb4:	ac29      	add	r4, sp, #164	; 0xa4
 8009fb6:	e77b      	b.n	8009eb0 <_vfprintf_r+0x128>
 8009fb8:	4658      	mov	r0, fp
 8009fba:	f002 fbe7 	bl	800c78c <_localeconv_r>
 8009fbe:	6843      	ldr	r3, [r0, #4]
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	9319      	str	r3, [sp, #100]	; 0x64
 8009fc4:	f7f6 f8c4 	bl	8000150 <strlen>
 8009fc8:	9016      	str	r0, [sp, #88]	; 0x58
 8009fca:	4658      	mov	r0, fp
 8009fcc:	f002 fbde 	bl	800c78c <_localeconv_r>
 8009fd0:	6883      	ldr	r3, [r0, #8]
 8009fd2:	212b      	movs	r1, #43	; 0x2b
 8009fd4:	930e      	str	r3, [sp, #56]	; 0x38
 8009fd6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009fd8:	b12b      	cbz	r3, 8009fe6 <_vfprintf_r+0x25e>
 8009fda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fdc:	b11b      	cbz	r3, 8009fe6 <_vfprintf_r+0x25e>
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	b10b      	cbz	r3, 8009fe6 <_vfprintf_r+0x25e>
 8009fe2:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8009fe6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009fe8:	e774      	b.n	8009ed4 <_vfprintf_r+0x14c>
 8009fea:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1f9      	bne.n	8009fe6 <_vfprintf_r+0x25e>
 8009ff2:	2320      	movs	r3, #32
 8009ff4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009ff8:	e7f5      	b.n	8009fe6 <_vfprintf_r+0x25e>
 8009ffa:	f048 0801 	orr.w	r8, r8, #1
 8009ffe:	e7f2      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a000:	f856 3b04 	ldr.w	r3, [r6], #4
 800a004:	2b00      	cmp	r3, #0
 800a006:	9314      	str	r3, [sp, #80]	; 0x50
 800a008:	daed      	bge.n	8009fe6 <_vfprintf_r+0x25e>
 800a00a:	425b      	negs	r3, r3
 800a00c:	9314      	str	r3, [sp, #80]	; 0x50
 800a00e:	f048 0804 	orr.w	r8, r8, #4
 800a012:	e7e8      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a014:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800a018:	e7e5      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a01a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a01c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a020:	2a2a      	cmp	r2, #42	; 0x2a
 800a022:	920b      	str	r2, [sp, #44]	; 0x2c
 800a024:	d112      	bne.n	800a04c <_vfprintf_r+0x2c4>
 800a026:	f856 0b04 	ldr.w	r0, [r6], #4
 800a02a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a02c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800a030:	9207      	str	r2, [sp, #28]
 800a032:	e7d8      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a034:	9807      	ldr	r0, [sp, #28]
 800a036:	fb07 2200 	mla	r2, r7, r0, r2
 800a03a:	9207      	str	r2, [sp, #28]
 800a03c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a040:	920b      	str	r2, [sp, #44]	; 0x2c
 800a042:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a044:	3a30      	subs	r2, #48	; 0x30
 800a046:	2a09      	cmp	r2, #9
 800a048:	d9f4      	bls.n	800a034 <_vfprintf_r+0x2ac>
 800a04a:	e748      	b.n	8009ede <_vfprintf_r+0x156>
 800a04c:	2200      	movs	r2, #0
 800a04e:	9207      	str	r2, [sp, #28]
 800a050:	e7f7      	b.n	800a042 <_vfprintf_r+0x2ba>
 800a052:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a056:	e7c6      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a058:	2200      	movs	r2, #0
 800a05a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a05c:	9214      	str	r2, [sp, #80]	; 0x50
 800a05e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a060:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a062:	3a30      	subs	r2, #48	; 0x30
 800a064:	fb07 2200 	mla	r2, r7, r0, r2
 800a068:	9214      	str	r2, [sp, #80]	; 0x50
 800a06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a06e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a070:	3a30      	subs	r2, #48	; 0x30
 800a072:	2a09      	cmp	r2, #9
 800a074:	d9f3      	bls.n	800a05e <_vfprintf_r+0x2d6>
 800a076:	e732      	b.n	8009ede <_vfprintf_r+0x156>
 800a078:	f048 0808 	orr.w	r8, r8, #8
 800a07c:	e7b3      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a07e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	2b68      	cmp	r3, #104	; 0x68
 800a084:	bf01      	itttt	eq
 800a086:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800a088:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a08c:	3301      	addeq	r3, #1
 800a08e:	930f      	streq	r3, [sp, #60]	; 0x3c
 800a090:	bf18      	it	ne
 800a092:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a096:	e7a6      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	2b6c      	cmp	r3, #108	; 0x6c
 800a09e:	d105      	bne.n	800a0ac <_vfprintf_r+0x324>
 800a0a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0a6:	f048 0820 	orr.w	r8, r8, #32
 800a0aa:	e79c      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a0ac:	f048 0810 	orr.w	r8, r8, #16
 800a0b0:	e799      	b.n	8009fe6 <_vfprintf_r+0x25e>
 800a0b2:	4632      	mov	r2, r6
 800a0b4:	2000      	movs	r0, #0
 800a0b6:	f852 3b04 	ldr.w	r3, [r2], #4
 800a0ba:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a0be:	920a      	str	r2, [sp, #40]	; 0x28
 800a0c0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	4607      	mov	r7, r0
 800a0c8:	4606      	mov	r6, r0
 800a0ca:	4605      	mov	r5, r0
 800a0cc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800a0d0:	9307      	str	r3, [sp, #28]
 800a0d2:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a0d6:	e1b4      	b.n	800a442 <_vfprintf_r+0x6ba>
 800a0d8:	f048 0810 	orr.w	r8, r8, #16
 800a0dc:	f018 0f20 	tst.w	r8, #32
 800a0e0:	d011      	beq.n	800a106 <_vfprintf_r+0x37e>
 800a0e2:	3607      	adds	r6, #7
 800a0e4:	f026 0307 	bic.w	r3, r6, #7
 800a0e8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a0ec:	930a      	str	r3, [sp, #40]	; 0x28
 800a0ee:	2e00      	cmp	r6, #0
 800a0f0:	f177 0300 	sbcs.w	r3, r7, #0
 800a0f4:	da05      	bge.n	800a102 <_vfprintf_r+0x37a>
 800a0f6:	232d      	movs	r3, #45	; 0x2d
 800a0f8:	4276      	negs	r6, r6
 800a0fa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a0fe:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a102:	2301      	movs	r3, #1
 800a104:	e388      	b.n	800a818 <_vfprintf_r+0xa90>
 800a106:	1d33      	adds	r3, r6, #4
 800a108:	f018 0f10 	tst.w	r8, #16
 800a10c:	930a      	str	r3, [sp, #40]	; 0x28
 800a10e:	d002      	beq.n	800a116 <_vfprintf_r+0x38e>
 800a110:	6836      	ldr	r6, [r6, #0]
 800a112:	17f7      	asrs	r7, r6, #31
 800a114:	e7eb      	b.n	800a0ee <_vfprintf_r+0x366>
 800a116:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a11a:	6836      	ldr	r6, [r6, #0]
 800a11c:	d001      	beq.n	800a122 <_vfprintf_r+0x39a>
 800a11e:	b236      	sxth	r6, r6
 800a120:	e7f7      	b.n	800a112 <_vfprintf_r+0x38a>
 800a122:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a126:	bf18      	it	ne
 800a128:	b276      	sxtbne	r6, r6
 800a12a:	e7f2      	b.n	800a112 <_vfprintf_r+0x38a>
 800a12c:	3607      	adds	r6, #7
 800a12e:	f026 0307 	bic.w	r3, r6, #7
 800a132:	4619      	mov	r1, r3
 800a134:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a138:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a13c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a140:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a144:	910a      	str	r1, [sp, #40]	; 0x28
 800a146:	f04f 32ff 	mov.w	r2, #4294967295
 800a14a:	4630      	mov	r0, r6
 800a14c:	4629      	mov	r1, r5
 800a14e:	4b3c      	ldr	r3, [pc, #240]	; (800a240 <_vfprintf_r+0x4b8>)
 800a150:	f7f6 fc5c 	bl	8000a0c <__aeabi_dcmpun>
 800a154:	bb00      	cbnz	r0, 800a198 <_vfprintf_r+0x410>
 800a156:	f04f 32ff 	mov.w	r2, #4294967295
 800a15a:	4630      	mov	r0, r6
 800a15c:	4629      	mov	r1, r5
 800a15e:	4b38      	ldr	r3, [pc, #224]	; (800a240 <_vfprintf_r+0x4b8>)
 800a160:	f7f6 fc36 	bl	80009d0 <__aeabi_dcmple>
 800a164:	b9c0      	cbnz	r0, 800a198 <_vfprintf_r+0x410>
 800a166:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a16a:	2200      	movs	r2, #0
 800a16c:	2300      	movs	r3, #0
 800a16e:	f7f6 fc25 	bl	80009bc <__aeabi_dcmplt>
 800a172:	b110      	cbz	r0, 800a17a <_vfprintf_r+0x3f2>
 800a174:	232d      	movs	r3, #45	; 0x2d
 800a176:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a17a:	4a32      	ldr	r2, [pc, #200]	; (800a244 <_vfprintf_r+0x4bc>)
 800a17c:	4832      	ldr	r0, [pc, #200]	; (800a248 <_vfprintf_r+0x4c0>)
 800a17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a180:	2700      	movs	r7, #0
 800a182:	2b47      	cmp	r3, #71	; 0x47
 800a184:	bfd4      	ite	le
 800a186:	4691      	movle	r9, r2
 800a188:	4681      	movgt	r9, r0
 800a18a:	2303      	movs	r3, #3
 800a18c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a190:	9307      	str	r3, [sp, #28]
 800a192:	463e      	mov	r6, r7
 800a194:	f001 b80e 	b.w	800b1b4 <_vfprintf_r+0x142c>
 800a198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a19c:	4610      	mov	r0, r2
 800a19e:	4619      	mov	r1, r3
 800a1a0:	f7f6 fc34 	bl	8000a0c <__aeabi_dcmpun>
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	b148      	cbz	r0, 800a1bc <_vfprintf_r+0x434>
 800a1a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1aa:	4a28      	ldr	r2, [pc, #160]	; (800a24c <_vfprintf_r+0x4c4>)
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	bfb8      	it	lt
 800a1b0:	232d      	movlt	r3, #45	; 0x2d
 800a1b2:	4827      	ldr	r0, [pc, #156]	; (800a250 <_vfprintf_r+0x4c8>)
 800a1b4:	bfb8      	it	lt
 800a1b6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a1ba:	e7e0      	b.n	800a17e <_vfprintf_r+0x3f6>
 800a1bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1be:	f023 0320 	bic.w	r3, r3, #32
 800a1c2:	2b41      	cmp	r3, #65	; 0x41
 800a1c4:	930c      	str	r3, [sp, #48]	; 0x30
 800a1c6:	d12e      	bne.n	800a226 <_vfprintf_r+0x49e>
 800a1c8:	2330      	movs	r3, #48	; 0x30
 800a1ca:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a1ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1d0:	f048 0802 	orr.w	r8, r8, #2
 800a1d4:	2b61      	cmp	r3, #97	; 0x61
 800a1d6:	bf0c      	ite	eq
 800a1d8:	2378      	moveq	r3, #120	; 0x78
 800a1da:	2358      	movne	r3, #88	; 0x58
 800a1dc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a1e0:	9b07      	ldr	r3, [sp, #28]
 800a1e2:	2b63      	cmp	r3, #99	; 0x63
 800a1e4:	dd36      	ble.n	800a254 <_vfprintf_r+0x4cc>
 800a1e6:	4658      	mov	r0, fp
 800a1e8:	1c59      	adds	r1, r3, #1
 800a1ea:	f7fe f87b 	bl	80082e4 <_malloc_r>
 800a1ee:	4681      	mov	r9, r0
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	f040 8201 	bne.w	800a5f8 <_vfprintf_r+0x870>
 800a1f6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1fe:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a202:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a206:	07d9      	lsls	r1, r3, #31
 800a208:	d407      	bmi.n	800a21a <_vfprintf_r+0x492>
 800a20a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a20e:	059a      	lsls	r2, r3, #22
 800a210:	d403      	bmi.n	800a21a <_vfprintf_r+0x492>
 800a212:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a216:	f002 fac0 	bl	800c79a <__retarget_lock_release_recursive>
 800a21a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a21e:	065b      	lsls	r3, r3, #25
 800a220:	f57f adf8 	bpl.w	8009e14 <_vfprintf_r+0x8c>
 800a224:	e5f3      	b.n	8009e0e <_vfprintf_r+0x86>
 800a226:	9b07      	ldr	r3, [sp, #28]
 800a228:	3301      	adds	r3, #1
 800a22a:	f000 81e7 	beq.w	800a5fc <_vfprintf_r+0x874>
 800a22e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a230:	2b47      	cmp	r3, #71	; 0x47
 800a232:	d111      	bne.n	800a258 <_vfprintf_r+0x4d0>
 800a234:	9b07      	ldr	r3, [sp, #28]
 800a236:	b97b      	cbnz	r3, 800a258 <_vfprintf_r+0x4d0>
 800a238:	461f      	mov	r7, r3
 800a23a:	2301      	movs	r3, #1
 800a23c:	9307      	str	r3, [sp, #28]
 800a23e:	e00b      	b.n	800a258 <_vfprintf_r+0x4d0>
 800a240:	7fefffff 	.word	0x7fefffff
 800a244:	0800fbac 	.word	0x0800fbac
 800a248:	0800fbb0 	.word	0x0800fbb0
 800a24c:	0800fbb4 	.word	0x0800fbb4
 800a250:	0800fbb8 	.word	0x0800fbb8
 800a254:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a258:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800a25c:	9315      	str	r3, [sp, #84]	; 0x54
 800a25e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a260:	1e1d      	subs	r5, r3, #0
 800a262:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a264:	9308      	str	r3, [sp, #32]
 800a266:	bfb7      	itett	lt
 800a268:	462b      	movlt	r3, r5
 800a26a:	2300      	movge	r3, #0
 800a26c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800a270:	232d      	movlt	r3, #45	; 0x2d
 800a272:	931c      	str	r3, [sp, #112]	; 0x70
 800a274:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a276:	2b41      	cmp	r3, #65	; 0x41
 800a278:	f040 81d8 	bne.w	800a62c <_vfprintf_r+0x8a4>
 800a27c:	aa20      	add	r2, sp, #128	; 0x80
 800a27e:	4629      	mov	r1, r5
 800a280:	9808      	ldr	r0, [sp, #32]
 800a282:	f003 f80b 	bl	800d29c <frexp>
 800a286:	2200      	movs	r2, #0
 800a288:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a28c:	f7f6 f924 	bl	80004d8 <__aeabi_dmul>
 800a290:	4602      	mov	r2, r0
 800a292:	460b      	mov	r3, r1
 800a294:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a298:	2200      	movs	r2, #0
 800a29a:	2300      	movs	r3, #0
 800a29c:	f7f6 fb84 	bl	80009a8 <__aeabi_dcmpeq>
 800a2a0:	b108      	cbz	r0, 800a2a6 <_vfprintf_r+0x51e>
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	9320      	str	r3, [sp, #128]	; 0x80
 800a2a6:	4bb2      	ldr	r3, [pc, #712]	; (800a570 <_vfprintf_r+0x7e8>)
 800a2a8:	4eb2      	ldr	r6, [pc, #712]	; (800a574 <_vfprintf_r+0x7ec>)
 800a2aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a2ac:	464d      	mov	r5, r9
 800a2ae:	2a61      	cmp	r2, #97	; 0x61
 800a2b0:	bf18      	it	ne
 800a2b2:	461e      	movne	r6, r3
 800a2b4:	9b07      	ldr	r3, [sp, #28]
 800a2b6:	9617      	str	r6, [sp, #92]	; 0x5c
 800a2b8:	1e5e      	subs	r6, r3, #1
 800a2ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	4bad      	ldr	r3, [pc, #692]	; (800a578 <_vfprintf_r+0x7f0>)
 800a2c2:	f7f6 f909 	bl	80004d8 <__aeabi_dmul>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2ce:	f7f6 fbb3 	bl	8000a38 <__aeabi_d2iz>
 800a2d2:	901d      	str	r0, [sp, #116]	; 0x74
 800a2d4:	f7f6 f896 	bl	8000404 <__aeabi_i2d>
 800a2d8:	4602      	mov	r2, r0
 800a2da:	460b      	mov	r3, r1
 800a2dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2e0:	f7f5 ff42 	bl	8000168 <__aeabi_dsub>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2ee:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a2f0:	960d      	str	r6, [sp, #52]	; 0x34
 800a2f2:	5c9b      	ldrb	r3, [r3, r2]
 800a2f4:	f805 3b01 	strb.w	r3, [r5], #1
 800a2f8:	1c73      	adds	r3, r6, #1
 800a2fa:	d006      	beq.n	800a30a <_vfprintf_r+0x582>
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	2300      	movs	r3, #0
 800a300:	3e01      	subs	r6, #1
 800a302:	f7f6 fb51 	bl	80009a8 <__aeabi_dcmpeq>
 800a306:	2800      	cmp	r0, #0
 800a308:	d0d7      	beq.n	800a2ba <_vfprintf_r+0x532>
 800a30a:	2200      	movs	r2, #0
 800a30c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a310:	4b9a      	ldr	r3, [pc, #616]	; (800a57c <_vfprintf_r+0x7f4>)
 800a312:	f7f6 fb71 	bl	80009f8 <__aeabi_dcmpgt>
 800a316:	b960      	cbnz	r0, 800a332 <_vfprintf_r+0x5aa>
 800a318:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a31c:	2200      	movs	r2, #0
 800a31e:	4b97      	ldr	r3, [pc, #604]	; (800a57c <_vfprintf_r+0x7f4>)
 800a320:	f7f6 fb42 	bl	80009a8 <__aeabi_dcmpeq>
 800a324:	2800      	cmp	r0, #0
 800a326:	f000 817c 	beq.w	800a622 <_vfprintf_r+0x89a>
 800a32a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a32c:	07da      	lsls	r2, r3, #31
 800a32e:	f140 8178 	bpl.w	800a622 <_vfprintf_r+0x89a>
 800a332:	2030      	movs	r0, #48	; 0x30
 800a334:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a336:	9524      	str	r5, [sp, #144]	; 0x90
 800a338:	7bd9      	ldrb	r1, [r3, #15]
 800a33a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a33c:	1e53      	subs	r3, r2, #1
 800a33e:	9324      	str	r3, [sp, #144]	; 0x90
 800a340:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800a344:	428b      	cmp	r3, r1
 800a346:	f000 815b 	beq.w	800a600 <_vfprintf_r+0x878>
 800a34a:	2b39      	cmp	r3, #57	; 0x39
 800a34c:	bf0b      	itete	eq
 800a34e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800a350:	3301      	addne	r3, #1
 800a352:	7a9b      	ldrbeq	r3, [r3, #10]
 800a354:	b2db      	uxtbne	r3, r3
 800a356:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a35a:	eba5 0309 	sub.w	r3, r5, r9
 800a35e:	9308      	str	r3, [sp, #32]
 800a360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a362:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a364:	2b47      	cmp	r3, #71	; 0x47
 800a366:	f040 81ae 	bne.w	800a6c6 <_vfprintf_r+0x93e>
 800a36a:	1ceb      	adds	r3, r5, #3
 800a36c:	db03      	blt.n	800a376 <_vfprintf_r+0x5ee>
 800a36e:	9b07      	ldr	r3, [sp, #28]
 800a370:	429d      	cmp	r5, r3
 800a372:	f340 81d3 	ble.w	800a71c <_vfprintf_r+0x994>
 800a376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a378:	3b02      	subs	r3, #2
 800a37a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a37c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a37e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800a382:	f021 0120 	bic.w	r1, r1, #32
 800a386:	2941      	cmp	r1, #65	; 0x41
 800a388:	bf08      	it	eq
 800a38a:	320f      	addeq	r2, #15
 800a38c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a390:	bf06      	itte	eq
 800a392:	b2d2      	uxtbeq	r2, r2
 800a394:	2101      	moveq	r1, #1
 800a396:	2100      	movne	r1, #0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800a39e:	bfb4      	ite	lt
 800a3a0:	222d      	movlt	r2, #45	; 0x2d
 800a3a2:	222b      	movge	r2, #43	; 0x2b
 800a3a4:	9320      	str	r3, [sp, #128]	; 0x80
 800a3a6:	bfb8      	it	lt
 800a3a8:	f1c5 0301 	rsblt	r3, r5, #1
 800a3ac:	2b09      	cmp	r3, #9
 800a3ae:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800a3b2:	f340 81a1 	ble.w	800a6f8 <_vfprintf_r+0x970>
 800a3b6:	260a      	movs	r6, #10
 800a3b8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800a3bc:	fb93 f5f6 	sdiv	r5, r3, r6
 800a3c0:	4611      	mov	r1, r2
 800a3c2:	fb06 3015 	mls	r0, r6, r5, r3
 800a3c6:	3030      	adds	r0, #48	; 0x30
 800a3c8:	f801 0c01 	strb.w	r0, [r1, #-1]
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	2863      	cmp	r0, #99	; 0x63
 800a3d0:	462b      	mov	r3, r5
 800a3d2:	f102 32ff 	add.w	r2, r2, #4294967295
 800a3d6:	dcf1      	bgt.n	800a3bc <_vfprintf_r+0x634>
 800a3d8:	3330      	adds	r3, #48	; 0x30
 800a3da:	1e88      	subs	r0, r1, #2
 800a3dc:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a3e6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800a3ea:	42ab      	cmp	r3, r5
 800a3ec:	f0c0 817f 	bcc.w	800a6ee <_vfprintf_r+0x966>
 800a3f0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800a3f4:	1a52      	subs	r2, r2, r1
 800a3f6:	42a8      	cmp	r0, r5
 800a3f8:	bf88      	it	hi
 800a3fa:	2200      	movhi	r2, #0
 800a3fc:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800a400:	441a      	add	r2, r3
 800a402:	ab22      	add	r3, sp, #136	; 0x88
 800a404:	1ad3      	subs	r3, r2, r3
 800a406:	9a08      	ldr	r2, [sp, #32]
 800a408:	931a      	str	r3, [sp, #104]	; 0x68
 800a40a:	2a01      	cmp	r2, #1
 800a40c:	4413      	add	r3, r2
 800a40e:	9307      	str	r3, [sp, #28]
 800a410:	dc02      	bgt.n	800a418 <_vfprintf_r+0x690>
 800a412:	f018 0f01 	tst.w	r8, #1
 800a416:	d003      	beq.n	800a420 <_vfprintf_r+0x698>
 800a418:	9b07      	ldr	r3, [sp, #28]
 800a41a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a41c:	4413      	add	r3, r2
 800a41e:	9307      	str	r3, [sp, #28]
 800a420:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800a424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a428:	9315      	str	r3, [sp, #84]	; 0x54
 800a42a:	2300      	movs	r3, #0
 800a42c:	461d      	mov	r5, r3
 800a42e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a432:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a434:	b113      	cbz	r3, 800a43c <_vfprintf_r+0x6b4>
 800a436:	232d      	movs	r3, #45	; 0x2d
 800a438:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a43c:	2600      	movs	r6, #0
 800a43e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800a442:	9b07      	ldr	r3, [sp, #28]
 800a444:	42b3      	cmp	r3, r6
 800a446:	bfb8      	it	lt
 800a448:	4633      	movlt	r3, r6
 800a44a:	9315      	str	r3, [sp, #84]	; 0x54
 800a44c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a450:	b113      	cbz	r3, 800a458 <_vfprintf_r+0x6d0>
 800a452:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a454:	3301      	adds	r3, #1
 800a456:	9315      	str	r3, [sp, #84]	; 0x54
 800a458:	f018 0302 	ands.w	r3, r8, #2
 800a45c:	931c      	str	r3, [sp, #112]	; 0x70
 800a45e:	bf1e      	ittt	ne
 800a460:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800a462:	3302      	addne	r3, #2
 800a464:	9315      	strne	r3, [sp, #84]	; 0x54
 800a466:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800a46a:	931d      	str	r3, [sp, #116]	; 0x74
 800a46c:	d121      	bne.n	800a4b2 <_vfprintf_r+0x72a>
 800a46e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a472:	1a9b      	subs	r3, r3, r2
 800a474:	2b00      	cmp	r3, #0
 800a476:	9317      	str	r3, [sp, #92]	; 0x5c
 800a478:	dd1b      	ble.n	800a4b2 <_vfprintf_r+0x72a>
 800a47a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a47e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a480:	3301      	adds	r3, #1
 800a482:	2810      	cmp	r0, #16
 800a484:	483e      	ldr	r0, [pc, #248]	; (800a580 <_vfprintf_r+0x7f8>)
 800a486:	f104 0108 	add.w	r1, r4, #8
 800a48a:	6020      	str	r0, [r4, #0]
 800a48c:	f300 82df 	bgt.w	800aa4e <_vfprintf_r+0xcc6>
 800a490:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a492:	2b07      	cmp	r3, #7
 800a494:	4402      	add	r2, r0
 800a496:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a49a:	6060      	str	r0, [r4, #4]
 800a49c:	f340 82ec 	ble.w	800aa78 <_vfprintf_r+0xcf0>
 800a4a0:	4651      	mov	r1, sl
 800a4a2:	4658      	mov	r0, fp
 800a4a4:	aa26      	add	r2, sp, #152	; 0x98
 800a4a6:	f002 fffe 	bl	800d4a6 <__sprint_r>
 800a4aa:	2800      	cmp	r0, #0
 800a4ac:	f040 8622 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800a4b0:	ac29      	add	r4, sp, #164	; 0xa4
 800a4b2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a4b6:	b173      	cbz	r3, 800a4d6 <_vfprintf_r+0x74e>
 800a4b8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800a4bc:	6023      	str	r3, [r4, #0]
 800a4be:	2301      	movs	r3, #1
 800a4c0:	6063      	str	r3, [r4, #4]
 800a4c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a4c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	2b07      	cmp	r3, #7
 800a4ce:	9327      	str	r3, [sp, #156]	; 0x9c
 800a4d0:	f300 82d4 	bgt.w	800aa7c <_vfprintf_r+0xcf4>
 800a4d4:	3408      	adds	r4, #8
 800a4d6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a4d8:	b16b      	cbz	r3, 800a4f6 <_vfprintf_r+0x76e>
 800a4da:	ab1f      	add	r3, sp, #124	; 0x7c
 800a4dc:	6023      	str	r3, [r4, #0]
 800a4de:	2302      	movs	r3, #2
 800a4e0:	6063      	str	r3, [r4, #4]
 800a4e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4e4:	3302      	adds	r3, #2
 800a4e6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a4e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	2b07      	cmp	r3, #7
 800a4ee:	9327      	str	r3, [sp, #156]	; 0x9c
 800a4f0:	f300 82ce 	bgt.w	800aa90 <_vfprintf_r+0xd08>
 800a4f4:	3408      	adds	r4, #8
 800a4f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a4f8:	2b80      	cmp	r3, #128	; 0x80
 800a4fa:	d121      	bne.n	800a540 <_vfprintf_r+0x7b8>
 800a4fc:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a500:	1a9b      	subs	r3, r3, r2
 800a502:	2b00      	cmp	r3, #0
 800a504:	9317      	str	r3, [sp, #92]	; 0x5c
 800a506:	dd1b      	ble.n	800a540 <_vfprintf_r+0x7b8>
 800a508:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a50c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a50e:	3301      	adds	r3, #1
 800a510:	2810      	cmp	r0, #16
 800a512:	481c      	ldr	r0, [pc, #112]	; (800a584 <_vfprintf_r+0x7fc>)
 800a514:	f104 0108 	add.w	r1, r4, #8
 800a518:	6020      	str	r0, [r4, #0]
 800a51a:	f300 82c3 	bgt.w	800aaa4 <_vfprintf_r+0xd1c>
 800a51e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a520:	2b07      	cmp	r3, #7
 800a522:	4402      	add	r2, r0
 800a524:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a528:	6060      	str	r0, [r4, #4]
 800a52a:	f340 82d0 	ble.w	800aace <_vfprintf_r+0xd46>
 800a52e:	4651      	mov	r1, sl
 800a530:	4658      	mov	r0, fp
 800a532:	aa26      	add	r2, sp, #152	; 0x98
 800a534:	f002 ffb7 	bl	800d4a6 <__sprint_r>
 800a538:	2800      	cmp	r0, #0
 800a53a:	f040 85db 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800a53e:	ac29      	add	r4, sp, #164	; 0xa4
 800a540:	9b07      	ldr	r3, [sp, #28]
 800a542:	1af6      	subs	r6, r6, r3
 800a544:	2e00      	cmp	r6, #0
 800a546:	dd28      	ble.n	800a59a <_vfprintf_r+0x812>
 800a548:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a54c:	480d      	ldr	r0, [pc, #52]	; (800a584 <_vfprintf_r+0x7fc>)
 800a54e:	2e10      	cmp	r6, #16
 800a550:	f103 0301 	add.w	r3, r3, #1
 800a554:	f104 0108 	add.w	r1, r4, #8
 800a558:	6020      	str	r0, [r4, #0]
 800a55a:	f300 82ba 	bgt.w	800aad2 <_vfprintf_r+0xd4a>
 800a55e:	6066      	str	r6, [r4, #4]
 800a560:	2b07      	cmp	r3, #7
 800a562:	4416      	add	r6, r2
 800a564:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a568:	f340 82c6 	ble.w	800aaf8 <_vfprintf_r+0xd70>
 800a56c:	e00c      	b.n	800a588 <_vfprintf_r+0x800>
 800a56e:	bf00      	nop
 800a570:	0800fbcd 	.word	0x0800fbcd
 800a574:	0800fbbc 	.word	0x0800fbbc
 800a578:	40300000 	.word	0x40300000
 800a57c:	3fe00000 	.word	0x3fe00000
 800a580:	0800fc00 	.word	0x0800fc00
 800a584:	0800fc10 	.word	0x0800fc10
 800a588:	4651      	mov	r1, sl
 800a58a:	4658      	mov	r0, fp
 800a58c:	aa26      	add	r2, sp, #152	; 0x98
 800a58e:	f002 ff8a 	bl	800d4a6 <__sprint_r>
 800a592:	2800      	cmp	r0, #0
 800a594:	f040 85ae 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800a598:	ac29      	add	r4, sp, #164	; 0xa4
 800a59a:	f418 7f80 	tst.w	r8, #256	; 0x100
 800a59e:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800a5a0:	f040 82b0 	bne.w	800ab04 <_vfprintf_r+0xd7c>
 800a5a4:	9b07      	ldr	r3, [sp, #28]
 800a5a6:	f8c4 9000 	str.w	r9, [r4]
 800a5aa:	441e      	add	r6, r3
 800a5ac:	6063      	str	r3, [r4, #4]
 800a5ae:	9628      	str	r6, [sp, #160]	; 0xa0
 800a5b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a5b2:	3301      	adds	r3, #1
 800a5b4:	2b07      	cmp	r3, #7
 800a5b6:	9327      	str	r3, [sp, #156]	; 0x9c
 800a5b8:	f300 82ea 	bgt.w	800ab90 <_vfprintf_r+0xe08>
 800a5bc:	3408      	adds	r4, #8
 800a5be:	f018 0f04 	tst.w	r8, #4
 800a5c2:	f040 8578 	bne.w	800b0b6 <_vfprintf_r+0x132e>
 800a5c6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a5ca:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a5cc:	428a      	cmp	r2, r1
 800a5ce:	bfac      	ite	ge
 800a5d0:	189b      	addge	r3, r3, r2
 800a5d2:	185b      	addlt	r3, r3, r1
 800a5d4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a5d8:	b13b      	cbz	r3, 800a5ea <_vfprintf_r+0x862>
 800a5da:	4651      	mov	r1, sl
 800a5dc:	4658      	mov	r0, fp
 800a5de:	aa26      	add	r2, sp, #152	; 0x98
 800a5e0:	f002 ff61 	bl	800d4a6 <__sprint_r>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	f040 8585 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	9327      	str	r3, [sp, #156]	; 0x9c
 800a5ee:	2f00      	cmp	r7, #0
 800a5f0:	f040 859c 	bne.w	800b12c <_vfprintf_r+0x13a4>
 800a5f4:	ac29      	add	r4, sp, #164	; 0xa4
 800a5f6:	e0e7      	b.n	800a7c8 <_vfprintf_r+0xa40>
 800a5f8:	4607      	mov	r7, r0
 800a5fa:	e62d      	b.n	800a258 <_vfprintf_r+0x4d0>
 800a5fc:	2306      	movs	r3, #6
 800a5fe:	e61d      	b.n	800a23c <_vfprintf_r+0x4b4>
 800a600:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a604:	e699      	b.n	800a33a <_vfprintf_r+0x5b2>
 800a606:	f803 0b01 	strb.w	r0, [r3], #1
 800a60a:	1aca      	subs	r2, r1, r3
 800a60c:	2a00      	cmp	r2, #0
 800a60e:	dafa      	bge.n	800a606 <_vfprintf_r+0x87e>
 800a610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a614:	3201      	adds	r2, #1
 800a616:	f103 0301 	add.w	r3, r3, #1
 800a61a:	bfb8      	it	lt
 800a61c:	2300      	movlt	r3, #0
 800a61e:	441d      	add	r5, r3
 800a620:	e69b      	b.n	800a35a <_vfprintf_r+0x5d2>
 800a622:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a624:	462b      	mov	r3, r5
 800a626:	2030      	movs	r0, #48	; 0x30
 800a628:	18a9      	adds	r1, r5, r2
 800a62a:	e7ee      	b.n	800a60a <_vfprintf_r+0x882>
 800a62c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a62e:	2b46      	cmp	r3, #70	; 0x46
 800a630:	d005      	beq.n	800a63e <_vfprintf_r+0x8b6>
 800a632:	2b45      	cmp	r3, #69	; 0x45
 800a634:	d11b      	bne.n	800a66e <_vfprintf_r+0x8e6>
 800a636:	9b07      	ldr	r3, [sp, #28]
 800a638:	1c5e      	adds	r6, r3, #1
 800a63a:	2302      	movs	r3, #2
 800a63c:	e001      	b.n	800a642 <_vfprintf_r+0x8ba>
 800a63e:	2303      	movs	r3, #3
 800a640:	9e07      	ldr	r6, [sp, #28]
 800a642:	aa24      	add	r2, sp, #144	; 0x90
 800a644:	9204      	str	r2, [sp, #16]
 800a646:	aa21      	add	r2, sp, #132	; 0x84
 800a648:	9203      	str	r2, [sp, #12]
 800a64a:	aa20      	add	r2, sp, #128	; 0x80
 800a64c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a650:	9300      	str	r3, [sp, #0]
 800a652:	4658      	mov	r0, fp
 800a654:	462b      	mov	r3, r5
 800a656:	9a08      	ldr	r2, [sp, #32]
 800a658:	f000 ff26 	bl	800b4a8 <_dtoa_r>
 800a65c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a65e:	4681      	mov	r9, r0
 800a660:	2b47      	cmp	r3, #71	; 0x47
 800a662:	d106      	bne.n	800a672 <_vfprintf_r+0x8ea>
 800a664:	f018 0f01 	tst.w	r8, #1
 800a668:	d103      	bne.n	800a672 <_vfprintf_r+0x8ea>
 800a66a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a66c:	e675      	b.n	800a35a <_vfprintf_r+0x5d2>
 800a66e:	9e07      	ldr	r6, [sp, #28]
 800a670:	e7e3      	b.n	800a63a <_vfprintf_r+0x8b2>
 800a672:	eb09 0306 	add.w	r3, r9, r6
 800a676:	930d      	str	r3, [sp, #52]	; 0x34
 800a678:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a67a:	2b46      	cmp	r3, #70	; 0x46
 800a67c:	d111      	bne.n	800a6a2 <_vfprintf_r+0x91a>
 800a67e:	f899 3000 	ldrb.w	r3, [r9]
 800a682:	2b30      	cmp	r3, #48	; 0x30
 800a684:	d109      	bne.n	800a69a <_vfprintf_r+0x912>
 800a686:	2200      	movs	r2, #0
 800a688:	2300      	movs	r3, #0
 800a68a:	4629      	mov	r1, r5
 800a68c:	9808      	ldr	r0, [sp, #32]
 800a68e:	f7f6 f98b 	bl	80009a8 <__aeabi_dcmpeq>
 800a692:	b910      	cbnz	r0, 800a69a <_vfprintf_r+0x912>
 800a694:	f1c6 0601 	rsb	r6, r6, #1
 800a698:	9620      	str	r6, [sp, #128]	; 0x80
 800a69a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a69c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a69e:	441a      	add	r2, r3
 800a6a0:	920d      	str	r2, [sp, #52]	; 0x34
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	9808      	ldr	r0, [sp, #32]
 800a6aa:	f7f6 f97d 	bl	80009a8 <__aeabi_dcmpeq>
 800a6ae:	b108      	cbz	r0, 800a6b4 <_vfprintf_r+0x92c>
 800a6b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a6b2:	9324      	str	r3, [sp, #144]	; 0x90
 800a6b4:	2230      	movs	r2, #48	; 0x30
 800a6b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a6b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a6ba:	4299      	cmp	r1, r3
 800a6bc:	d9d5      	bls.n	800a66a <_vfprintf_r+0x8e2>
 800a6be:	1c59      	adds	r1, r3, #1
 800a6c0:	9124      	str	r1, [sp, #144]	; 0x90
 800a6c2:	701a      	strb	r2, [r3, #0]
 800a6c4:	e7f7      	b.n	800a6b6 <_vfprintf_r+0x92e>
 800a6c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6c8:	2b46      	cmp	r3, #70	; 0x46
 800a6ca:	f47f ae57 	bne.w	800a37c <_vfprintf_r+0x5f4>
 800a6ce:	9a07      	ldr	r2, [sp, #28]
 800a6d0:	f008 0301 	and.w	r3, r8, #1
 800a6d4:	2d00      	cmp	r5, #0
 800a6d6:	ea43 0302 	orr.w	r3, r3, r2
 800a6da:	dd1a      	ble.n	800a712 <_vfprintf_r+0x98a>
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d034      	beq.n	800a74a <_vfprintf_r+0x9c2>
 800a6e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a6e2:	18eb      	adds	r3, r5, r3
 800a6e4:	441a      	add	r2, r3
 800a6e6:	9207      	str	r2, [sp, #28]
 800a6e8:	2366      	movs	r3, #102	; 0x66
 800a6ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ec:	e033      	b.n	800a756 <_vfprintf_r+0x9ce>
 800a6ee:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a6f2:	f802 6b01 	strb.w	r6, [r2], #1
 800a6f6:	e678      	b.n	800a3ea <_vfprintf_r+0x662>
 800a6f8:	b941      	cbnz	r1, 800a70c <_vfprintf_r+0x984>
 800a6fa:	2230      	movs	r2, #48	; 0x30
 800a6fc:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800a700:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800a704:	3330      	adds	r3, #48	; 0x30
 800a706:	f802 3b01 	strb.w	r3, [r2], #1
 800a70a:	e67a      	b.n	800a402 <_vfprintf_r+0x67a>
 800a70c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a710:	e7f8      	b.n	800a704 <_vfprintf_r+0x97c>
 800a712:	b1e3      	cbz	r3, 800a74e <_vfprintf_r+0x9c6>
 800a714:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a716:	9a07      	ldr	r2, [sp, #28]
 800a718:	3301      	adds	r3, #1
 800a71a:	e7e3      	b.n	800a6e4 <_vfprintf_r+0x95c>
 800a71c:	9b08      	ldr	r3, [sp, #32]
 800a71e:	429d      	cmp	r5, r3
 800a720:	db07      	blt.n	800a732 <_vfprintf_r+0x9aa>
 800a722:	f018 0f01 	tst.w	r8, #1
 800a726:	d02d      	beq.n	800a784 <_vfprintf_r+0x9fc>
 800a728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a72a:	18eb      	adds	r3, r5, r3
 800a72c:	9307      	str	r3, [sp, #28]
 800a72e:	2367      	movs	r3, #103	; 0x67
 800a730:	e7db      	b.n	800a6ea <_vfprintf_r+0x962>
 800a732:	9b08      	ldr	r3, [sp, #32]
 800a734:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a736:	2d00      	cmp	r5, #0
 800a738:	4413      	add	r3, r2
 800a73a:	9307      	str	r3, [sp, #28]
 800a73c:	dcf7      	bgt.n	800a72e <_vfprintf_r+0x9a6>
 800a73e:	9a07      	ldr	r2, [sp, #28]
 800a740:	f1c5 0301 	rsb	r3, r5, #1
 800a744:	441a      	add	r2, r3
 800a746:	4613      	mov	r3, r2
 800a748:	e7f0      	b.n	800a72c <_vfprintf_r+0x9a4>
 800a74a:	9507      	str	r5, [sp, #28]
 800a74c:	e7cc      	b.n	800a6e8 <_vfprintf_r+0x960>
 800a74e:	2366      	movs	r3, #102	; 0x66
 800a750:	930b      	str	r3, [sp, #44]	; 0x2c
 800a752:	2301      	movs	r3, #1
 800a754:	9307      	str	r3, [sp, #28]
 800a756:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800a75a:	930d      	str	r3, [sp, #52]	; 0x34
 800a75c:	d025      	beq.n	800a7aa <_vfprintf_r+0xa22>
 800a75e:	2300      	movs	r3, #0
 800a760:	2d00      	cmp	r5, #0
 800a762:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a766:	f77f ae64 	ble.w	800a432 <_vfprintf_r+0x6aa>
 800a76a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	2bff      	cmp	r3, #255	; 0xff
 800a770:	d10a      	bne.n	800a788 <_vfprintf_r+0xa00>
 800a772:	9907      	ldr	r1, [sp, #28]
 800a774:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a778:	4413      	add	r3, r2
 800a77a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a77c:	fb02 1303 	mla	r3, r2, r3, r1
 800a780:	9307      	str	r3, [sp, #28]
 800a782:	e656      	b.n	800a432 <_vfprintf_r+0x6aa>
 800a784:	9507      	str	r5, [sp, #28]
 800a786:	e7d2      	b.n	800a72e <_vfprintf_r+0x9a6>
 800a788:	42ab      	cmp	r3, r5
 800a78a:	daf2      	bge.n	800a772 <_vfprintf_r+0x9ea>
 800a78c:	1aed      	subs	r5, r5, r3
 800a78e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a790:	785b      	ldrb	r3, [r3, #1]
 800a792:	b133      	cbz	r3, 800a7a2 <_vfprintf_r+0xa1a>
 800a794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a796:	3301      	adds	r3, #1
 800a798:	930d      	str	r3, [sp, #52]	; 0x34
 800a79a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a79c:	3301      	adds	r3, #1
 800a79e:	930e      	str	r3, [sp, #56]	; 0x38
 800a7a0:	e7e3      	b.n	800a76a <_vfprintf_r+0x9e2>
 800a7a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7a4:	3301      	adds	r3, #1
 800a7a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a7a8:	e7df      	b.n	800a76a <_vfprintf_r+0x9e2>
 800a7aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7ac:	930c      	str	r3, [sp, #48]	; 0x30
 800a7ae:	e640      	b.n	800a432 <_vfprintf_r+0x6aa>
 800a7b0:	4632      	mov	r2, r6
 800a7b2:	f852 3b04 	ldr.w	r3, [r2], #4
 800a7b6:	f018 0f20 	tst.w	r8, #32
 800a7ba:	920a      	str	r2, [sp, #40]	; 0x28
 800a7bc:	d009      	beq.n	800a7d2 <_vfprintf_r+0xa4a>
 800a7be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7c0:	4610      	mov	r0, r2
 800a7c2:	17d1      	asrs	r1, r2, #31
 800a7c4:	e9c3 0100 	strd	r0, r1, [r3]
 800a7c8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a7ca:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800a7ce:	f7ff bb5a 	b.w	8009e86 <_vfprintf_r+0xfe>
 800a7d2:	f018 0f10 	tst.w	r8, #16
 800a7d6:	d002      	beq.n	800a7de <_vfprintf_r+0xa56>
 800a7d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7da:	601a      	str	r2, [r3, #0]
 800a7dc:	e7f4      	b.n	800a7c8 <_vfprintf_r+0xa40>
 800a7de:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a7e2:	d002      	beq.n	800a7ea <_vfprintf_r+0xa62>
 800a7e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7e6:	801a      	strh	r2, [r3, #0]
 800a7e8:	e7ee      	b.n	800a7c8 <_vfprintf_r+0xa40>
 800a7ea:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a7ee:	d0f3      	beq.n	800a7d8 <_vfprintf_r+0xa50>
 800a7f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7f2:	701a      	strb	r2, [r3, #0]
 800a7f4:	e7e8      	b.n	800a7c8 <_vfprintf_r+0xa40>
 800a7f6:	f048 0810 	orr.w	r8, r8, #16
 800a7fa:	f018 0f20 	tst.w	r8, #32
 800a7fe:	d01e      	beq.n	800a83e <_vfprintf_r+0xab6>
 800a800:	3607      	adds	r6, #7
 800a802:	f026 0307 	bic.w	r3, r6, #7
 800a806:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a80a:	930a      	str	r3, [sp, #40]	; 0x28
 800a80c:	2300      	movs	r3, #0
 800a80e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a812:	2200      	movs	r2, #0
 800a814:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a818:	9a07      	ldr	r2, [sp, #28]
 800a81a:	3201      	adds	r2, #1
 800a81c:	f000 849b 	beq.w	800b156 <_vfprintf_r+0x13ce>
 800a820:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800a824:	920c      	str	r2, [sp, #48]	; 0x30
 800a826:	ea56 0207 	orrs.w	r2, r6, r7
 800a82a:	f040 849a 	bne.w	800b162 <_vfprintf_r+0x13da>
 800a82e:	9a07      	ldr	r2, [sp, #28]
 800a830:	2a00      	cmp	r2, #0
 800a832:	f000 80f5 	beq.w	800aa20 <_vfprintf_r+0xc98>
 800a836:	2b01      	cmp	r3, #1
 800a838:	f040 8496 	bne.w	800b168 <_vfprintf_r+0x13e0>
 800a83c:	e097      	b.n	800a96e <_vfprintf_r+0xbe6>
 800a83e:	1d33      	adds	r3, r6, #4
 800a840:	f018 0f10 	tst.w	r8, #16
 800a844:	930a      	str	r3, [sp, #40]	; 0x28
 800a846:	d001      	beq.n	800a84c <_vfprintf_r+0xac4>
 800a848:	6836      	ldr	r6, [r6, #0]
 800a84a:	e003      	b.n	800a854 <_vfprintf_r+0xacc>
 800a84c:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a850:	d002      	beq.n	800a858 <_vfprintf_r+0xad0>
 800a852:	8836      	ldrh	r6, [r6, #0]
 800a854:	2700      	movs	r7, #0
 800a856:	e7d9      	b.n	800a80c <_vfprintf_r+0xa84>
 800a858:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a85c:	d0f4      	beq.n	800a848 <_vfprintf_r+0xac0>
 800a85e:	7836      	ldrb	r6, [r6, #0]
 800a860:	e7f8      	b.n	800a854 <_vfprintf_r+0xacc>
 800a862:	4633      	mov	r3, r6
 800a864:	f853 6b04 	ldr.w	r6, [r3], #4
 800a868:	2278      	movs	r2, #120	; 0x78
 800a86a:	930a      	str	r3, [sp, #40]	; 0x28
 800a86c:	f647 0330 	movw	r3, #30768	; 0x7830
 800a870:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800a874:	4ba1      	ldr	r3, [pc, #644]	; (800aafc <_vfprintf_r+0xd74>)
 800a876:	2700      	movs	r7, #0
 800a878:	931b      	str	r3, [sp, #108]	; 0x6c
 800a87a:	f048 0802 	orr.w	r8, r8, #2
 800a87e:	2302      	movs	r3, #2
 800a880:	920b      	str	r2, [sp, #44]	; 0x2c
 800a882:	e7c6      	b.n	800a812 <_vfprintf_r+0xa8a>
 800a884:	4633      	mov	r3, r6
 800a886:	2500      	movs	r5, #0
 800a888:	f853 9b04 	ldr.w	r9, [r3], #4
 800a88c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800a890:	930a      	str	r3, [sp, #40]	; 0x28
 800a892:	9b07      	ldr	r3, [sp, #28]
 800a894:	1c5e      	adds	r6, r3, #1
 800a896:	d010      	beq.n	800a8ba <_vfprintf_r+0xb32>
 800a898:	461a      	mov	r2, r3
 800a89a:	4629      	mov	r1, r5
 800a89c:	4648      	mov	r0, r9
 800a89e:	f001 ffe9 	bl	800c874 <memchr>
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	f43f ac74 	beq.w	800a192 <_vfprintf_r+0x40a>
 800a8aa:	eba0 0309 	sub.w	r3, r0, r9
 800a8ae:	462f      	mov	r7, r5
 800a8b0:	462e      	mov	r6, r5
 800a8b2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800a8b6:	9307      	str	r3, [sp, #28]
 800a8b8:	e5c3      	b.n	800a442 <_vfprintf_r+0x6ba>
 800a8ba:	4648      	mov	r0, r9
 800a8bc:	f7f5 fc48 	bl	8000150 <strlen>
 800a8c0:	462f      	mov	r7, r5
 800a8c2:	9007      	str	r0, [sp, #28]
 800a8c4:	e465      	b.n	800a192 <_vfprintf_r+0x40a>
 800a8c6:	f048 0810 	orr.w	r8, r8, #16
 800a8ca:	f018 0f20 	tst.w	r8, #32
 800a8ce:	d007      	beq.n	800a8e0 <_vfprintf_r+0xb58>
 800a8d0:	3607      	adds	r6, #7
 800a8d2:	f026 0307 	bic.w	r3, r6, #7
 800a8d6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a8da:	930a      	str	r3, [sp, #40]	; 0x28
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e798      	b.n	800a812 <_vfprintf_r+0xa8a>
 800a8e0:	1d33      	adds	r3, r6, #4
 800a8e2:	f018 0f10 	tst.w	r8, #16
 800a8e6:	930a      	str	r3, [sp, #40]	; 0x28
 800a8e8:	d001      	beq.n	800a8ee <_vfprintf_r+0xb66>
 800a8ea:	6836      	ldr	r6, [r6, #0]
 800a8ec:	e003      	b.n	800a8f6 <_vfprintf_r+0xb6e>
 800a8ee:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a8f2:	d002      	beq.n	800a8fa <_vfprintf_r+0xb72>
 800a8f4:	8836      	ldrh	r6, [r6, #0]
 800a8f6:	2700      	movs	r7, #0
 800a8f8:	e7f0      	b.n	800a8dc <_vfprintf_r+0xb54>
 800a8fa:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a8fe:	d0f4      	beq.n	800a8ea <_vfprintf_r+0xb62>
 800a900:	7836      	ldrb	r6, [r6, #0]
 800a902:	e7f8      	b.n	800a8f6 <_vfprintf_r+0xb6e>
 800a904:	4b7e      	ldr	r3, [pc, #504]	; (800ab00 <_vfprintf_r+0xd78>)
 800a906:	f018 0f20 	tst.w	r8, #32
 800a90a:	931b      	str	r3, [sp, #108]	; 0x6c
 800a90c:	d019      	beq.n	800a942 <_vfprintf_r+0xbba>
 800a90e:	3607      	adds	r6, #7
 800a910:	f026 0307 	bic.w	r3, r6, #7
 800a914:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a918:	930a      	str	r3, [sp, #40]	; 0x28
 800a91a:	f018 0f01 	tst.w	r8, #1
 800a91e:	d00a      	beq.n	800a936 <_vfprintf_r+0xbae>
 800a920:	ea56 0307 	orrs.w	r3, r6, r7
 800a924:	d007      	beq.n	800a936 <_vfprintf_r+0xbae>
 800a926:	2330      	movs	r3, #48	; 0x30
 800a928:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a92c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a92e:	f048 0802 	orr.w	r8, r8, #2
 800a932:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a936:	2302      	movs	r3, #2
 800a938:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a93c:	e769      	b.n	800a812 <_vfprintf_r+0xa8a>
 800a93e:	4b6f      	ldr	r3, [pc, #444]	; (800aafc <_vfprintf_r+0xd74>)
 800a940:	e7e1      	b.n	800a906 <_vfprintf_r+0xb7e>
 800a942:	1d33      	adds	r3, r6, #4
 800a944:	f018 0f10 	tst.w	r8, #16
 800a948:	930a      	str	r3, [sp, #40]	; 0x28
 800a94a:	d001      	beq.n	800a950 <_vfprintf_r+0xbc8>
 800a94c:	6836      	ldr	r6, [r6, #0]
 800a94e:	e003      	b.n	800a958 <_vfprintf_r+0xbd0>
 800a950:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a954:	d002      	beq.n	800a95c <_vfprintf_r+0xbd4>
 800a956:	8836      	ldrh	r6, [r6, #0]
 800a958:	2700      	movs	r7, #0
 800a95a:	e7de      	b.n	800a91a <_vfprintf_r+0xb92>
 800a95c:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a960:	d0f4      	beq.n	800a94c <_vfprintf_r+0xbc4>
 800a962:	7836      	ldrb	r6, [r6, #0]
 800a964:	e7f8      	b.n	800a958 <_vfprintf_r+0xbd0>
 800a966:	2f00      	cmp	r7, #0
 800a968:	bf08      	it	eq
 800a96a:	2e0a      	cmpeq	r6, #10
 800a96c:	d206      	bcs.n	800a97c <_vfprintf_r+0xbf4>
 800a96e:	3630      	adds	r6, #48	; 0x30
 800a970:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800a974:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800a978:	f000 bc14 	b.w	800b1a4 <_vfprintf_r+0x141c>
 800a97c:	2300      	movs	r3, #0
 800a97e:	9308      	str	r3, [sp, #32]
 800a980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a982:	ad52      	add	r5, sp, #328	; 0x148
 800a984:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800a988:	220a      	movs	r2, #10
 800a98a:	2300      	movs	r3, #0
 800a98c:	4630      	mov	r0, r6
 800a98e:	4639      	mov	r1, r7
 800a990:	f7f6 fa9e 	bl	8000ed0 <__aeabi_uldivmod>
 800a994:	9b08      	ldr	r3, [sp, #32]
 800a996:	3230      	adds	r2, #48	; 0x30
 800a998:	3301      	adds	r3, #1
 800a99a:	f105 39ff 	add.w	r9, r5, #4294967295
 800a99e:	f805 2c01 	strb.w	r2, [r5, #-1]
 800a9a2:	9308      	str	r3, [sp, #32]
 800a9a4:	f1b8 0f00 	cmp.w	r8, #0
 800a9a8:	d019      	beq.n	800a9de <_vfprintf_r+0xc56>
 800a9aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9ac:	9a08      	ldr	r2, [sp, #32]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d114      	bne.n	800a9de <_vfprintf_r+0xc56>
 800a9b4:	2aff      	cmp	r2, #255	; 0xff
 800a9b6:	d012      	beq.n	800a9de <_vfprintf_r+0xc56>
 800a9b8:	2f00      	cmp	r7, #0
 800a9ba:	bf08      	it	eq
 800a9bc:	2e0a      	cmpeq	r6, #10
 800a9be:	d30e      	bcc.n	800a9de <_vfprintf_r+0xc56>
 800a9c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a9c2:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a9c4:	eba9 0903 	sub.w	r9, r9, r3
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	4648      	mov	r0, r9
 800a9cc:	f002 fcdd 	bl	800d38a <strncpy>
 800a9d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9d2:	785d      	ldrb	r5, [r3, #1]
 800a9d4:	b195      	cbz	r5, 800a9fc <_vfprintf_r+0xc74>
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	930e      	str	r3, [sp, #56]	; 0x38
 800a9da:	2300      	movs	r3, #0
 800a9dc:	9308      	str	r3, [sp, #32]
 800a9de:	220a      	movs	r2, #10
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	4639      	mov	r1, r7
 800a9e6:	f7f6 fa73 	bl	8000ed0 <__aeabi_uldivmod>
 800a9ea:	2f00      	cmp	r7, #0
 800a9ec:	bf08      	it	eq
 800a9ee:	2e0a      	cmpeq	r6, #10
 800a9f0:	f0c0 83d8 	bcc.w	800b1a4 <_vfprintf_r+0x141c>
 800a9f4:	4606      	mov	r6, r0
 800a9f6:	460f      	mov	r7, r1
 800a9f8:	464d      	mov	r5, r9
 800a9fa:	e7c5      	b.n	800a988 <_vfprintf_r+0xc00>
 800a9fc:	9508      	str	r5, [sp, #32]
 800a9fe:	e7ee      	b.n	800a9de <_vfprintf_r+0xc56>
 800aa00:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aa02:	f006 030f 	and.w	r3, r6, #15
 800aa06:	5cd3      	ldrb	r3, [r2, r3]
 800aa08:	093a      	lsrs	r2, r7, #4
 800aa0a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800aa0e:	0933      	lsrs	r3, r6, #4
 800aa10:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800aa14:	461e      	mov	r6, r3
 800aa16:	4617      	mov	r7, r2
 800aa18:	ea56 0307 	orrs.w	r3, r6, r7
 800aa1c:	d1f0      	bne.n	800aa00 <_vfprintf_r+0xc78>
 800aa1e:	e3c1      	b.n	800b1a4 <_vfprintf_r+0x141c>
 800aa20:	b933      	cbnz	r3, 800aa30 <_vfprintf_r+0xca8>
 800aa22:	f018 0f01 	tst.w	r8, #1
 800aa26:	d003      	beq.n	800aa30 <_vfprintf_r+0xca8>
 800aa28:	2330      	movs	r3, #48	; 0x30
 800aa2a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800aa2e:	e7a1      	b.n	800a974 <_vfprintf_r+0xbec>
 800aa30:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800aa34:	e3b6      	b.n	800b1a4 <_vfprintf_r+0x141c>
 800aa36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	f000 837d 	beq.w	800b138 <_vfprintf_r+0x13b0>
 800aa3e:	2000      	movs	r0, #0
 800aa40:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800aa44:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800aa48:	960a      	str	r6, [sp, #40]	; 0x28
 800aa4a:	f7ff bb3b 	b.w	800a0c4 <_vfprintf_r+0x33c>
 800aa4e:	2010      	movs	r0, #16
 800aa50:	2b07      	cmp	r3, #7
 800aa52:	4402      	add	r2, r0
 800aa54:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aa58:	6060      	str	r0, [r4, #4]
 800aa5a:	dd08      	ble.n	800aa6e <_vfprintf_r+0xce6>
 800aa5c:	4651      	mov	r1, sl
 800aa5e:	4658      	mov	r0, fp
 800aa60:	aa26      	add	r2, sp, #152	; 0x98
 800aa62:	f002 fd20 	bl	800d4a6 <__sprint_r>
 800aa66:	2800      	cmp	r0, #0
 800aa68:	f040 8344 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aa6c:	a929      	add	r1, sp, #164	; 0xa4
 800aa6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa70:	460c      	mov	r4, r1
 800aa72:	3b10      	subs	r3, #16
 800aa74:	9317      	str	r3, [sp, #92]	; 0x5c
 800aa76:	e500      	b.n	800a47a <_vfprintf_r+0x6f2>
 800aa78:	460c      	mov	r4, r1
 800aa7a:	e51a      	b.n	800a4b2 <_vfprintf_r+0x72a>
 800aa7c:	4651      	mov	r1, sl
 800aa7e:	4658      	mov	r0, fp
 800aa80:	aa26      	add	r2, sp, #152	; 0x98
 800aa82:	f002 fd10 	bl	800d4a6 <__sprint_r>
 800aa86:	2800      	cmp	r0, #0
 800aa88:	f040 8334 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aa8c:	ac29      	add	r4, sp, #164	; 0xa4
 800aa8e:	e522      	b.n	800a4d6 <_vfprintf_r+0x74e>
 800aa90:	4651      	mov	r1, sl
 800aa92:	4658      	mov	r0, fp
 800aa94:	aa26      	add	r2, sp, #152	; 0x98
 800aa96:	f002 fd06 	bl	800d4a6 <__sprint_r>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	f040 832a 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aaa0:	ac29      	add	r4, sp, #164	; 0xa4
 800aaa2:	e528      	b.n	800a4f6 <_vfprintf_r+0x76e>
 800aaa4:	2010      	movs	r0, #16
 800aaa6:	2b07      	cmp	r3, #7
 800aaa8:	4402      	add	r2, r0
 800aaaa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aaae:	6060      	str	r0, [r4, #4]
 800aab0:	dd08      	ble.n	800aac4 <_vfprintf_r+0xd3c>
 800aab2:	4651      	mov	r1, sl
 800aab4:	4658      	mov	r0, fp
 800aab6:	aa26      	add	r2, sp, #152	; 0x98
 800aab8:	f002 fcf5 	bl	800d4a6 <__sprint_r>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	f040 8319 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aac2:	a929      	add	r1, sp, #164	; 0xa4
 800aac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aac6:	460c      	mov	r4, r1
 800aac8:	3b10      	subs	r3, #16
 800aaca:	9317      	str	r3, [sp, #92]	; 0x5c
 800aacc:	e51c      	b.n	800a508 <_vfprintf_r+0x780>
 800aace:	460c      	mov	r4, r1
 800aad0:	e536      	b.n	800a540 <_vfprintf_r+0x7b8>
 800aad2:	2010      	movs	r0, #16
 800aad4:	2b07      	cmp	r3, #7
 800aad6:	4402      	add	r2, r0
 800aad8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aadc:	6060      	str	r0, [r4, #4]
 800aade:	dd08      	ble.n	800aaf2 <_vfprintf_r+0xd6a>
 800aae0:	4651      	mov	r1, sl
 800aae2:	4658      	mov	r0, fp
 800aae4:	aa26      	add	r2, sp, #152	; 0x98
 800aae6:	f002 fcde 	bl	800d4a6 <__sprint_r>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	f040 8302 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aaf0:	a929      	add	r1, sp, #164	; 0xa4
 800aaf2:	460c      	mov	r4, r1
 800aaf4:	3e10      	subs	r6, #16
 800aaf6:	e527      	b.n	800a548 <_vfprintf_r+0x7c0>
 800aaf8:	460c      	mov	r4, r1
 800aafa:	e54e      	b.n	800a59a <_vfprintf_r+0x812>
 800aafc:	0800fbbc 	.word	0x0800fbbc
 800ab00:	0800fbcd 	.word	0x0800fbcd
 800ab04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab06:	2b65      	cmp	r3, #101	; 0x65
 800ab08:	f340 8238 	ble.w	800af7c <_vfprintf_r+0x11f4>
 800ab0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab10:	2200      	movs	r2, #0
 800ab12:	2300      	movs	r3, #0
 800ab14:	f7f5 ff48 	bl	80009a8 <__aeabi_dcmpeq>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d06a      	beq.n	800abf2 <_vfprintf_r+0xe6a>
 800ab1c:	4b6e      	ldr	r3, [pc, #440]	; (800acd8 <_vfprintf_r+0xf50>)
 800ab1e:	6023      	str	r3, [r4, #0]
 800ab20:	2301      	movs	r3, #1
 800ab22:	441e      	add	r6, r3
 800ab24:	6063      	str	r3, [r4, #4]
 800ab26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab28:	9628      	str	r6, [sp, #160]	; 0xa0
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	2b07      	cmp	r3, #7
 800ab2e:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab30:	dc38      	bgt.n	800aba4 <_vfprintf_r+0xe1c>
 800ab32:	3408      	adds	r4, #8
 800ab34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ab36:	9a08      	ldr	r2, [sp, #32]
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	db03      	blt.n	800ab44 <_vfprintf_r+0xdbc>
 800ab3c:	f018 0f01 	tst.w	r8, #1
 800ab40:	f43f ad3d 	beq.w	800a5be <_vfprintf_r+0x836>
 800ab44:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ab46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab4c:	6063      	str	r3, [r4, #4]
 800ab4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ab50:	4413      	add	r3, r2
 800ab52:	9328      	str	r3, [sp, #160]	; 0xa0
 800ab54:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab56:	3301      	adds	r3, #1
 800ab58:	2b07      	cmp	r3, #7
 800ab5a:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab5c:	dc2c      	bgt.n	800abb8 <_vfprintf_r+0xe30>
 800ab5e:	3408      	adds	r4, #8
 800ab60:	9b08      	ldr	r3, [sp, #32]
 800ab62:	1e5d      	subs	r5, r3, #1
 800ab64:	2d00      	cmp	r5, #0
 800ab66:	f77f ad2a 	ble.w	800a5be <_vfprintf_r+0x836>
 800ab6a:	f04f 0910 	mov.w	r9, #16
 800ab6e:	4e5b      	ldr	r6, [pc, #364]	; (800acdc <_vfprintf_r+0xf54>)
 800ab70:	2d10      	cmp	r5, #16
 800ab72:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ab76:	f104 0108 	add.w	r1, r4, #8
 800ab7a:	f103 0301 	add.w	r3, r3, #1
 800ab7e:	6026      	str	r6, [r4, #0]
 800ab80:	dc24      	bgt.n	800abcc <_vfprintf_r+0xe44>
 800ab82:	6065      	str	r5, [r4, #4]
 800ab84:	2b07      	cmp	r3, #7
 800ab86:	4415      	add	r5, r2
 800ab88:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800ab8c:	f340 8290 	ble.w	800b0b0 <_vfprintf_r+0x1328>
 800ab90:	4651      	mov	r1, sl
 800ab92:	4658      	mov	r0, fp
 800ab94:	aa26      	add	r2, sp, #152	; 0x98
 800ab96:	f002 fc86 	bl	800d4a6 <__sprint_r>
 800ab9a:	2800      	cmp	r0, #0
 800ab9c:	f040 82aa 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aba0:	ac29      	add	r4, sp, #164	; 0xa4
 800aba2:	e50c      	b.n	800a5be <_vfprintf_r+0x836>
 800aba4:	4651      	mov	r1, sl
 800aba6:	4658      	mov	r0, fp
 800aba8:	aa26      	add	r2, sp, #152	; 0x98
 800abaa:	f002 fc7c 	bl	800d4a6 <__sprint_r>
 800abae:	2800      	cmp	r0, #0
 800abb0:	f040 82a0 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800abb4:	ac29      	add	r4, sp, #164	; 0xa4
 800abb6:	e7bd      	b.n	800ab34 <_vfprintf_r+0xdac>
 800abb8:	4651      	mov	r1, sl
 800abba:	4658      	mov	r0, fp
 800abbc:	aa26      	add	r2, sp, #152	; 0x98
 800abbe:	f002 fc72 	bl	800d4a6 <__sprint_r>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	f040 8296 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800abc8:	ac29      	add	r4, sp, #164	; 0xa4
 800abca:	e7c9      	b.n	800ab60 <_vfprintf_r+0xdd8>
 800abcc:	3210      	adds	r2, #16
 800abce:	2b07      	cmp	r3, #7
 800abd0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800abd4:	f8c4 9004 	str.w	r9, [r4, #4]
 800abd8:	dd08      	ble.n	800abec <_vfprintf_r+0xe64>
 800abda:	4651      	mov	r1, sl
 800abdc:	4658      	mov	r0, fp
 800abde:	aa26      	add	r2, sp, #152	; 0x98
 800abe0:	f002 fc61 	bl	800d4a6 <__sprint_r>
 800abe4:	2800      	cmp	r0, #0
 800abe6:	f040 8285 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800abea:	a929      	add	r1, sp, #164	; 0xa4
 800abec:	460c      	mov	r4, r1
 800abee:	3d10      	subs	r5, #16
 800abf0:	e7be      	b.n	800ab70 <_vfprintf_r+0xde8>
 800abf2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	dc73      	bgt.n	800ace0 <_vfprintf_r+0xf58>
 800abf8:	4b37      	ldr	r3, [pc, #220]	; (800acd8 <_vfprintf_r+0xf50>)
 800abfa:	6023      	str	r3, [r4, #0]
 800abfc:	2301      	movs	r3, #1
 800abfe:	441e      	add	r6, r3
 800ac00:	6063      	str	r3, [r4, #4]
 800ac02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac04:	9628      	str	r6, [sp, #160]	; 0xa0
 800ac06:	3301      	adds	r3, #1
 800ac08:	2b07      	cmp	r3, #7
 800ac0a:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac0c:	dc3c      	bgt.n	800ac88 <_vfprintf_r+0xf00>
 800ac0e:	3408      	adds	r4, #8
 800ac10:	9908      	ldr	r1, [sp, #32]
 800ac12:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ac14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac16:	430a      	orrs	r2, r1
 800ac18:	f008 0101 	and.w	r1, r8, #1
 800ac1c:	430a      	orrs	r2, r1
 800ac1e:	f43f acce 	beq.w	800a5be <_vfprintf_r+0x836>
 800ac22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ac24:	6022      	str	r2, [r4, #0]
 800ac26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac28:	4413      	add	r3, r2
 800ac2a:	9328      	str	r3, [sp, #160]	; 0xa0
 800ac2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac2e:	6062      	str	r2, [r4, #4]
 800ac30:	3301      	adds	r3, #1
 800ac32:	2b07      	cmp	r3, #7
 800ac34:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac36:	dc31      	bgt.n	800ac9c <_vfprintf_r+0xf14>
 800ac38:	3408      	adds	r4, #8
 800ac3a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ac3c:	2d00      	cmp	r5, #0
 800ac3e:	da1a      	bge.n	800ac76 <_vfprintf_r+0xeee>
 800ac40:	4623      	mov	r3, r4
 800ac42:	4e26      	ldr	r6, [pc, #152]	; (800acdc <_vfprintf_r+0xf54>)
 800ac44:	426d      	negs	r5, r5
 800ac46:	2d10      	cmp	r5, #16
 800ac48:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800ac4c:	f104 0408 	add.w	r4, r4, #8
 800ac50:	f102 0201 	add.w	r2, r2, #1
 800ac54:	601e      	str	r6, [r3, #0]
 800ac56:	dc2b      	bgt.n	800acb0 <_vfprintf_r+0xf28>
 800ac58:	605d      	str	r5, [r3, #4]
 800ac5a:	2a07      	cmp	r2, #7
 800ac5c:	440d      	add	r5, r1
 800ac5e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800ac62:	dd08      	ble.n	800ac76 <_vfprintf_r+0xeee>
 800ac64:	4651      	mov	r1, sl
 800ac66:	4658      	mov	r0, fp
 800ac68:	aa26      	add	r2, sp, #152	; 0x98
 800ac6a:	f002 fc1c 	bl	800d4a6 <__sprint_r>
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	f040 8240 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ac74:	ac29      	add	r4, sp, #164	; 0xa4
 800ac76:	9b08      	ldr	r3, [sp, #32]
 800ac78:	9a08      	ldr	r2, [sp, #32]
 800ac7a:	6063      	str	r3, [r4, #4]
 800ac7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac7e:	f8c4 9000 	str.w	r9, [r4]
 800ac82:	4413      	add	r3, r2
 800ac84:	9328      	str	r3, [sp, #160]	; 0xa0
 800ac86:	e493      	b.n	800a5b0 <_vfprintf_r+0x828>
 800ac88:	4651      	mov	r1, sl
 800ac8a:	4658      	mov	r0, fp
 800ac8c:	aa26      	add	r2, sp, #152	; 0x98
 800ac8e:	f002 fc0a 	bl	800d4a6 <__sprint_r>
 800ac92:	2800      	cmp	r0, #0
 800ac94:	f040 822e 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ac98:	ac29      	add	r4, sp, #164	; 0xa4
 800ac9a:	e7b9      	b.n	800ac10 <_vfprintf_r+0xe88>
 800ac9c:	4651      	mov	r1, sl
 800ac9e:	4658      	mov	r0, fp
 800aca0:	aa26      	add	r2, sp, #152	; 0x98
 800aca2:	f002 fc00 	bl	800d4a6 <__sprint_r>
 800aca6:	2800      	cmp	r0, #0
 800aca8:	f040 8224 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800acac:	ac29      	add	r4, sp, #164	; 0xa4
 800acae:	e7c4      	b.n	800ac3a <_vfprintf_r+0xeb2>
 800acb0:	2010      	movs	r0, #16
 800acb2:	2a07      	cmp	r2, #7
 800acb4:	4401      	add	r1, r0
 800acb6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800acba:	6058      	str	r0, [r3, #4]
 800acbc:	dd08      	ble.n	800acd0 <_vfprintf_r+0xf48>
 800acbe:	4651      	mov	r1, sl
 800acc0:	4658      	mov	r0, fp
 800acc2:	aa26      	add	r2, sp, #152	; 0x98
 800acc4:	f002 fbef 	bl	800d4a6 <__sprint_r>
 800acc8:	2800      	cmp	r0, #0
 800acca:	f040 8213 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800acce:	ac29      	add	r4, sp, #164	; 0xa4
 800acd0:	4623      	mov	r3, r4
 800acd2:	3d10      	subs	r5, #16
 800acd4:	e7b7      	b.n	800ac46 <_vfprintf_r+0xebe>
 800acd6:	bf00      	nop
 800acd8:	0800fbde 	.word	0x0800fbde
 800acdc:	0800fc10 	.word	0x0800fc10
 800ace0:	9b08      	ldr	r3, [sp, #32]
 800ace2:	42ab      	cmp	r3, r5
 800ace4:	bfa8      	it	ge
 800ace6:	462b      	movge	r3, r5
 800ace8:	2b00      	cmp	r3, #0
 800acea:	9307      	str	r3, [sp, #28]
 800acec:	dd0a      	ble.n	800ad04 <_vfprintf_r+0xf7c>
 800acee:	441e      	add	r6, r3
 800acf0:	e9c4 9300 	strd	r9, r3, [r4]
 800acf4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800acf6:	9628      	str	r6, [sp, #160]	; 0xa0
 800acf8:	3301      	adds	r3, #1
 800acfa:	2b07      	cmp	r3, #7
 800acfc:	9327      	str	r3, [sp, #156]	; 0x9c
 800acfe:	f300 8088 	bgt.w	800ae12 <_vfprintf_r+0x108a>
 800ad02:	3408      	adds	r4, #8
 800ad04:	9b07      	ldr	r3, [sp, #28]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	bfb4      	ite	lt
 800ad0a:	462e      	movlt	r6, r5
 800ad0c:	1aee      	subge	r6, r5, r3
 800ad0e:	2e00      	cmp	r6, #0
 800ad10:	dd19      	ble.n	800ad46 <_vfprintf_r+0xfbe>
 800ad12:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad16:	4898      	ldr	r0, [pc, #608]	; (800af78 <_vfprintf_r+0x11f0>)
 800ad18:	2e10      	cmp	r6, #16
 800ad1a:	f103 0301 	add.w	r3, r3, #1
 800ad1e:	f104 0108 	add.w	r1, r4, #8
 800ad22:	6020      	str	r0, [r4, #0]
 800ad24:	dc7f      	bgt.n	800ae26 <_vfprintf_r+0x109e>
 800ad26:	6066      	str	r6, [r4, #4]
 800ad28:	2b07      	cmp	r3, #7
 800ad2a:	4416      	add	r6, r2
 800ad2c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ad30:	f340 808c 	ble.w	800ae4c <_vfprintf_r+0x10c4>
 800ad34:	4651      	mov	r1, sl
 800ad36:	4658      	mov	r0, fp
 800ad38:	aa26      	add	r2, sp, #152	; 0x98
 800ad3a:	f002 fbb4 	bl	800d4a6 <__sprint_r>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	f040 81d8 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ad44:	ac29      	add	r4, sp, #164	; 0xa4
 800ad46:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800ad4a:	444d      	add	r5, r9
 800ad4c:	d00a      	beq.n	800ad64 <_vfprintf_r+0xfdc>
 800ad4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d17d      	bne.n	800ae50 <_vfprintf_r+0x10c8>
 800ad54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d17d      	bne.n	800ae56 <_vfprintf_r+0x10ce>
 800ad5a:	9b08      	ldr	r3, [sp, #32]
 800ad5c:	444b      	add	r3, r9
 800ad5e:	429d      	cmp	r5, r3
 800ad60:	bf28      	it	cs
 800ad62:	461d      	movcs	r5, r3
 800ad64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ad66:	9a08      	ldr	r2, [sp, #32]
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	db02      	blt.n	800ad72 <_vfprintf_r+0xfea>
 800ad6c:	f018 0f01 	tst.w	r8, #1
 800ad70:	d00e      	beq.n	800ad90 <_vfprintf_r+0x1008>
 800ad72:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ad74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ad76:	6023      	str	r3, [r4, #0]
 800ad78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad7a:	6063      	str	r3, [r4, #4]
 800ad7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ad7e:	4413      	add	r3, r2
 800ad80:	9328      	str	r3, [sp, #160]	; 0xa0
 800ad82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad84:	3301      	adds	r3, #1
 800ad86:	2b07      	cmp	r3, #7
 800ad88:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad8a:	f300 80e0 	bgt.w	800af4e <_vfprintf_r+0x11c6>
 800ad8e:	3408      	adds	r4, #8
 800ad90:	9b08      	ldr	r3, [sp, #32]
 800ad92:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800ad94:	eb09 0203 	add.w	r2, r9, r3
 800ad98:	1b9e      	subs	r6, r3, r6
 800ad9a:	1b52      	subs	r2, r2, r5
 800ad9c:	4296      	cmp	r6, r2
 800ad9e:	bfa8      	it	ge
 800ada0:	4616      	movge	r6, r2
 800ada2:	2e00      	cmp	r6, #0
 800ada4:	dd0b      	ble.n	800adbe <_vfprintf_r+0x1036>
 800ada6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ada8:	e9c4 5600 	strd	r5, r6, [r4]
 800adac:	4433      	add	r3, r6
 800adae:	9328      	str	r3, [sp, #160]	; 0xa0
 800adb0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800adb2:	3301      	adds	r3, #1
 800adb4:	2b07      	cmp	r3, #7
 800adb6:	9327      	str	r3, [sp, #156]	; 0x9c
 800adb8:	f300 80d3 	bgt.w	800af62 <_vfprintf_r+0x11da>
 800adbc:	3408      	adds	r4, #8
 800adbe:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800adc0:	9b08      	ldr	r3, [sp, #32]
 800adc2:	2e00      	cmp	r6, #0
 800adc4:	eba3 0505 	sub.w	r5, r3, r5
 800adc8:	bfa8      	it	ge
 800adca:	1bad      	subge	r5, r5, r6
 800adcc:	2d00      	cmp	r5, #0
 800adce:	f77f abf6 	ble.w	800a5be <_vfprintf_r+0x836>
 800add2:	f04f 0910 	mov.w	r9, #16
 800add6:	4e68      	ldr	r6, [pc, #416]	; (800af78 <_vfprintf_r+0x11f0>)
 800add8:	2d10      	cmp	r5, #16
 800adda:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800adde:	f104 0108 	add.w	r1, r4, #8
 800ade2:	f103 0301 	add.w	r3, r3, #1
 800ade6:	6026      	str	r6, [r4, #0]
 800ade8:	f77f aecb 	ble.w	800ab82 <_vfprintf_r+0xdfa>
 800adec:	3210      	adds	r2, #16
 800adee:	2b07      	cmp	r3, #7
 800adf0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800adf4:	f8c4 9004 	str.w	r9, [r4, #4]
 800adf8:	dd08      	ble.n	800ae0c <_vfprintf_r+0x1084>
 800adfa:	4651      	mov	r1, sl
 800adfc:	4658      	mov	r0, fp
 800adfe:	aa26      	add	r2, sp, #152	; 0x98
 800ae00:	f002 fb51 	bl	800d4a6 <__sprint_r>
 800ae04:	2800      	cmp	r0, #0
 800ae06:	f040 8175 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ae0a:	a929      	add	r1, sp, #164	; 0xa4
 800ae0c:	460c      	mov	r4, r1
 800ae0e:	3d10      	subs	r5, #16
 800ae10:	e7e2      	b.n	800add8 <_vfprintf_r+0x1050>
 800ae12:	4651      	mov	r1, sl
 800ae14:	4658      	mov	r0, fp
 800ae16:	aa26      	add	r2, sp, #152	; 0x98
 800ae18:	f002 fb45 	bl	800d4a6 <__sprint_r>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	f040 8169 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ae22:	ac29      	add	r4, sp, #164	; 0xa4
 800ae24:	e76e      	b.n	800ad04 <_vfprintf_r+0xf7c>
 800ae26:	2010      	movs	r0, #16
 800ae28:	2b07      	cmp	r3, #7
 800ae2a:	4402      	add	r2, r0
 800ae2c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ae30:	6060      	str	r0, [r4, #4]
 800ae32:	dd08      	ble.n	800ae46 <_vfprintf_r+0x10be>
 800ae34:	4651      	mov	r1, sl
 800ae36:	4658      	mov	r0, fp
 800ae38:	aa26      	add	r2, sp, #152	; 0x98
 800ae3a:	f002 fb34 	bl	800d4a6 <__sprint_r>
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	f040 8158 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800ae44:	a929      	add	r1, sp, #164	; 0xa4
 800ae46:	460c      	mov	r4, r1
 800ae48:	3e10      	subs	r6, #16
 800ae4a:	e762      	b.n	800ad12 <_vfprintf_r+0xf8a>
 800ae4c:	460c      	mov	r4, r1
 800ae4e:	e77a      	b.n	800ad46 <_vfprintf_r+0xfbe>
 800ae50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d04b      	beq.n	800aeee <_vfprintf_r+0x1166>
 800ae56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae58:	3b01      	subs	r3, #1
 800ae5a:	930c      	str	r3, [sp, #48]	; 0x30
 800ae5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ae64:	6063      	str	r3, [r4, #4]
 800ae66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ae68:	4413      	add	r3, r2
 800ae6a:	9328      	str	r3, [sp, #160]	; 0xa0
 800ae6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ae6e:	3301      	adds	r3, #1
 800ae70:	2b07      	cmp	r3, #7
 800ae72:	9327      	str	r3, [sp, #156]	; 0x9c
 800ae74:	dc42      	bgt.n	800aefc <_vfprintf_r+0x1174>
 800ae76:	3408      	adds	r4, #8
 800ae78:	9b08      	ldr	r3, [sp, #32]
 800ae7a:	444b      	add	r3, r9
 800ae7c:	1b5a      	subs	r2, r3, r5
 800ae7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	4293      	cmp	r3, r2
 800ae84:	bfa8      	it	ge
 800ae86:	4613      	movge	r3, r2
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	461e      	mov	r6, r3
 800ae8c:	dd0a      	ble.n	800aea4 <_vfprintf_r+0x111c>
 800ae8e:	e9c4 5300 	strd	r5, r3, [r4]
 800ae92:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ae94:	4433      	add	r3, r6
 800ae96:	9328      	str	r3, [sp, #160]	; 0xa0
 800ae98:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ae9a:	3301      	adds	r3, #1
 800ae9c:	2b07      	cmp	r3, #7
 800ae9e:	9327      	str	r3, [sp, #156]	; 0x9c
 800aea0:	dc36      	bgt.n	800af10 <_vfprintf_r+0x1188>
 800aea2:	3408      	adds	r4, #8
 800aea4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	781b      	ldrb	r3, [r3, #0]
 800aeaa:	bfb4      	ite	lt
 800aeac:	461e      	movlt	r6, r3
 800aeae:	1b9e      	subge	r6, r3, r6
 800aeb0:	2e00      	cmp	r6, #0
 800aeb2:	dd18      	ble.n	800aee6 <_vfprintf_r+0x115e>
 800aeb4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800aeb8:	482f      	ldr	r0, [pc, #188]	; (800af78 <_vfprintf_r+0x11f0>)
 800aeba:	2e10      	cmp	r6, #16
 800aebc:	f102 0201 	add.w	r2, r2, #1
 800aec0:	f104 0108 	add.w	r1, r4, #8
 800aec4:	6020      	str	r0, [r4, #0]
 800aec6:	dc2d      	bgt.n	800af24 <_vfprintf_r+0x119c>
 800aec8:	4433      	add	r3, r6
 800aeca:	2a07      	cmp	r2, #7
 800aecc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800aed0:	6066      	str	r6, [r4, #4]
 800aed2:	dd3a      	ble.n	800af4a <_vfprintf_r+0x11c2>
 800aed4:	4651      	mov	r1, sl
 800aed6:	4658      	mov	r0, fp
 800aed8:	aa26      	add	r2, sp, #152	; 0x98
 800aeda:	f002 fae4 	bl	800d4a6 <__sprint_r>
 800aede:	2800      	cmp	r0, #0
 800aee0:	f040 8108 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800aee4:	ac29      	add	r4, sp, #164	; 0xa4
 800aee6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aee8:	781b      	ldrb	r3, [r3, #0]
 800aeea:	441d      	add	r5, r3
 800aeec:	e72f      	b.n	800ad4e <_vfprintf_r+0xfc6>
 800aeee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aef0:	3b01      	subs	r3, #1
 800aef2:	930e      	str	r3, [sp, #56]	; 0x38
 800aef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aef6:	3b01      	subs	r3, #1
 800aef8:	930d      	str	r3, [sp, #52]	; 0x34
 800aefa:	e7af      	b.n	800ae5c <_vfprintf_r+0x10d4>
 800aefc:	4651      	mov	r1, sl
 800aefe:	4658      	mov	r0, fp
 800af00:	aa26      	add	r2, sp, #152	; 0x98
 800af02:	f002 fad0 	bl	800d4a6 <__sprint_r>
 800af06:	2800      	cmp	r0, #0
 800af08:	f040 80f4 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800af0c:	ac29      	add	r4, sp, #164	; 0xa4
 800af0e:	e7b3      	b.n	800ae78 <_vfprintf_r+0x10f0>
 800af10:	4651      	mov	r1, sl
 800af12:	4658      	mov	r0, fp
 800af14:	aa26      	add	r2, sp, #152	; 0x98
 800af16:	f002 fac6 	bl	800d4a6 <__sprint_r>
 800af1a:	2800      	cmp	r0, #0
 800af1c:	f040 80ea 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800af20:	ac29      	add	r4, sp, #164	; 0xa4
 800af22:	e7bf      	b.n	800aea4 <_vfprintf_r+0x111c>
 800af24:	2010      	movs	r0, #16
 800af26:	2a07      	cmp	r2, #7
 800af28:	4403      	add	r3, r0
 800af2a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800af2e:	6060      	str	r0, [r4, #4]
 800af30:	dd08      	ble.n	800af44 <_vfprintf_r+0x11bc>
 800af32:	4651      	mov	r1, sl
 800af34:	4658      	mov	r0, fp
 800af36:	aa26      	add	r2, sp, #152	; 0x98
 800af38:	f002 fab5 	bl	800d4a6 <__sprint_r>
 800af3c:	2800      	cmp	r0, #0
 800af3e:	f040 80d9 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800af42:	a929      	add	r1, sp, #164	; 0xa4
 800af44:	460c      	mov	r4, r1
 800af46:	3e10      	subs	r6, #16
 800af48:	e7b4      	b.n	800aeb4 <_vfprintf_r+0x112c>
 800af4a:	460c      	mov	r4, r1
 800af4c:	e7cb      	b.n	800aee6 <_vfprintf_r+0x115e>
 800af4e:	4651      	mov	r1, sl
 800af50:	4658      	mov	r0, fp
 800af52:	aa26      	add	r2, sp, #152	; 0x98
 800af54:	f002 faa7 	bl	800d4a6 <__sprint_r>
 800af58:	2800      	cmp	r0, #0
 800af5a:	f040 80cb 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800af5e:	ac29      	add	r4, sp, #164	; 0xa4
 800af60:	e716      	b.n	800ad90 <_vfprintf_r+0x1008>
 800af62:	4651      	mov	r1, sl
 800af64:	4658      	mov	r0, fp
 800af66:	aa26      	add	r2, sp, #152	; 0x98
 800af68:	f002 fa9d 	bl	800d4a6 <__sprint_r>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	f040 80c1 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800af72:	ac29      	add	r4, sp, #164	; 0xa4
 800af74:	e723      	b.n	800adbe <_vfprintf_r+0x1036>
 800af76:	bf00      	nop
 800af78:	0800fc10 	.word	0x0800fc10
 800af7c:	9a08      	ldr	r2, [sp, #32]
 800af7e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800af80:	2a01      	cmp	r2, #1
 800af82:	f106 0601 	add.w	r6, r6, #1
 800af86:	f103 0301 	add.w	r3, r3, #1
 800af8a:	f104 0508 	add.w	r5, r4, #8
 800af8e:	dc03      	bgt.n	800af98 <_vfprintf_r+0x1210>
 800af90:	f018 0f01 	tst.w	r8, #1
 800af94:	f000 8081 	beq.w	800b09a <_vfprintf_r+0x1312>
 800af98:	2201      	movs	r2, #1
 800af9a:	2b07      	cmp	r3, #7
 800af9c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800afa0:	f8c4 9000 	str.w	r9, [r4]
 800afa4:	6062      	str	r2, [r4, #4]
 800afa6:	dd08      	ble.n	800afba <_vfprintf_r+0x1232>
 800afa8:	4651      	mov	r1, sl
 800afaa:	4658      	mov	r0, fp
 800afac:	aa26      	add	r2, sp, #152	; 0x98
 800afae:	f002 fa7a 	bl	800d4a6 <__sprint_r>
 800afb2:	2800      	cmp	r0, #0
 800afb4:	f040 809e 	bne.w	800b0f4 <_vfprintf_r+0x136c>
 800afb8:	ad29      	add	r5, sp, #164	; 0xa4
 800afba:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800afbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afbe:	602b      	str	r3, [r5, #0]
 800afc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800afc2:	606b      	str	r3, [r5, #4]
 800afc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800afc6:	4413      	add	r3, r2
 800afc8:	9328      	str	r3, [sp, #160]	; 0xa0
 800afca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800afcc:	3301      	adds	r3, #1
 800afce:	2b07      	cmp	r3, #7
 800afd0:	9327      	str	r3, [sp, #156]	; 0x9c
 800afd2:	dc32      	bgt.n	800b03a <_vfprintf_r+0x12b2>
 800afd4:	3508      	adds	r5, #8
 800afd6:	9b08      	ldr	r3, [sp, #32]
 800afd8:	2200      	movs	r2, #0
 800afda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800afde:	1e5c      	subs	r4, r3, #1
 800afe0:	2300      	movs	r3, #0
 800afe2:	f7f5 fce1 	bl	80009a8 <__aeabi_dcmpeq>
 800afe6:	2800      	cmp	r0, #0
 800afe8:	d130      	bne.n	800b04c <_vfprintf_r+0x12c4>
 800afea:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800afec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800afee:	9a08      	ldr	r2, [sp, #32]
 800aff0:	3101      	adds	r1, #1
 800aff2:	3b01      	subs	r3, #1
 800aff4:	f109 0001 	add.w	r0, r9, #1
 800aff8:	4413      	add	r3, r2
 800affa:	2907      	cmp	r1, #7
 800affc:	e9c5 0400 	strd	r0, r4, [r5]
 800b000:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b004:	dd52      	ble.n	800b0ac <_vfprintf_r+0x1324>
 800b006:	4651      	mov	r1, sl
 800b008:	4658      	mov	r0, fp
 800b00a:	aa26      	add	r2, sp, #152	; 0x98
 800b00c:	f002 fa4b 	bl	800d4a6 <__sprint_r>
 800b010:	2800      	cmp	r0, #0
 800b012:	d16f      	bne.n	800b0f4 <_vfprintf_r+0x136c>
 800b014:	ad29      	add	r5, sp, #164	; 0xa4
 800b016:	ab22      	add	r3, sp, #136	; 0x88
 800b018:	602b      	str	r3, [r5, #0]
 800b01a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b01c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b01e:	606b      	str	r3, [r5, #4]
 800b020:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b022:	4413      	add	r3, r2
 800b024:	9328      	str	r3, [sp, #160]	; 0xa0
 800b026:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b028:	3301      	adds	r3, #1
 800b02a:	2b07      	cmp	r3, #7
 800b02c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b02e:	f73f adaf 	bgt.w	800ab90 <_vfprintf_r+0xe08>
 800b032:	f105 0408 	add.w	r4, r5, #8
 800b036:	f7ff bac2 	b.w	800a5be <_vfprintf_r+0x836>
 800b03a:	4651      	mov	r1, sl
 800b03c:	4658      	mov	r0, fp
 800b03e:	aa26      	add	r2, sp, #152	; 0x98
 800b040:	f002 fa31 	bl	800d4a6 <__sprint_r>
 800b044:	2800      	cmp	r0, #0
 800b046:	d155      	bne.n	800b0f4 <_vfprintf_r+0x136c>
 800b048:	ad29      	add	r5, sp, #164	; 0xa4
 800b04a:	e7c4      	b.n	800afd6 <_vfprintf_r+0x124e>
 800b04c:	2c00      	cmp	r4, #0
 800b04e:	dde2      	ble.n	800b016 <_vfprintf_r+0x128e>
 800b050:	f04f 0910 	mov.w	r9, #16
 800b054:	4e5a      	ldr	r6, [pc, #360]	; (800b1c0 <_vfprintf_r+0x1438>)
 800b056:	2c10      	cmp	r4, #16
 800b058:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b05c:	f105 0108 	add.w	r1, r5, #8
 800b060:	f103 0301 	add.w	r3, r3, #1
 800b064:	602e      	str	r6, [r5, #0]
 800b066:	dc07      	bgt.n	800b078 <_vfprintf_r+0x12f0>
 800b068:	606c      	str	r4, [r5, #4]
 800b06a:	2b07      	cmp	r3, #7
 800b06c:	4414      	add	r4, r2
 800b06e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b072:	dcc8      	bgt.n	800b006 <_vfprintf_r+0x127e>
 800b074:	460d      	mov	r5, r1
 800b076:	e7ce      	b.n	800b016 <_vfprintf_r+0x128e>
 800b078:	3210      	adds	r2, #16
 800b07a:	2b07      	cmp	r3, #7
 800b07c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b080:	f8c5 9004 	str.w	r9, [r5, #4]
 800b084:	dd06      	ble.n	800b094 <_vfprintf_r+0x130c>
 800b086:	4651      	mov	r1, sl
 800b088:	4658      	mov	r0, fp
 800b08a:	aa26      	add	r2, sp, #152	; 0x98
 800b08c:	f002 fa0b 	bl	800d4a6 <__sprint_r>
 800b090:	bb80      	cbnz	r0, 800b0f4 <_vfprintf_r+0x136c>
 800b092:	a929      	add	r1, sp, #164	; 0xa4
 800b094:	460d      	mov	r5, r1
 800b096:	3c10      	subs	r4, #16
 800b098:	e7dd      	b.n	800b056 <_vfprintf_r+0x12ce>
 800b09a:	2201      	movs	r2, #1
 800b09c:	2b07      	cmp	r3, #7
 800b09e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b0a2:	f8c4 9000 	str.w	r9, [r4]
 800b0a6:	6062      	str	r2, [r4, #4]
 800b0a8:	ddb5      	ble.n	800b016 <_vfprintf_r+0x128e>
 800b0aa:	e7ac      	b.n	800b006 <_vfprintf_r+0x127e>
 800b0ac:	3508      	adds	r5, #8
 800b0ae:	e7b2      	b.n	800b016 <_vfprintf_r+0x128e>
 800b0b0:	460c      	mov	r4, r1
 800b0b2:	f7ff ba84 	b.w	800a5be <_vfprintf_r+0x836>
 800b0b6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b0ba:	1a9d      	subs	r5, r3, r2
 800b0bc:	2d00      	cmp	r5, #0
 800b0be:	f77f aa82 	ble.w	800a5c6 <_vfprintf_r+0x83e>
 800b0c2:	f04f 0810 	mov.w	r8, #16
 800b0c6:	4e3f      	ldr	r6, [pc, #252]	; (800b1c4 <_vfprintf_r+0x143c>)
 800b0c8:	2d10      	cmp	r5, #16
 800b0ca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b0ce:	6026      	str	r6, [r4, #0]
 800b0d0:	f103 0301 	add.w	r3, r3, #1
 800b0d4:	dc17      	bgt.n	800b106 <_vfprintf_r+0x137e>
 800b0d6:	6065      	str	r5, [r4, #4]
 800b0d8:	2b07      	cmp	r3, #7
 800b0da:	4415      	add	r5, r2
 800b0dc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b0e0:	f77f aa71 	ble.w	800a5c6 <_vfprintf_r+0x83e>
 800b0e4:	4651      	mov	r1, sl
 800b0e6:	4658      	mov	r0, fp
 800b0e8:	aa26      	add	r2, sp, #152	; 0x98
 800b0ea:	f002 f9dc 	bl	800d4a6 <__sprint_r>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	f43f aa69 	beq.w	800a5c6 <_vfprintf_r+0x83e>
 800b0f4:	2f00      	cmp	r7, #0
 800b0f6:	f43f a884 	beq.w	800a202 <_vfprintf_r+0x47a>
 800b0fa:	4639      	mov	r1, r7
 800b0fc:	4658      	mov	r0, fp
 800b0fe:	f001 f91b 	bl	800c338 <_free_r>
 800b102:	f7ff b87e 	b.w	800a202 <_vfprintf_r+0x47a>
 800b106:	3210      	adds	r2, #16
 800b108:	2b07      	cmp	r3, #7
 800b10a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b10e:	f8c4 8004 	str.w	r8, [r4, #4]
 800b112:	dc02      	bgt.n	800b11a <_vfprintf_r+0x1392>
 800b114:	3408      	adds	r4, #8
 800b116:	3d10      	subs	r5, #16
 800b118:	e7d6      	b.n	800b0c8 <_vfprintf_r+0x1340>
 800b11a:	4651      	mov	r1, sl
 800b11c:	4658      	mov	r0, fp
 800b11e:	aa26      	add	r2, sp, #152	; 0x98
 800b120:	f002 f9c1 	bl	800d4a6 <__sprint_r>
 800b124:	2800      	cmp	r0, #0
 800b126:	d1e5      	bne.n	800b0f4 <_vfprintf_r+0x136c>
 800b128:	ac29      	add	r4, sp, #164	; 0xa4
 800b12a:	e7f4      	b.n	800b116 <_vfprintf_r+0x138e>
 800b12c:	4639      	mov	r1, r7
 800b12e:	4658      	mov	r0, fp
 800b130:	f001 f902 	bl	800c338 <_free_r>
 800b134:	f7ff ba5e 	b.w	800a5f4 <_vfprintf_r+0x86c>
 800b138:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b13a:	b91b      	cbnz	r3, 800b144 <_vfprintf_r+0x13bc>
 800b13c:	2300      	movs	r3, #0
 800b13e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b140:	f7ff b85f 	b.w	800a202 <_vfprintf_r+0x47a>
 800b144:	4651      	mov	r1, sl
 800b146:	4658      	mov	r0, fp
 800b148:	aa26      	add	r2, sp, #152	; 0x98
 800b14a:	f002 f9ac 	bl	800d4a6 <__sprint_r>
 800b14e:	2800      	cmp	r0, #0
 800b150:	d0f4      	beq.n	800b13c <_vfprintf_r+0x13b4>
 800b152:	f7ff b856 	b.w	800a202 <_vfprintf_r+0x47a>
 800b156:	ea56 0207 	orrs.w	r2, r6, r7
 800b15a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b15e:	f43f ab6a 	beq.w	800a836 <_vfprintf_r+0xaae>
 800b162:	2b01      	cmp	r3, #1
 800b164:	f43f abff 	beq.w	800a966 <_vfprintf_r+0xbde>
 800b168:	2b02      	cmp	r3, #2
 800b16a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b16e:	f43f ac47 	beq.w	800aa00 <_vfprintf_r+0xc78>
 800b172:	08f2      	lsrs	r2, r6, #3
 800b174:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800b178:	08f8      	lsrs	r0, r7, #3
 800b17a:	f006 0307 	and.w	r3, r6, #7
 800b17e:	4607      	mov	r7, r0
 800b180:	4616      	mov	r6, r2
 800b182:	3330      	adds	r3, #48	; 0x30
 800b184:	ea56 0207 	orrs.w	r2, r6, r7
 800b188:	4649      	mov	r1, r9
 800b18a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b18e:	d1f0      	bne.n	800b172 <_vfprintf_r+0x13ea>
 800b190:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b192:	07d0      	lsls	r0, r2, #31
 800b194:	d506      	bpl.n	800b1a4 <_vfprintf_r+0x141c>
 800b196:	2b30      	cmp	r3, #48	; 0x30
 800b198:	d004      	beq.n	800b1a4 <_vfprintf_r+0x141c>
 800b19a:	2330      	movs	r3, #48	; 0x30
 800b19c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b1a0:	f1a1 0902 	sub.w	r9, r1, #2
 800b1a4:	2700      	movs	r7, #0
 800b1a6:	ab52      	add	r3, sp, #328	; 0x148
 800b1a8:	eba3 0309 	sub.w	r3, r3, r9
 800b1ac:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b1b0:	9e07      	ldr	r6, [sp, #28]
 800b1b2:	9307      	str	r3, [sp, #28]
 800b1b4:	463d      	mov	r5, r7
 800b1b6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800b1ba:	f7ff b942 	b.w	800a442 <_vfprintf_r+0x6ba>
 800b1be:	bf00      	nop
 800b1c0:	0800fc10 	.word	0x0800fc10
 800b1c4:	0800fc00 	.word	0x0800fc00

0800b1c8 <__sbprintf>:
 800b1c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ca:	461f      	mov	r7, r3
 800b1cc:	898b      	ldrh	r3, [r1, #12]
 800b1ce:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b1d2:	f023 0302 	bic.w	r3, r3, #2
 800b1d6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b1da:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b1dc:	4615      	mov	r5, r2
 800b1de:	9319      	str	r3, [sp, #100]	; 0x64
 800b1e0:	89cb      	ldrh	r3, [r1, #14]
 800b1e2:	4606      	mov	r6, r0
 800b1e4:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b1e8:	69cb      	ldr	r3, [r1, #28]
 800b1ea:	a816      	add	r0, sp, #88	; 0x58
 800b1ec:	9307      	str	r3, [sp, #28]
 800b1ee:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b1f0:	460c      	mov	r4, r1
 800b1f2:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f4:	ab1a      	add	r3, sp, #104	; 0x68
 800b1f6:	9300      	str	r3, [sp, #0]
 800b1f8:	9304      	str	r3, [sp, #16]
 800b1fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1fe:	9302      	str	r3, [sp, #8]
 800b200:	9305      	str	r3, [sp, #20]
 800b202:	2300      	movs	r3, #0
 800b204:	9306      	str	r3, [sp, #24]
 800b206:	f001 fac5 	bl	800c794 <__retarget_lock_init_recursive>
 800b20a:	462a      	mov	r2, r5
 800b20c:	463b      	mov	r3, r7
 800b20e:	4669      	mov	r1, sp
 800b210:	4630      	mov	r0, r6
 800b212:	f7fe fdb9 	bl	8009d88 <_vfprintf_r>
 800b216:	1e05      	subs	r5, r0, #0
 800b218:	db07      	blt.n	800b22a <__sbprintf+0x62>
 800b21a:	4669      	mov	r1, sp
 800b21c:	4630      	mov	r0, r6
 800b21e:	f000 ff8f 	bl	800c140 <_fflush_r>
 800b222:	2800      	cmp	r0, #0
 800b224:	bf18      	it	ne
 800b226:	f04f 35ff 	movne.w	r5, #4294967295
 800b22a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b22e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b230:	065b      	lsls	r3, r3, #25
 800b232:	bf42      	ittt	mi
 800b234:	89a3      	ldrhmi	r3, [r4, #12]
 800b236:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b23a:	81a3      	strhmi	r3, [r4, #12]
 800b23c:	f001 faab 	bl	800c796 <__retarget_lock_close_recursive>
 800b240:	4628      	mov	r0, r5
 800b242:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b246:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b248 <_vsnprintf_r>:
 800b248:	b530      	push	{r4, r5, lr}
 800b24a:	1e14      	subs	r4, r2, #0
 800b24c:	4605      	mov	r5, r0
 800b24e:	b09b      	sub	sp, #108	; 0x6c
 800b250:	4618      	mov	r0, r3
 800b252:	da05      	bge.n	800b260 <_vsnprintf_r+0x18>
 800b254:	238b      	movs	r3, #139	; 0x8b
 800b256:	f04f 30ff 	mov.w	r0, #4294967295
 800b25a:	602b      	str	r3, [r5, #0]
 800b25c:	b01b      	add	sp, #108	; 0x6c
 800b25e:	bd30      	pop	{r4, r5, pc}
 800b260:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b264:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b268:	bf0c      	ite	eq
 800b26a:	4623      	moveq	r3, r4
 800b26c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b270:	9302      	str	r3, [sp, #8]
 800b272:	9305      	str	r3, [sp, #20]
 800b274:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b278:	4602      	mov	r2, r0
 800b27a:	9100      	str	r1, [sp, #0]
 800b27c:	9104      	str	r1, [sp, #16]
 800b27e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b282:	4669      	mov	r1, sp
 800b284:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b286:	4628      	mov	r0, r5
 800b288:	f7fd fb9a 	bl	80089c0 <_svfprintf_r>
 800b28c:	1c43      	adds	r3, r0, #1
 800b28e:	bfbc      	itt	lt
 800b290:	238b      	movlt	r3, #139	; 0x8b
 800b292:	602b      	strlt	r3, [r5, #0]
 800b294:	2c00      	cmp	r4, #0
 800b296:	d0e1      	beq.n	800b25c <_vsnprintf_r+0x14>
 800b298:	2200      	movs	r2, #0
 800b29a:	9b00      	ldr	r3, [sp, #0]
 800b29c:	701a      	strb	r2, [r3, #0]
 800b29e:	e7dd      	b.n	800b25c <_vsnprintf_r+0x14>

0800b2a0 <vsnprintf>:
 800b2a0:	b507      	push	{r0, r1, r2, lr}
 800b2a2:	9300      	str	r3, [sp, #0]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	460a      	mov	r2, r1
 800b2a8:	4601      	mov	r1, r0
 800b2aa:	4803      	ldr	r0, [pc, #12]	; (800b2b8 <vsnprintf+0x18>)
 800b2ac:	6800      	ldr	r0, [r0, #0]
 800b2ae:	f7ff ffcb 	bl	800b248 <_vsnprintf_r>
 800b2b2:	b003      	add	sp, #12
 800b2b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b2b8:	2000004c 	.word	0x2000004c

0800b2bc <__swsetup_r>:
 800b2bc:	b538      	push	{r3, r4, r5, lr}
 800b2be:	4b2a      	ldr	r3, [pc, #168]	; (800b368 <__swsetup_r+0xac>)
 800b2c0:	4605      	mov	r5, r0
 800b2c2:	6818      	ldr	r0, [r3, #0]
 800b2c4:	460c      	mov	r4, r1
 800b2c6:	b118      	cbz	r0, 800b2d0 <__swsetup_r+0x14>
 800b2c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b2ca:	b90b      	cbnz	r3, 800b2d0 <__swsetup_r+0x14>
 800b2cc:	f000 ffa4 	bl	800c218 <__sinit>
 800b2d0:	89a3      	ldrh	r3, [r4, #12]
 800b2d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2d6:	0718      	lsls	r0, r3, #28
 800b2d8:	d422      	bmi.n	800b320 <__swsetup_r+0x64>
 800b2da:	06d9      	lsls	r1, r3, #27
 800b2dc:	d407      	bmi.n	800b2ee <__swsetup_r+0x32>
 800b2de:	2309      	movs	r3, #9
 800b2e0:	602b      	str	r3, [r5, #0]
 800b2e2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ea:	81a3      	strh	r3, [r4, #12]
 800b2ec:	e034      	b.n	800b358 <__swsetup_r+0x9c>
 800b2ee:	0758      	lsls	r0, r3, #29
 800b2f0:	d512      	bpl.n	800b318 <__swsetup_r+0x5c>
 800b2f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b2f4:	b141      	cbz	r1, 800b308 <__swsetup_r+0x4c>
 800b2f6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b2fa:	4299      	cmp	r1, r3
 800b2fc:	d002      	beq.n	800b304 <__swsetup_r+0x48>
 800b2fe:	4628      	mov	r0, r5
 800b300:	f001 f81a 	bl	800c338 <_free_r>
 800b304:	2300      	movs	r3, #0
 800b306:	6323      	str	r3, [r4, #48]	; 0x30
 800b308:	89a3      	ldrh	r3, [r4, #12]
 800b30a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b30e:	81a3      	strh	r3, [r4, #12]
 800b310:	2300      	movs	r3, #0
 800b312:	6063      	str	r3, [r4, #4]
 800b314:	6923      	ldr	r3, [r4, #16]
 800b316:	6023      	str	r3, [r4, #0]
 800b318:	89a3      	ldrh	r3, [r4, #12]
 800b31a:	f043 0308 	orr.w	r3, r3, #8
 800b31e:	81a3      	strh	r3, [r4, #12]
 800b320:	6923      	ldr	r3, [r4, #16]
 800b322:	b94b      	cbnz	r3, 800b338 <__swsetup_r+0x7c>
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b32a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b32e:	d003      	beq.n	800b338 <__swsetup_r+0x7c>
 800b330:	4621      	mov	r1, r4
 800b332:	4628      	mov	r0, r5
 800b334:	f001 fa5e 	bl	800c7f4 <__smakebuf_r>
 800b338:	89a0      	ldrh	r0, [r4, #12]
 800b33a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b33e:	f010 0301 	ands.w	r3, r0, #1
 800b342:	d00a      	beq.n	800b35a <__swsetup_r+0x9e>
 800b344:	2300      	movs	r3, #0
 800b346:	60a3      	str	r3, [r4, #8]
 800b348:	6963      	ldr	r3, [r4, #20]
 800b34a:	425b      	negs	r3, r3
 800b34c:	61a3      	str	r3, [r4, #24]
 800b34e:	6923      	ldr	r3, [r4, #16]
 800b350:	b943      	cbnz	r3, 800b364 <__swsetup_r+0xa8>
 800b352:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b356:	d1c4      	bne.n	800b2e2 <__swsetup_r+0x26>
 800b358:	bd38      	pop	{r3, r4, r5, pc}
 800b35a:	0781      	lsls	r1, r0, #30
 800b35c:	bf58      	it	pl
 800b35e:	6963      	ldrpl	r3, [r4, #20]
 800b360:	60a3      	str	r3, [r4, #8]
 800b362:	e7f4      	b.n	800b34e <__swsetup_r+0x92>
 800b364:	2000      	movs	r0, #0
 800b366:	e7f7      	b.n	800b358 <__swsetup_r+0x9c>
 800b368:	2000004c 	.word	0x2000004c

0800b36c <register_fini>:
 800b36c:	4b02      	ldr	r3, [pc, #8]	; (800b378 <register_fini+0xc>)
 800b36e:	b113      	cbz	r3, 800b376 <register_fini+0xa>
 800b370:	4802      	ldr	r0, [pc, #8]	; (800b37c <register_fini+0x10>)
 800b372:	f000 b805 	b.w	800b380 <atexit>
 800b376:	4770      	bx	lr
 800b378:	00000000 	.word	0x00000000
 800b37c:	0800c269 	.word	0x0800c269

0800b380 <atexit>:
 800b380:	2300      	movs	r3, #0
 800b382:	4601      	mov	r1, r0
 800b384:	461a      	mov	r2, r3
 800b386:	4618      	mov	r0, r3
 800b388:	f002 bddc 	b.w	800df44 <__register_exitproc>

0800b38c <quorem>:
 800b38c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b390:	6903      	ldr	r3, [r0, #16]
 800b392:	690c      	ldr	r4, [r1, #16]
 800b394:	4607      	mov	r7, r0
 800b396:	42a3      	cmp	r3, r4
 800b398:	f2c0 8083 	blt.w	800b4a2 <quorem+0x116>
 800b39c:	3c01      	subs	r4, #1
 800b39e:	f100 0514 	add.w	r5, r0, #20
 800b3a2:	f101 0814 	add.w	r8, r1, #20
 800b3a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3aa:	9301      	str	r3, [sp, #4]
 800b3ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	fbb2 f6f3 	udiv	r6, r2, r3
 800b3bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b3c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b3c4:	d332      	bcc.n	800b42c <quorem+0xa0>
 800b3c6:	f04f 0e00 	mov.w	lr, #0
 800b3ca:	4640      	mov	r0, r8
 800b3cc:	46ac      	mov	ip, r5
 800b3ce:	46f2      	mov	sl, lr
 800b3d0:	f850 2b04 	ldr.w	r2, [r0], #4
 800b3d4:	b293      	uxth	r3, r2
 800b3d6:	fb06 e303 	mla	r3, r6, r3, lr
 800b3da:	0c12      	lsrs	r2, r2, #16
 800b3dc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b3e0:	fb06 e202 	mla	r2, r6, r2, lr
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	ebaa 0303 	sub.w	r3, sl, r3
 800b3ea:	f8dc a000 	ldr.w	sl, [ip]
 800b3ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b3f2:	fa1f fa8a 	uxth.w	sl, sl
 800b3f6:	4453      	add	r3, sl
 800b3f8:	fa1f fa82 	uxth.w	sl, r2
 800b3fc:	f8dc 2000 	ldr.w	r2, [ip]
 800b400:	4581      	cmp	r9, r0
 800b402:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b406:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b40a:	b29b      	uxth	r3, r3
 800b40c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b410:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b414:	f84c 3b04 	str.w	r3, [ip], #4
 800b418:	d2da      	bcs.n	800b3d0 <quorem+0x44>
 800b41a:	f855 300b 	ldr.w	r3, [r5, fp]
 800b41e:	b92b      	cbnz	r3, 800b42c <quorem+0xa0>
 800b420:	9b01      	ldr	r3, [sp, #4]
 800b422:	3b04      	subs	r3, #4
 800b424:	429d      	cmp	r5, r3
 800b426:	461a      	mov	r2, r3
 800b428:	d32f      	bcc.n	800b48a <quorem+0xfe>
 800b42a:	613c      	str	r4, [r7, #16]
 800b42c:	4638      	mov	r0, r7
 800b42e:	f001 fc83 	bl	800cd38 <__mcmp>
 800b432:	2800      	cmp	r0, #0
 800b434:	db25      	blt.n	800b482 <quorem+0xf6>
 800b436:	4628      	mov	r0, r5
 800b438:	f04f 0c00 	mov.w	ip, #0
 800b43c:	3601      	adds	r6, #1
 800b43e:	f858 1b04 	ldr.w	r1, [r8], #4
 800b442:	f8d0 e000 	ldr.w	lr, [r0]
 800b446:	b28b      	uxth	r3, r1
 800b448:	ebac 0303 	sub.w	r3, ip, r3
 800b44c:	fa1f f28e 	uxth.w	r2, lr
 800b450:	4413      	add	r3, r2
 800b452:	0c0a      	lsrs	r2, r1, #16
 800b454:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b458:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b462:	45c1      	cmp	r9, r8
 800b464:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b468:	f840 3b04 	str.w	r3, [r0], #4
 800b46c:	d2e7      	bcs.n	800b43e <quorem+0xb2>
 800b46e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b472:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b476:	b922      	cbnz	r2, 800b482 <quorem+0xf6>
 800b478:	3b04      	subs	r3, #4
 800b47a:	429d      	cmp	r5, r3
 800b47c:	461a      	mov	r2, r3
 800b47e:	d30a      	bcc.n	800b496 <quorem+0x10a>
 800b480:	613c      	str	r4, [r7, #16]
 800b482:	4630      	mov	r0, r6
 800b484:	b003      	add	sp, #12
 800b486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b48a:	6812      	ldr	r2, [r2, #0]
 800b48c:	3b04      	subs	r3, #4
 800b48e:	2a00      	cmp	r2, #0
 800b490:	d1cb      	bne.n	800b42a <quorem+0x9e>
 800b492:	3c01      	subs	r4, #1
 800b494:	e7c6      	b.n	800b424 <quorem+0x98>
 800b496:	6812      	ldr	r2, [r2, #0]
 800b498:	3b04      	subs	r3, #4
 800b49a:	2a00      	cmp	r2, #0
 800b49c:	d1f0      	bne.n	800b480 <quorem+0xf4>
 800b49e:	3c01      	subs	r4, #1
 800b4a0:	e7eb      	b.n	800b47a <quorem+0xee>
 800b4a2:	2000      	movs	r0, #0
 800b4a4:	e7ee      	b.n	800b484 <quorem+0xf8>
	...

0800b4a8 <_dtoa_r>:
 800b4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b4ae:	b097      	sub	sp, #92	; 0x5c
 800b4b0:	4681      	mov	r9, r0
 800b4b2:	4614      	mov	r4, r2
 800b4b4:	461d      	mov	r5, r3
 800b4b6:	4692      	mov	sl, r2
 800b4b8:	469b      	mov	fp, r3
 800b4ba:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800b4bc:	b149      	cbz	r1, 800b4d2 <_dtoa_r+0x2a>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b4c2:	4093      	lsls	r3, r2
 800b4c4:	608b      	str	r3, [r1, #8]
 800b4c6:	604a      	str	r2, [r1, #4]
 800b4c8:	f001 fa2f 	bl	800c92a <_Bfree>
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b4d2:	1e2b      	subs	r3, r5, #0
 800b4d4:	bfad      	iteet	ge
 800b4d6:	2300      	movge	r3, #0
 800b4d8:	2201      	movlt	r2, #1
 800b4da:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b4de:	6033      	strge	r3, [r6, #0]
 800b4e0:	4ba3      	ldr	r3, [pc, #652]	; (800b770 <_dtoa_r+0x2c8>)
 800b4e2:	bfb8      	it	lt
 800b4e4:	6032      	strlt	r2, [r6, #0]
 800b4e6:	ea33 030b 	bics.w	r3, r3, fp
 800b4ea:	f8cd b00c 	str.w	fp, [sp, #12]
 800b4ee:	d119      	bne.n	800b524 <_dtoa_r+0x7c>
 800b4f0:	f242 730f 	movw	r3, #9999	; 0x270f
 800b4f4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b4f6:	6013      	str	r3, [r2, #0]
 800b4f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4fc:	4323      	orrs	r3, r4
 800b4fe:	f000 857b 	beq.w	800bff8 <_dtoa_r+0xb50>
 800b502:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b504:	b90b      	cbnz	r3, 800b50a <_dtoa_r+0x62>
 800b506:	4b9b      	ldr	r3, [pc, #620]	; (800b774 <_dtoa_r+0x2cc>)
 800b508:	e020      	b.n	800b54c <_dtoa_r+0xa4>
 800b50a:	4b9a      	ldr	r3, [pc, #616]	; (800b774 <_dtoa_r+0x2cc>)
 800b50c:	9306      	str	r3, [sp, #24]
 800b50e:	3303      	adds	r3, #3
 800b510:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b512:	6013      	str	r3, [r2, #0]
 800b514:	9806      	ldr	r0, [sp, #24]
 800b516:	b017      	add	sp, #92	; 0x5c
 800b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51c:	4b96      	ldr	r3, [pc, #600]	; (800b778 <_dtoa_r+0x2d0>)
 800b51e:	9306      	str	r3, [sp, #24]
 800b520:	3308      	adds	r3, #8
 800b522:	e7f5      	b.n	800b510 <_dtoa_r+0x68>
 800b524:	2200      	movs	r2, #0
 800b526:	2300      	movs	r3, #0
 800b528:	4650      	mov	r0, sl
 800b52a:	4659      	mov	r1, fp
 800b52c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800b530:	f7f5 fa3a 	bl	80009a8 <__aeabi_dcmpeq>
 800b534:	4607      	mov	r7, r0
 800b536:	b158      	cbz	r0, 800b550 <_dtoa_r+0xa8>
 800b538:	2301      	movs	r3, #1
 800b53a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b53c:	6013      	str	r3, [r2, #0]
 800b53e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b540:	2b00      	cmp	r3, #0
 800b542:	f000 8556 	beq.w	800bff2 <_dtoa_r+0xb4a>
 800b546:	488d      	ldr	r0, [pc, #564]	; (800b77c <_dtoa_r+0x2d4>)
 800b548:	6018      	str	r0, [r3, #0]
 800b54a:	1e43      	subs	r3, r0, #1
 800b54c:	9306      	str	r3, [sp, #24]
 800b54e:	e7e1      	b.n	800b514 <_dtoa_r+0x6c>
 800b550:	ab14      	add	r3, sp, #80	; 0x50
 800b552:	9301      	str	r3, [sp, #4]
 800b554:	ab15      	add	r3, sp, #84	; 0x54
 800b556:	9300      	str	r3, [sp, #0]
 800b558:	4648      	mov	r0, r9
 800b55a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b55e:	f001 fc97 	bl	800ce90 <__d2b>
 800b562:	9b03      	ldr	r3, [sp, #12]
 800b564:	4680      	mov	r8, r0
 800b566:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800b56a:	2e00      	cmp	r6, #0
 800b56c:	d07f      	beq.n	800b66e <_dtoa_r+0x1c6>
 800b56e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b574:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800b578:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b57c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b580:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b584:	9713      	str	r7, [sp, #76]	; 0x4c
 800b586:	2200      	movs	r2, #0
 800b588:	4b7d      	ldr	r3, [pc, #500]	; (800b780 <_dtoa_r+0x2d8>)
 800b58a:	f7f4 fded 	bl	8000168 <__aeabi_dsub>
 800b58e:	a372      	add	r3, pc, #456	; (adr r3, 800b758 <_dtoa_r+0x2b0>)
 800b590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b594:	f7f4 ffa0 	bl	80004d8 <__aeabi_dmul>
 800b598:	a371      	add	r3, pc, #452	; (adr r3, 800b760 <_dtoa_r+0x2b8>)
 800b59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59e:	f7f4 fde5 	bl	800016c <__adddf3>
 800b5a2:	4604      	mov	r4, r0
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	460d      	mov	r5, r1
 800b5a8:	f7f4 ff2c 	bl	8000404 <__aeabi_i2d>
 800b5ac:	a36e      	add	r3, pc, #440	; (adr r3, 800b768 <_dtoa_r+0x2c0>)
 800b5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b2:	f7f4 ff91 	bl	80004d8 <__aeabi_dmul>
 800b5b6:	4602      	mov	r2, r0
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	4620      	mov	r0, r4
 800b5bc:	4629      	mov	r1, r5
 800b5be:	f7f4 fdd5 	bl	800016c <__adddf3>
 800b5c2:	4604      	mov	r4, r0
 800b5c4:	460d      	mov	r5, r1
 800b5c6:	f7f5 fa37 	bl	8000a38 <__aeabi_d2iz>
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	9003      	str	r0, [sp, #12]
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	4629      	mov	r1, r5
 800b5d4:	f7f5 f9f2 	bl	80009bc <__aeabi_dcmplt>
 800b5d8:	b150      	cbz	r0, 800b5f0 <_dtoa_r+0x148>
 800b5da:	9803      	ldr	r0, [sp, #12]
 800b5dc:	f7f4 ff12 	bl	8000404 <__aeabi_i2d>
 800b5e0:	4622      	mov	r2, r4
 800b5e2:	462b      	mov	r3, r5
 800b5e4:	f7f5 f9e0 	bl	80009a8 <__aeabi_dcmpeq>
 800b5e8:	b910      	cbnz	r0, 800b5f0 <_dtoa_r+0x148>
 800b5ea:	9b03      	ldr	r3, [sp, #12]
 800b5ec:	3b01      	subs	r3, #1
 800b5ee:	9303      	str	r3, [sp, #12]
 800b5f0:	9b03      	ldr	r3, [sp, #12]
 800b5f2:	2b16      	cmp	r3, #22
 800b5f4:	d858      	bhi.n	800b6a8 <_dtoa_r+0x200>
 800b5f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b5fa:	9a03      	ldr	r2, [sp, #12]
 800b5fc:	4b61      	ldr	r3, [pc, #388]	; (800b784 <_dtoa_r+0x2dc>)
 800b5fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b606:	f7f5 f9d9 	bl	80009bc <__aeabi_dcmplt>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d04e      	beq.n	800b6ac <_dtoa_r+0x204>
 800b60e:	9b03      	ldr	r3, [sp, #12]
 800b610:	3b01      	subs	r3, #1
 800b612:	9303      	str	r3, [sp, #12]
 800b614:	2300      	movs	r3, #0
 800b616:	930f      	str	r3, [sp, #60]	; 0x3c
 800b618:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b61a:	1b9e      	subs	r6, r3, r6
 800b61c:	1e73      	subs	r3, r6, #1
 800b61e:	9309      	str	r3, [sp, #36]	; 0x24
 800b620:	bf49      	itett	mi
 800b622:	f1c6 0301 	rsbmi	r3, r6, #1
 800b626:	2300      	movpl	r3, #0
 800b628:	9308      	strmi	r3, [sp, #32]
 800b62a:	2300      	movmi	r3, #0
 800b62c:	bf54      	ite	pl
 800b62e:	9308      	strpl	r3, [sp, #32]
 800b630:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b632:	9b03      	ldr	r3, [sp, #12]
 800b634:	2b00      	cmp	r3, #0
 800b636:	db3b      	blt.n	800b6b0 <_dtoa_r+0x208>
 800b638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b63a:	9a03      	ldr	r2, [sp, #12]
 800b63c:	4413      	add	r3, r2
 800b63e:	9309      	str	r3, [sp, #36]	; 0x24
 800b640:	2300      	movs	r3, #0
 800b642:	920e      	str	r2, [sp, #56]	; 0x38
 800b644:	930a      	str	r3, [sp, #40]	; 0x28
 800b646:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b648:	2b09      	cmp	r3, #9
 800b64a:	d86b      	bhi.n	800b724 <_dtoa_r+0x27c>
 800b64c:	2b05      	cmp	r3, #5
 800b64e:	bfc4      	itt	gt
 800b650:	3b04      	subgt	r3, #4
 800b652:	9320      	strgt	r3, [sp, #128]	; 0x80
 800b654:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b656:	bfc8      	it	gt
 800b658:	2400      	movgt	r4, #0
 800b65a:	f1a3 0302 	sub.w	r3, r3, #2
 800b65e:	bfd8      	it	le
 800b660:	2401      	movle	r4, #1
 800b662:	2b03      	cmp	r3, #3
 800b664:	d869      	bhi.n	800b73a <_dtoa_r+0x292>
 800b666:	e8df f003 	tbb	[pc, r3]
 800b66a:	392c      	.short	0x392c
 800b66c:	5b37      	.short	0x5b37
 800b66e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800b672:	441e      	add	r6, r3
 800b674:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800b678:	2b20      	cmp	r3, #32
 800b67a:	dd10      	ble.n	800b69e <_dtoa_r+0x1f6>
 800b67c:	9a03      	ldr	r2, [sp, #12]
 800b67e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b682:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800b686:	409a      	lsls	r2, r3
 800b688:	fa24 f000 	lsr.w	r0, r4, r0
 800b68c:	4310      	orrs	r0, r2
 800b68e:	f7f4 fea9 	bl	80003e4 <__aeabi_ui2d>
 800b692:	2301      	movs	r3, #1
 800b694:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b698:	3e01      	subs	r6, #1
 800b69a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b69c:	e773      	b.n	800b586 <_dtoa_r+0xde>
 800b69e:	f1c3 0320 	rsb	r3, r3, #32
 800b6a2:	fa04 f003 	lsl.w	r0, r4, r3
 800b6a6:	e7f2      	b.n	800b68e <_dtoa_r+0x1e6>
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	e7b4      	b.n	800b616 <_dtoa_r+0x16e>
 800b6ac:	900f      	str	r0, [sp, #60]	; 0x3c
 800b6ae:	e7b3      	b.n	800b618 <_dtoa_r+0x170>
 800b6b0:	9b08      	ldr	r3, [sp, #32]
 800b6b2:	9a03      	ldr	r2, [sp, #12]
 800b6b4:	1a9b      	subs	r3, r3, r2
 800b6b6:	9308      	str	r3, [sp, #32]
 800b6b8:	4253      	negs	r3, r2
 800b6ba:	930a      	str	r3, [sp, #40]	; 0x28
 800b6bc:	2300      	movs	r3, #0
 800b6be:	930e      	str	r3, [sp, #56]	; 0x38
 800b6c0:	e7c1      	b.n	800b646 <_dtoa_r+0x19e>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	dc39      	bgt.n	800b740 <_dtoa_r+0x298>
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	9304      	str	r3, [sp, #16]
 800b6d2:	9307      	str	r3, [sp, #28]
 800b6d4:	9221      	str	r2, [sp, #132]	; 0x84
 800b6d6:	e00c      	b.n	800b6f2 <_dtoa_r+0x24a>
 800b6d8:	2301      	movs	r3, #1
 800b6da:	e7f3      	b.n	800b6c4 <_dtoa_r+0x21c>
 800b6dc:	2300      	movs	r3, #0
 800b6de:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b6e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6e2:	9b03      	ldr	r3, [sp, #12]
 800b6e4:	4413      	add	r3, r2
 800b6e6:	9304      	str	r3, [sp, #16]
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	2b01      	cmp	r3, #1
 800b6ec:	9307      	str	r3, [sp, #28]
 800b6ee:	bfb8      	it	lt
 800b6f0:	2301      	movlt	r3, #1
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800b6f8:	2204      	movs	r2, #4
 800b6fa:	f102 0014 	add.w	r0, r2, #20
 800b6fe:	4298      	cmp	r0, r3
 800b700:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800b704:	d920      	bls.n	800b748 <_dtoa_r+0x2a0>
 800b706:	4648      	mov	r0, r9
 800b708:	f001 f8ea 	bl	800c8e0 <_Balloc>
 800b70c:	9006      	str	r0, [sp, #24]
 800b70e:	2800      	cmp	r0, #0
 800b710:	d13e      	bne.n	800b790 <_dtoa_r+0x2e8>
 800b712:	4602      	mov	r2, r0
 800b714:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b718:	4b1b      	ldr	r3, [pc, #108]	; (800b788 <_dtoa_r+0x2e0>)
 800b71a:	481c      	ldr	r0, [pc, #112]	; (800b78c <_dtoa_r+0x2e4>)
 800b71c:	f002 fc52 	bl	800dfc4 <__assert_func>
 800b720:	2301      	movs	r3, #1
 800b722:	e7dc      	b.n	800b6de <_dtoa_r+0x236>
 800b724:	2401      	movs	r4, #1
 800b726:	2300      	movs	r3, #0
 800b728:	940b      	str	r4, [sp, #44]	; 0x2c
 800b72a:	9320      	str	r3, [sp, #128]	; 0x80
 800b72c:	f04f 33ff 	mov.w	r3, #4294967295
 800b730:	2200      	movs	r2, #0
 800b732:	9304      	str	r3, [sp, #16]
 800b734:	9307      	str	r3, [sp, #28]
 800b736:	2312      	movs	r3, #18
 800b738:	e7cc      	b.n	800b6d4 <_dtoa_r+0x22c>
 800b73a:	2301      	movs	r3, #1
 800b73c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b73e:	e7f5      	b.n	800b72c <_dtoa_r+0x284>
 800b740:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b742:	9304      	str	r3, [sp, #16]
 800b744:	9307      	str	r3, [sp, #28]
 800b746:	e7d4      	b.n	800b6f2 <_dtoa_r+0x24a>
 800b748:	3101      	adds	r1, #1
 800b74a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b74e:	0052      	lsls	r2, r2, #1
 800b750:	e7d3      	b.n	800b6fa <_dtoa_r+0x252>
 800b752:	bf00      	nop
 800b754:	f3af 8000 	nop.w
 800b758:	636f4361 	.word	0x636f4361
 800b75c:	3fd287a7 	.word	0x3fd287a7
 800b760:	8b60c8b3 	.word	0x8b60c8b3
 800b764:	3fc68a28 	.word	0x3fc68a28
 800b768:	509f79fb 	.word	0x509f79fb
 800b76c:	3fd34413 	.word	0x3fd34413
 800b770:	7ff00000 	.word	0x7ff00000
 800b774:	0800fc20 	.word	0x0800fc20
 800b778:	0800fc24 	.word	0x0800fc24
 800b77c:	0800fbdf 	.word	0x0800fbdf
 800b780:	3ff80000 	.word	0x3ff80000
 800b784:	0800fd28 	.word	0x0800fd28
 800b788:	0800fc2d 	.word	0x0800fc2d
 800b78c:	0800fc3e 	.word	0x0800fc3e
 800b790:	9b06      	ldr	r3, [sp, #24]
 800b792:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b796:	9b07      	ldr	r3, [sp, #28]
 800b798:	2b0e      	cmp	r3, #14
 800b79a:	f200 80a1 	bhi.w	800b8e0 <_dtoa_r+0x438>
 800b79e:	2c00      	cmp	r4, #0
 800b7a0:	f000 809e 	beq.w	800b8e0 <_dtoa_r+0x438>
 800b7a4:	9b03      	ldr	r3, [sp, #12]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	dd34      	ble.n	800b814 <_dtoa_r+0x36c>
 800b7aa:	4a96      	ldr	r2, [pc, #600]	; (800ba04 <_dtoa_r+0x55c>)
 800b7ac:	f003 030f 	and.w	r3, r3, #15
 800b7b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b7b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b7b8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b7bc:	9b03      	ldr	r3, [sp, #12]
 800b7be:	05d8      	lsls	r0, r3, #23
 800b7c0:	ea4f 1523 	mov.w	r5, r3, asr #4
 800b7c4:	d516      	bpl.n	800b7f4 <_dtoa_r+0x34c>
 800b7c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b7ca:	4b8f      	ldr	r3, [pc, #572]	; (800ba08 <_dtoa_r+0x560>)
 800b7cc:	2603      	movs	r6, #3
 800b7ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7d2:	f7f4 ffab 	bl	800072c <__aeabi_ddiv>
 800b7d6:	4682      	mov	sl, r0
 800b7d8:	468b      	mov	fp, r1
 800b7da:	f005 050f 	and.w	r5, r5, #15
 800b7de:	4c8a      	ldr	r4, [pc, #552]	; (800ba08 <_dtoa_r+0x560>)
 800b7e0:	b955      	cbnz	r5, 800b7f8 <_dtoa_r+0x350>
 800b7e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b7e6:	4650      	mov	r0, sl
 800b7e8:	4659      	mov	r1, fp
 800b7ea:	f7f4 ff9f 	bl	800072c <__aeabi_ddiv>
 800b7ee:	4682      	mov	sl, r0
 800b7f0:	468b      	mov	fp, r1
 800b7f2:	e028      	b.n	800b846 <_dtoa_r+0x39e>
 800b7f4:	2602      	movs	r6, #2
 800b7f6:	e7f2      	b.n	800b7de <_dtoa_r+0x336>
 800b7f8:	07e9      	lsls	r1, r5, #31
 800b7fa:	d508      	bpl.n	800b80e <_dtoa_r+0x366>
 800b7fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b800:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b804:	f7f4 fe68 	bl	80004d8 <__aeabi_dmul>
 800b808:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b80c:	3601      	adds	r6, #1
 800b80e:	106d      	asrs	r5, r5, #1
 800b810:	3408      	adds	r4, #8
 800b812:	e7e5      	b.n	800b7e0 <_dtoa_r+0x338>
 800b814:	f000 809f 	beq.w	800b956 <_dtoa_r+0x4ae>
 800b818:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b81c:	9b03      	ldr	r3, [sp, #12]
 800b81e:	2602      	movs	r6, #2
 800b820:	425c      	negs	r4, r3
 800b822:	4b78      	ldr	r3, [pc, #480]	; (800ba04 <_dtoa_r+0x55c>)
 800b824:	f004 020f 	and.w	r2, r4, #15
 800b828:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 fe52 	bl	80004d8 <__aeabi_dmul>
 800b834:	2300      	movs	r3, #0
 800b836:	4682      	mov	sl, r0
 800b838:	468b      	mov	fp, r1
 800b83a:	4d73      	ldr	r5, [pc, #460]	; (800ba08 <_dtoa_r+0x560>)
 800b83c:	1124      	asrs	r4, r4, #4
 800b83e:	2c00      	cmp	r4, #0
 800b840:	d17e      	bne.n	800b940 <_dtoa_r+0x498>
 800b842:	2b00      	cmp	r3, #0
 800b844:	d1d3      	bne.n	800b7ee <_dtoa_r+0x346>
 800b846:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b848:	2b00      	cmp	r3, #0
 800b84a:	f000 8086 	beq.w	800b95a <_dtoa_r+0x4b2>
 800b84e:	2200      	movs	r2, #0
 800b850:	4650      	mov	r0, sl
 800b852:	4659      	mov	r1, fp
 800b854:	4b6d      	ldr	r3, [pc, #436]	; (800ba0c <_dtoa_r+0x564>)
 800b856:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800b85a:	f7f5 f8af 	bl	80009bc <__aeabi_dcmplt>
 800b85e:	2800      	cmp	r0, #0
 800b860:	d07b      	beq.n	800b95a <_dtoa_r+0x4b2>
 800b862:	9b07      	ldr	r3, [sp, #28]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d078      	beq.n	800b95a <_dtoa_r+0x4b2>
 800b868:	9b04      	ldr	r3, [sp, #16]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	dd36      	ble.n	800b8dc <_dtoa_r+0x434>
 800b86e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b872:	9b03      	ldr	r3, [sp, #12]
 800b874:	2200      	movs	r2, #0
 800b876:	1e5d      	subs	r5, r3, #1
 800b878:	4b65      	ldr	r3, [pc, #404]	; (800ba10 <_dtoa_r+0x568>)
 800b87a:	f7f4 fe2d 	bl	80004d8 <__aeabi_dmul>
 800b87e:	4682      	mov	sl, r0
 800b880:	468b      	mov	fp, r1
 800b882:	9c04      	ldr	r4, [sp, #16]
 800b884:	3601      	adds	r6, #1
 800b886:	4630      	mov	r0, r6
 800b888:	f7f4 fdbc 	bl	8000404 <__aeabi_i2d>
 800b88c:	4652      	mov	r2, sl
 800b88e:	465b      	mov	r3, fp
 800b890:	f7f4 fe22 	bl	80004d8 <__aeabi_dmul>
 800b894:	2200      	movs	r2, #0
 800b896:	4b5f      	ldr	r3, [pc, #380]	; (800ba14 <_dtoa_r+0x56c>)
 800b898:	f7f4 fc68 	bl	800016c <__adddf3>
 800b89c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b8a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b8a4:	9611      	str	r6, [sp, #68]	; 0x44
 800b8a6:	2c00      	cmp	r4, #0
 800b8a8:	d15a      	bne.n	800b960 <_dtoa_r+0x4b8>
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	4650      	mov	r0, sl
 800b8ae:	4659      	mov	r1, fp
 800b8b0:	4b59      	ldr	r3, [pc, #356]	; (800ba18 <_dtoa_r+0x570>)
 800b8b2:	f7f4 fc59 	bl	8000168 <__aeabi_dsub>
 800b8b6:	4633      	mov	r3, r6
 800b8b8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b8ba:	4682      	mov	sl, r0
 800b8bc:	468b      	mov	fp, r1
 800b8be:	f7f5 f89b 	bl	80009f8 <__aeabi_dcmpgt>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	f040 828b 	bne.w	800bdde <_dtoa_r+0x936>
 800b8c8:	4650      	mov	r0, sl
 800b8ca:	4659      	mov	r1, fp
 800b8cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b8ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b8d2:	f7f5 f873 	bl	80009bc <__aeabi_dcmplt>
 800b8d6:	2800      	cmp	r0, #0
 800b8d8:	f040 827f 	bne.w	800bdda <_dtoa_r+0x932>
 800b8dc:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800b8e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f2c0 814d 	blt.w	800bb82 <_dtoa_r+0x6da>
 800b8e8:	9a03      	ldr	r2, [sp, #12]
 800b8ea:	2a0e      	cmp	r2, #14
 800b8ec:	f300 8149 	bgt.w	800bb82 <_dtoa_r+0x6da>
 800b8f0:	4b44      	ldr	r3, [pc, #272]	; (800ba04 <_dtoa_r+0x55c>)
 800b8f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b8fa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b8fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b900:	2b00      	cmp	r3, #0
 800b902:	f280 80d6 	bge.w	800bab2 <_dtoa_r+0x60a>
 800b906:	9b07      	ldr	r3, [sp, #28]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f300 80d2 	bgt.w	800bab2 <_dtoa_r+0x60a>
 800b90e:	f040 8263 	bne.w	800bdd8 <_dtoa_r+0x930>
 800b912:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b916:	2200      	movs	r2, #0
 800b918:	4b3f      	ldr	r3, [pc, #252]	; (800ba18 <_dtoa_r+0x570>)
 800b91a:	f7f4 fddd 	bl	80004d8 <__aeabi_dmul>
 800b91e:	4652      	mov	r2, sl
 800b920:	465b      	mov	r3, fp
 800b922:	f7f5 f85f 	bl	80009e4 <__aeabi_dcmpge>
 800b926:	9c07      	ldr	r4, [sp, #28]
 800b928:	4625      	mov	r5, r4
 800b92a:	2800      	cmp	r0, #0
 800b92c:	f040 823c 	bne.w	800bda8 <_dtoa_r+0x900>
 800b930:	2331      	movs	r3, #49	; 0x31
 800b932:	9e06      	ldr	r6, [sp, #24]
 800b934:	f806 3b01 	strb.w	r3, [r6], #1
 800b938:	9b03      	ldr	r3, [sp, #12]
 800b93a:	3301      	adds	r3, #1
 800b93c:	9303      	str	r3, [sp, #12]
 800b93e:	e237      	b.n	800bdb0 <_dtoa_r+0x908>
 800b940:	07e2      	lsls	r2, r4, #31
 800b942:	d505      	bpl.n	800b950 <_dtoa_r+0x4a8>
 800b944:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b948:	f7f4 fdc6 	bl	80004d8 <__aeabi_dmul>
 800b94c:	2301      	movs	r3, #1
 800b94e:	3601      	adds	r6, #1
 800b950:	1064      	asrs	r4, r4, #1
 800b952:	3508      	adds	r5, #8
 800b954:	e773      	b.n	800b83e <_dtoa_r+0x396>
 800b956:	2602      	movs	r6, #2
 800b958:	e775      	b.n	800b846 <_dtoa_r+0x39e>
 800b95a:	9d03      	ldr	r5, [sp, #12]
 800b95c:	9c07      	ldr	r4, [sp, #28]
 800b95e:	e792      	b.n	800b886 <_dtoa_r+0x3de>
 800b960:	9906      	ldr	r1, [sp, #24]
 800b962:	4b28      	ldr	r3, [pc, #160]	; (800ba04 <_dtoa_r+0x55c>)
 800b964:	4421      	add	r1, r4
 800b966:	9112      	str	r1, [sp, #72]	; 0x48
 800b968:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b96a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b96e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b972:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b976:	2900      	cmp	r1, #0
 800b978:	d052      	beq.n	800ba20 <_dtoa_r+0x578>
 800b97a:	2000      	movs	r0, #0
 800b97c:	4927      	ldr	r1, [pc, #156]	; (800ba1c <_dtoa_r+0x574>)
 800b97e:	f7f4 fed5 	bl	800072c <__aeabi_ddiv>
 800b982:	4632      	mov	r2, r6
 800b984:	463b      	mov	r3, r7
 800b986:	f7f4 fbef 	bl	8000168 <__aeabi_dsub>
 800b98a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b98e:	9e06      	ldr	r6, [sp, #24]
 800b990:	4659      	mov	r1, fp
 800b992:	4650      	mov	r0, sl
 800b994:	f7f5 f850 	bl	8000a38 <__aeabi_d2iz>
 800b998:	4604      	mov	r4, r0
 800b99a:	f7f4 fd33 	bl	8000404 <__aeabi_i2d>
 800b99e:	4602      	mov	r2, r0
 800b9a0:	460b      	mov	r3, r1
 800b9a2:	4650      	mov	r0, sl
 800b9a4:	4659      	mov	r1, fp
 800b9a6:	f7f4 fbdf 	bl	8000168 <__aeabi_dsub>
 800b9aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b9ae:	3430      	adds	r4, #48	; 0x30
 800b9b0:	f806 4b01 	strb.w	r4, [r6], #1
 800b9b4:	4682      	mov	sl, r0
 800b9b6:	468b      	mov	fp, r1
 800b9b8:	f7f5 f800 	bl	80009bc <__aeabi_dcmplt>
 800b9bc:	2800      	cmp	r0, #0
 800b9be:	d170      	bne.n	800baa2 <_dtoa_r+0x5fa>
 800b9c0:	4652      	mov	r2, sl
 800b9c2:	465b      	mov	r3, fp
 800b9c4:	2000      	movs	r0, #0
 800b9c6:	4911      	ldr	r1, [pc, #68]	; (800ba0c <_dtoa_r+0x564>)
 800b9c8:	f7f4 fbce 	bl	8000168 <__aeabi_dsub>
 800b9cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b9d0:	f7f4 fff4 	bl	80009bc <__aeabi_dcmplt>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	f040 80b6 	bne.w	800bb46 <_dtoa_r+0x69e>
 800b9da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b9dc:	429e      	cmp	r6, r3
 800b9de:	f43f af7d 	beq.w	800b8dc <_dtoa_r+0x434>
 800b9e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	4b09      	ldr	r3, [pc, #36]	; (800ba10 <_dtoa_r+0x568>)
 800b9ea:	f7f4 fd75 	bl	80004d8 <__aeabi_dmul>
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b9f4:	4b06      	ldr	r3, [pc, #24]	; (800ba10 <_dtoa_r+0x568>)
 800b9f6:	4650      	mov	r0, sl
 800b9f8:	4659      	mov	r1, fp
 800b9fa:	f7f4 fd6d 	bl	80004d8 <__aeabi_dmul>
 800b9fe:	4682      	mov	sl, r0
 800ba00:	468b      	mov	fp, r1
 800ba02:	e7c5      	b.n	800b990 <_dtoa_r+0x4e8>
 800ba04:	0800fd28 	.word	0x0800fd28
 800ba08:	0800fd00 	.word	0x0800fd00
 800ba0c:	3ff00000 	.word	0x3ff00000
 800ba10:	40240000 	.word	0x40240000
 800ba14:	401c0000 	.word	0x401c0000
 800ba18:	40140000 	.word	0x40140000
 800ba1c:	3fe00000 	.word	0x3fe00000
 800ba20:	4630      	mov	r0, r6
 800ba22:	4639      	mov	r1, r7
 800ba24:	f7f4 fd58 	bl	80004d8 <__aeabi_dmul>
 800ba28:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ba2c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800ba2e:	9e06      	ldr	r6, [sp, #24]
 800ba30:	4659      	mov	r1, fp
 800ba32:	4650      	mov	r0, sl
 800ba34:	f7f5 f800 	bl	8000a38 <__aeabi_d2iz>
 800ba38:	4604      	mov	r4, r0
 800ba3a:	f7f4 fce3 	bl	8000404 <__aeabi_i2d>
 800ba3e:	4602      	mov	r2, r0
 800ba40:	460b      	mov	r3, r1
 800ba42:	4650      	mov	r0, sl
 800ba44:	4659      	mov	r1, fp
 800ba46:	f7f4 fb8f 	bl	8000168 <__aeabi_dsub>
 800ba4a:	3430      	adds	r4, #48	; 0x30
 800ba4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ba4e:	f806 4b01 	strb.w	r4, [r6], #1
 800ba52:	429e      	cmp	r6, r3
 800ba54:	4682      	mov	sl, r0
 800ba56:	468b      	mov	fp, r1
 800ba58:	f04f 0200 	mov.w	r2, #0
 800ba5c:	d123      	bne.n	800baa6 <_dtoa_r+0x5fe>
 800ba5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba62:	4bb2      	ldr	r3, [pc, #712]	; (800bd2c <_dtoa_r+0x884>)
 800ba64:	f7f4 fb82 	bl	800016c <__adddf3>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4650      	mov	r0, sl
 800ba6e:	4659      	mov	r1, fp
 800ba70:	f7f4 ffc2 	bl	80009f8 <__aeabi_dcmpgt>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d166      	bne.n	800bb46 <_dtoa_r+0x69e>
 800ba78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	49ab      	ldr	r1, [pc, #684]	; (800bd2c <_dtoa_r+0x884>)
 800ba80:	f7f4 fb72 	bl	8000168 <__aeabi_dsub>
 800ba84:	4602      	mov	r2, r0
 800ba86:	460b      	mov	r3, r1
 800ba88:	4650      	mov	r0, sl
 800ba8a:	4659      	mov	r1, fp
 800ba8c:	f7f4 ff96 	bl	80009bc <__aeabi_dcmplt>
 800ba90:	2800      	cmp	r0, #0
 800ba92:	f43f af23 	beq.w	800b8dc <_dtoa_r+0x434>
 800ba96:	463e      	mov	r6, r7
 800ba98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ba9c:	3f01      	subs	r7, #1
 800ba9e:	2b30      	cmp	r3, #48	; 0x30
 800baa0:	d0f9      	beq.n	800ba96 <_dtoa_r+0x5ee>
 800baa2:	9503      	str	r5, [sp, #12]
 800baa4:	e03e      	b.n	800bb24 <_dtoa_r+0x67c>
 800baa6:	4ba2      	ldr	r3, [pc, #648]	; (800bd30 <_dtoa_r+0x888>)
 800baa8:	f7f4 fd16 	bl	80004d8 <__aeabi_dmul>
 800baac:	4682      	mov	sl, r0
 800baae:	468b      	mov	fp, r1
 800bab0:	e7be      	b.n	800ba30 <_dtoa_r+0x588>
 800bab2:	4654      	mov	r4, sl
 800bab4:	f04f 0a00 	mov.w	sl, #0
 800bab8:	465d      	mov	r5, fp
 800baba:	9e06      	ldr	r6, [sp, #24]
 800babc:	f8df b270 	ldr.w	fp, [pc, #624]	; 800bd30 <_dtoa_r+0x888>
 800bac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bac4:	4620      	mov	r0, r4
 800bac6:	4629      	mov	r1, r5
 800bac8:	f7f4 fe30 	bl	800072c <__aeabi_ddiv>
 800bacc:	f7f4 ffb4 	bl	8000a38 <__aeabi_d2iz>
 800bad0:	4607      	mov	r7, r0
 800bad2:	f7f4 fc97 	bl	8000404 <__aeabi_i2d>
 800bad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bada:	f7f4 fcfd 	bl	80004d8 <__aeabi_dmul>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4620      	mov	r0, r4
 800bae4:	4629      	mov	r1, r5
 800bae6:	f7f4 fb3f 	bl	8000168 <__aeabi_dsub>
 800baea:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800baee:	f806 4b01 	strb.w	r4, [r6], #1
 800baf2:	9c06      	ldr	r4, [sp, #24]
 800baf4:	9d07      	ldr	r5, [sp, #28]
 800baf6:	1b34      	subs	r4, r6, r4
 800baf8:	42a5      	cmp	r5, r4
 800bafa:	4602      	mov	r2, r0
 800bafc:	460b      	mov	r3, r1
 800bafe:	d133      	bne.n	800bb68 <_dtoa_r+0x6c0>
 800bb00:	f7f4 fb34 	bl	800016c <__adddf3>
 800bb04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb08:	4604      	mov	r4, r0
 800bb0a:	460d      	mov	r5, r1
 800bb0c:	f7f4 ff74 	bl	80009f8 <__aeabi_dcmpgt>
 800bb10:	b9c0      	cbnz	r0, 800bb44 <_dtoa_r+0x69c>
 800bb12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb16:	4620      	mov	r0, r4
 800bb18:	4629      	mov	r1, r5
 800bb1a:	f7f4 ff45 	bl	80009a8 <__aeabi_dcmpeq>
 800bb1e:	b108      	cbz	r0, 800bb24 <_dtoa_r+0x67c>
 800bb20:	07fb      	lsls	r3, r7, #31
 800bb22:	d40f      	bmi.n	800bb44 <_dtoa_r+0x69c>
 800bb24:	4648      	mov	r0, r9
 800bb26:	4641      	mov	r1, r8
 800bb28:	f000 feff 	bl	800c92a <_Bfree>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	9803      	ldr	r0, [sp, #12]
 800bb30:	7033      	strb	r3, [r6, #0]
 800bb32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bb34:	3001      	adds	r0, #1
 800bb36:	6018      	str	r0, [r3, #0]
 800bb38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	f43f acea 	beq.w	800b514 <_dtoa_r+0x6c>
 800bb40:	601e      	str	r6, [r3, #0]
 800bb42:	e4e7      	b.n	800b514 <_dtoa_r+0x6c>
 800bb44:	9d03      	ldr	r5, [sp, #12]
 800bb46:	4633      	mov	r3, r6
 800bb48:	461e      	mov	r6, r3
 800bb4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb4e:	2a39      	cmp	r2, #57	; 0x39
 800bb50:	d106      	bne.n	800bb60 <_dtoa_r+0x6b8>
 800bb52:	9a06      	ldr	r2, [sp, #24]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d1f7      	bne.n	800bb48 <_dtoa_r+0x6a0>
 800bb58:	2230      	movs	r2, #48	; 0x30
 800bb5a:	9906      	ldr	r1, [sp, #24]
 800bb5c:	3501      	adds	r5, #1
 800bb5e:	700a      	strb	r2, [r1, #0]
 800bb60:	781a      	ldrb	r2, [r3, #0]
 800bb62:	3201      	adds	r2, #1
 800bb64:	701a      	strb	r2, [r3, #0]
 800bb66:	e79c      	b.n	800baa2 <_dtoa_r+0x5fa>
 800bb68:	4652      	mov	r2, sl
 800bb6a:	465b      	mov	r3, fp
 800bb6c:	f7f4 fcb4 	bl	80004d8 <__aeabi_dmul>
 800bb70:	2200      	movs	r2, #0
 800bb72:	2300      	movs	r3, #0
 800bb74:	4604      	mov	r4, r0
 800bb76:	460d      	mov	r5, r1
 800bb78:	f7f4 ff16 	bl	80009a8 <__aeabi_dcmpeq>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d09f      	beq.n	800bac0 <_dtoa_r+0x618>
 800bb80:	e7d0      	b.n	800bb24 <_dtoa_r+0x67c>
 800bb82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	f000 80cb 	beq.w	800bd20 <_dtoa_r+0x878>
 800bb8a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bb8c:	2a01      	cmp	r2, #1
 800bb8e:	f300 80ae 	bgt.w	800bcee <_dtoa_r+0x846>
 800bb92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bb94:	2a00      	cmp	r2, #0
 800bb96:	f000 80a6 	beq.w	800bce6 <_dtoa_r+0x83e>
 800bb9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bb9e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bba0:	9e08      	ldr	r6, [sp, #32]
 800bba2:	9a08      	ldr	r2, [sp, #32]
 800bba4:	2101      	movs	r1, #1
 800bba6:	441a      	add	r2, r3
 800bba8:	9208      	str	r2, [sp, #32]
 800bbaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbac:	4648      	mov	r0, r9
 800bbae:	441a      	add	r2, r3
 800bbb0:	9209      	str	r2, [sp, #36]	; 0x24
 800bbb2:	f000 ff5b 	bl	800ca6c <__i2b>
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	2e00      	cmp	r6, #0
 800bbba:	dd0c      	ble.n	800bbd6 <_dtoa_r+0x72e>
 800bbbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	dd09      	ble.n	800bbd6 <_dtoa_r+0x72e>
 800bbc2:	42b3      	cmp	r3, r6
 800bbc4:	bfa8      	it	ge
 800bbc6:	4633      	movge	r3, r6
 800bbc8:	9a08      	ldr	r2, [sp, #32]
 800bbca:	1af6      	subs	r6, r6, r3
 800bbcc:	1ad2      	subs	r2, r2, r3
 800bbce:	9208      	str	r2, [sp, #32]
 800bbd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbd2:	1ad3      	subs	r3, r2, r3
 800bbd4:	9309      	str	r3, [sp, #36]	; 0x24
 800bbd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbd8:	b1f3      	cbz	r3, 800bc18 <_dtoa_r+0x770>
 800bbda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	f000 80a3 	beq.w	800bd28 <_dtoa_r+0x880>
 800bbe2:	2c00      	cmp	r4, #0
 800bbe4:	dd10      	ble.n	800bc08 <_dtoa_r+0x760>
 800bbe6:	4629      	mov	r1, r5
 800bbe8:	4622      	mov	r2, r4
 800bbea:	4648      	mov	r0, r9
 800bbec:	f000 fff8 	bl	800cbe0 <__pow5mult>
 800bbf0:	4642      	mov	r2, r8
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	4605      	mov	r5, r0
 800bbf6:	4648      	mov	r0, r9
 800bbf8:	f000 ff4e 	bl	800ca98 <__multiply>
 800bbfc:	4607      	mov	r7, r0
 800bbfe:	4641      	mov	r1, r8
 800bc00:	4648      	mov	r0, r9
 800bc02:	f000 fe92 	bl	800c92a <_Bfree>
 800bc06:	46b8      	mov	r8, r7
 800bc08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc0a:	1b1a      	subs	r2, r3, r4
 800bc0c:	d004      	beq.n	800bc18 <_dtoa_r+0x770>
 800bc0e:	4641      	mov	r1, r8
 800bc10:	4648      	mov	r0, r9
 800bc12:	f000 ffe5 	bl	800cbe0 <__pow5mult>
 800bc16:	4680      	mov	r8, r0
 800bc18:	2101      	movs	r1, #1
 800bc1a:	4648      	mov	r0, r9
 800bc1c:	f000 ff26 	bl	800ca6c <__i2b>
 800bc20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc22:	4604      	mov	r4, r0
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	f340 8085 	ble.w	800bd34 <_dtoa_r+0x88c>
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	4601      	mov	r1, r0
 800bc2e:	4648      	mov	r0, r9
 800bc30:	f000 ffd6 	bl	800cbe0 <__pow5mult>
 800bc34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bc36:	4604      	mov	r4, r0
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	dd7e      	ble.n	800bd3a <_dtoa_r+0x892>
 800bc3c:	2700      	movs	r7, #0
 800bc3e:	6923      	ldr	r3, [r4, #16]
 800bc40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc44:	6918      	ldr	r0, [r3, #16]
 800bc46:	f000 fec3 	bl	800c9d0 <__hi0bits>
 800bc4a:	f1c0 0020 	rsb	r0, r0, #32
 800bc4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc50:	4418      	add	r0, r3
 800bc52:	f010 001f 	ands.w	r0, r0, #31
 800bc56:	f000 808e 	beq.w	800bd76 <_dtoa_r+0x8ce>
 800bc5a:	f1c0 0320 	rsb	r3, r0, #32
 800bc5e:	2b04      	cmp	r3, #4
 800bc60:	f340 8087 	ble.w	800bd72 <_dtoa_r+0x8ca>
 800bc64:	f1c0 001c 	rsb	r0, r0, #28
 800bc68:	9b08      	ldr	r3, [sp, #32]
 800bc6a:	4406      	add	r6, r0
 800bc6c:	4403      	add	r3, r0
 800bc6e:	9308      	str	r3, [sp, #32]
 800bc70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc72:	4403      	add	r3, r0
 800bc74:	9309      	str	r3, [sp, #36]	; 0x24
 800bc76:	9b08      	ldr	r3, [sp, #32]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	dd05      	ble.n	800bc88 <_dtoa_r+0x7e0>
 800bc7c:	4641      	mov	r1, r8
 800bc7e:	461a      	mov	r2, r3
 800bc80:	4648      	mov	r0, r9
 800bc82:	f000 ffed 	bl	800cc60 <__lshift>
 800bc86:	4680      	mov	r8, r0
 800bc88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	dd05      	ble.n	800bc9a <_dtoa_r+0x7f2>
 800bc8e:	4621      	mov	r1, r4
 800bc90:	461a      	mov	r2, r3
 800bc92:	4648      	mov	r0, r9
 800bc94:	f000 ffe4 	bl	800cc60 <__lshift>
 800bc98:	4604      	mov	r4, r0
 800bc9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d06c      	beq.n	800bd7a <_dtoa_r+0x8d2>
 800bca0:	4621      	mov	r1, r4
 800bca2:	4640      	mov	r0, r8
 800bca4:	f001 f848 	bl	800cd38 <__mcmp>
 800bca8:	2800      	cmp	r0, #0
 800bcaa:	da66      	bge.n	800bd7a <_dtoa_r+0x8d2>
 800bcac:	9b03      	ldr	r3, [sp, #12]
 800bcae:	4641      	mov	r1, r8
 800bcb0:	3b01      	subs	r3, #1
 800bcb2:	9303      	str	r3, [sp, #12]
 800bcb4:	220a      	movs	r2, #10
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	4648      	mov	r0, r9
 800bcba:	f000 fe3f 	bl	800c93c <__multadd>
 800bcbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcc0:	4680      	mov	r8, r0
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	f000 819f 	beq.w	800c006 <_dtoa_r+0xb5e>
 800bcc8:	2300      	movs	r3, #0
 800bcca:	4629      	mov	r1, r5
 800bccc:	220a      	movs	r2, #10
 800bcce:	4648      	mov	r0, r9
 800bcd0:	f000 fe34 	bl	800c93c <__multadd>
 800bcd4:	9b04      	ldr	r3, [sp, #16]
 800bcd6:	4605      	mov	r5, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	f300 8089 	bgt.w	800bdf0 <_dtoa_r+0x948>
 800bcde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bce0:	2b02      	cmp	r3, #2
 800bce2:	dc52      	bgt.n	800bd8a <_dtoa_r+0x8e2>
 800bce4:	e084      	b.n	800bdf0 <_dtoa_r+0x948>
 800bce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bce8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bcec:	e757      	b.n	800bb9e <_dtoa_r+0x6f6>
 800bcee:	9b07      	ldr	r3, [sp, #28]
 800bcf0:	1e5c      	subs	r4, r3, #1
 800bcf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcf4:	42a3      	cmp	r3, r4
 800bcf6:	bfb7      	itett	lt
 800bcf8:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bcfa:	1b1c      	subge	r4, r3, r4
 800bcfc:	1ae2      	sublt	r2, r4, r3
 800bcfe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bd00:	bfbe      	ittt	lt
 800bd02:	940a      	strlt	r4, [sp, #40]	; 0x28
 800bd04:	189b      	addlt	r3, r3, r2
 800bd06:	930e      	strlt	r3, [sp, #56]	; 0x38
 800bd08:	9b07      	ldr	r3, [sp, #28]
 800bd0a:	bfb8      	it	lt
 800bd0c:	2400      	movlt	r4, #0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	bfb7      	itett	lt
 800bd12:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800bd16:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800bd1a:	1a9e      	sublt	r6, r3, r2
 800bd1c:	2300      	movlt	r3, #0
 800bd1e:	e740      	b.n	800bba2 <_dtoa_r+0x6fa>
 800bd20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd22:	9e08      	ldr	r6, [sp, #32]
 800bd24:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd26:	e747      	b.n	800bbb8 <_dtoa_r+0x710>
 800bd28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd2a:	e770      	b.n	800bc0e <_dtoa_r+0x766>
 800bd2c:	3fe00000 	.word	0x3fe00000
 800bd30:	40240000 	.word	0x40240000
 800bd34:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	dc17      	bgt.n	800bd6a <_dtoa_r+0x8c2>
 800bd3a:	f1ba 0f00 	cmp.w	sl, #0
 800bd3e:	d114      	bne.n	800bd6a <_dtoa_r+0x8c2>
 800bd40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd44:	b99b      	cbnz	r3, 800bd6e <_dtoa_r+0x8c6>
 800bd46:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800bd4a:	0d3f      	lsrs	r7, r7, #20
 800bd4c:	053f      	lsls	r7, r7, #20
 800bd4e:	b137      	cbz	r7, 800bd5e <_dtoa_r+0x8b6>
 800bd50:	2701      	movs	r7, #1
 800bd52:	9b08      	ldr	r3, [sp, #32]
 800bd54:	3301      	adds	r3, #1
 800bd56:	9308      	str	r3, [sp, #32]
 800bd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f47f af6c 	bne.w	800bc3e <_dtoa_r+0x796>
 800bd66:	2001      	movs	r0, #1
 800bd68:	e771      	b.n	800bc4e <_dtoa_r+0x7a6>
 800bd6a:	2700      	movs	r7, #0
 800bd6c:	e7f7      	b.n	800bd5e <_dtoa_r+0x8b6>
 800bd6e:	4657      	mov	r7, sl
 800bd70:	e7f5      	b.n	800bd5e <_dtoa_r+0x8b6>
 800bd72:	d080      	beq.n	800bc76 <_dtoa_r+0x7ce>
 800bd74:	4618      	mov	r0, r3
 800bd76:	301c      	adds	r0, #28
 800bd78:	e776      	b.n	800bc68 <_dtoa_r+0x7c0>
 800bd7a:	9b07      	ldr	r3, [sp, #28]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	dc31      	bgt.n	800bde4 <_dtoa_r+0x93c>
 800bd80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	dd2e      	ble.n	800bde4 <_dtoa_r+0x93c>
 800bd86:	9b07      	ldr	r3, [sp, #28]
 800bd88:	9304      	str	r3, [sp, #16]
 800bd8a:	9b04      	ldr	r3, [sp, #16]
 800bd8c:	b963      	cbnz	r3, 800bda8 <_dtoa_r+0x900>
 800bd8e:	4621      	mov	r1, r4
 800bd90:	2205      	movs	r2, #5
 800bd92:	4648      	mov	r0, r9
 800bd94:	f000 fdd2 	bl	800c93c <__multadd>
 800bd98:	4601      	mov	r1, r0
 800bd9a:	4604      	mov	r4, r0
 800bd9c:	4640      	mov	r0, r8
 800bd9e:	f000 ffcb 	bl	800cd38 <__mcmp>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	f73f adc4 	bgt.w	800b930 <_dtoa_r+0x488>
 800bda8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdaa:	9e06      	ldr	r6, [sp, #24]
 800bdac:	43db      	mvns	r3, r3
 800bdae:	9303      	str	r3, [sp, #12]
 800bdb0:	2700      	movs	r7, #0
 800bdb2:	4621      	mov	r1, r4
 800bdb4:	4648      	mov	r0, r9
 800bdb6:	f000 fdb8 	bl	800c92a <_Bfree>
 800bdba:	2d00      	cmp	r5, #0
 800bdbc:	f43f aeb2 	beq.w	800bb24 <_dtoa_r+0x67c>
 800bdc0:	b12f      	cbz	r7, 800bdce <_dtoa_r+0x926>
 800bdc2:	42af      	cmp	r7, r5
 800bdc4:	d003      	beq.n	800bdce <_dtoa_r+0x926>
 800bdc6:	4639      	mov	r1, r7
 800bdc8:	4648      	mov	r0, r9
 800bdca:	f000 fdae 	bl	800c92a <_Bfree>
 800bdce:	4629      	mov	r1, r5
 800bdd0:	4648      	mov	r0, r9
 800bdd2:	f000 fdaa 	bl	800c92a <_Bfree>
 800bdd6:	e6a5      	b.n	800bb24 <_dtoa_r+0x67c>
 800bdd8:	2400      	movs	r4, #0
 800bdda:	4625      	mov	r5, r4
 800bddc:	e7e4      	b.n	800bda8 <_dtoa_r+0x900>
 800bdde:	9503      	str	r5, [sp, #12]
 800bde0:	4625      	mov	r5, r4
 800bde2:	e5a5      	b.n	800b930 <_dtoa_r+0x488>
 800bde4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f000 80c4 	beq.w	800bf74 <_dtoa_r+0xacc>
 800bdec:	9b07      	ldr	r3, [sp, #28]
 800bdee:	9304      	str	r3, [sp, #16]
 800bdf0:	2e00      	cmp	r6, #0
 800bdf2:	dd05      	ble.n	800be00 <_dtoa_r+0x958>
 800bdf4:	4629      	mov	r1, r5
 800bdf6:	4632      	mov	r2, r6
 800bdf8:	4648      	mov	r0, r9
 800bdfa:	f000 ff31 	bl	800cc60 <__lshift>
 800bdfe:	4605      	mov	r5, r0
 800be00:	2f00      	cmp	r7, #0
 800be02:	d058      	beq.n	800beb6 <_dtoa_r+0xa0e>
 800be04:	4648      	mov	r0, r9
 800be06:	6869      	ldr	r1, [r5, #4]
 800be08:	f000 fd6a 	bl	800c8e0 <_Balloc>
 800be0c:	4606      	mov	r6, r0
 800be0e:	b920      	cbnz	r0, 800be1a <_dtoa_r+0x972>
 800be10:	4602      	mov	r2, r0
 800be12:	f240 21ea 	movw	r1, #746	; 0x2ea
 800be16:	4b80      	ldr	r3, [pc, #512]	; (800c018 <_dtoa_r+0xb70>)
 800be18:	e47f      	b.n	800b71a <_dtoa_r+0x272>
 800be1a:	692a      	ldr	r2, [r5, #16]
 800be1c:	f105 010c 	add.w	r1, r5, #12
 800be20:	3202      	adds	r2, #2
 800be22:	0092      	lsls	r2, r2, #2
 800be24:	300c      	adds	r0, #12
 800be26:	f000 fd33 	bl	800c890 <memcpy>
 800be2a:	2201      	movs	r2, #1
 800be2c:	4631      	mov	r1, r6
 800be2e:	4648      	mov	r0, r9
 800be30:	f000 ff16 	bl	800cc60 <__lshift>
 800be34:	462f      	mov	r7, r5
 800be36:	4605      	mov	r5, r0
 800be38:	9b06      	ldr	r3, [sp, #24]
 800be3a:	9a06      	ldr	r2, [sp, #24]
 800be3c:	3301      	adds	r3, #1
 800be3e:	9307      	str	r3, [sp, #28]
 800be40:	9b04      	ldr	r3, [sp, #16]
 800be42:	4413      	add	r3, r2
 800be44:	930a      	str	r3, [sp, #40]	; 0x28
 800be46:	f00a 0301 	and.w	r3, sl, #1
 800be4a:	9309      	str	r3, [sp, #36]	; 0x24
 800be4c:	9b07      	ldr	r3, [sp, #28]
 800be4e:	4621      	mov	r1, r4
 800be50:	4640      	mov	r0, r8
 800be52:	f103 3bff 	add.w	fp, r3, #4294967295
 800be56:	f7ff fa99 	bl	800b38c <quorem>
 800be5a:	4639      	mov	r1, r7
 800be5c:	9004      	str	r0, [sp, #16]
 800be5e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800be62:	4640      	mov	r0, r8
 800be64:	f000 ff68 	bl	800cd38 <__mcmp>
 800be68:	462a      	mov	r2, r5
 800be6a:	9008      	str	r0, [sp, #32]
 800be6c:	4621      	mov	r1, r4
 800be6e:	4648      	mov	r0, r9
 800be70:	f000 ff7e 	bl	800cd70 <__mdiff>
 800be74:	68c2      	ldr	r2, [r0, #12]
 800be76:	4606      	mov	r6, r0
 800be78:	b9fa      	cbnz	r2, 800beba <_dtoa_r+0xa12>
 800be7a:	4601      	mov	r1, r0
 800be7c:	4640      	mov	r0, r8
 800be7e:	f000 ff5b 	bl	800cd38 <__mcmp>
 800be82:	4602      	mov	r2, r0
 800be84:	4631      	mov	r1, r6
 800be86:	4648      	mov	r0, r9
 800be88:	920b      	str	r2, [sp, #44]	; 0x2c
 800be8a:	f000 fd4e 	bl	800c92a <_Bfree>
 800be8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800be90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be92:	9e07      	ldr	r6, [sp, #28]
 800be94:	ea43 0102 	orr.w	r1, r3, r2
 800be98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be9a:	430b      	orrs	r3, r1
 800be9c:	d10f      	bne.n	800bebe <_dtoa_r+0xa16>
 800be9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bea2:	d028      	beq.n	800bef6 <_dtoa_r+0xa4e>
 800bea4:	9b08      	ldr	r3, [sp, #32]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	dd02      	ble.n	800beb0 <_dtoa_r+0xa08>
 800beaa:	9b04      	ldr	r3, [sp, #16]
 800beac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800beb0:	f88b a000 	strb.w	sl, [fp]
 800beb4:	e77d      	b.n	800bdb2 <_dtoa_r+0x90a>
 800beb6:	4628      	mov	r0, r5
 800beb8:	e7bc      	b.n	800be34 <_dtoa_r+0x98c>
 800beba:	2201      	movs	r2, #1
 800bebc:	e7e2      	b.n	800be84 <_dtoa_r+0x9dc>
 800bebe:	9b08      	ldr	r3, [sp, #32]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	db04      	blt.n	800bece <_dtoa_r+0xa26>
 800bec4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800bec6:	430b      	orrs	r3, r1
 800bec8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800beca:	430b      	orrs	r3, r1
 800becc:	d120      	bne.n	800bf10 <_dtoa_r+0xa68>
 800bece:	2a00      	cmp	r2, #0
 800bed0:	ddee      	ble.n	800beb0 <_dtoa_r+0xa08>
 800bed2:	4641      	mov	r1, r8
 800bed4:	2201      	movs	r2, #1
 800bed6:	4648      	mov	r0, r9
 800bed8:	f000 fec2 	bl	800cc60 <__lshift>
 800bedc:	4621      	mov	r1, r4
 800bede:	4680      	mov	r8, r0
 800bee0:	f000 ff2a 	bl	800cd38 <__mcmp>
 800bee4:	2800      	cmp	r0, #0
 800bee6:	dc03      	bgt.n	800bef0 <_dtoa_r+0xa48>
 800bee8:	d1e2      	bne.n	800beb0 <_dtoa_r+0xa08>
 800beea:	f01a 0f01 	tst.w	sl, #1
 800beee:	d0df      	beq.n	800beb0 <_dtoa_r+0xa08>
 800bef0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bef4:	d1d9      	bne.n	800beaa <_dtoa_r+0xa02>
 800bef6:	2339      	movs	r3, #57	; 0x39
 800bef8:	f88b 3000 	strb.w	r3, [fp]
 800befc:	4633      	mov	r3, r6
 800befe:	461e      	mov	r6, r3
 800bf00:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf04:	3b01      	subs	r3, #1
 800bf06:	2a39      	cmp	r2, #57	; 0x39
 800bf08:	d06a      	beq.n	800bfe0 <_dtoa_r+0xb38>
 800bf0a:	3201      	adds	r2, #1
 800bf0c:	701a      	strb	r2, [r3, #0]
 800bf0e:	e750      	b.n	800bdb2 <_dtoa_r+0x90a>
 800bf10:	2a00      	cmp	r2, #0
 800bf12:	dd07      	ble.n	800bf24 <_dtoa_r+0xa7c>
 800bf14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bf18:	d0ed      	beq.n	800bef6 <_dtoa_r+0xa4e>
 800bf1a:	f10a 0301 	add.w	r3, sl, #1
 800bf1e:	f88b 3000 	strb.w	r3, [fp]
 800bf22:	e746      	b.n	800bdb2 <_dtoa_r+0x90a>
 800bf24:	9b07      	ldr	r3, [sp, #28]
 800bf26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf28:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d041      	beq.n	800bfb4 <_dtoa_r+0xb0c>
 800bf30:	4641      	mov	r1, r8
 800bf32:	2300      	movs	r3, #0
 800bf34:	220a      	movs	r2, #10
 800bf36:	4648      	mov	r0, r9
 800bf38:	f000 fd00 	bl	800c93c <__multadd>
 800bf3c:	42af      	cmp	r7, r5
 800bf3e:	4680      	mov	r8, r0
 800bf40:	f04f 0300 	mov.w	r3, #0
 800bf44:	f04f 020a 	mov.w	r2, #10
 800bf48:	4639      	mov	r1, r7
 800bf4a:	4648      	mov	r0, r9
 800bf4c:	d107      	bne.n	800bf5e <_dtoa_r+0xab6>
 800bf4e:	f000 fcf5 	bl	800c93c <__multadd>
 800bf52:	4607      	mov	r7, r0
 800bf54:	4605      	mov	r5, r0
 800bf56:	9b07      	ldr	r3, [sp, #28]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	9307      	str	r3, [sp, #28]
 800bf5c:	e776      	b.n	800be4c <_dtoa_r+0x9a4>
 800bf5e:	f000 fced 	bl	800c93c <__multadd>
 800bf62:	4629      	mov	r1, r5
 800bf64:	4607      	mov	r7, r0
 800bf66:	2300      	movs	r3, #0
 800bf68:	220a      	movs	r2, #10
 800bf6a:	4648      	mov	r0, r9
 800bf6c:	f000 fce6 	bl	800c93c <__multadd>
 800bf70:	4605      	mov	r5, r0
 800bf72:	e7f0      	b.n	800bf56 <_dtoa_r+0xaae>
 800bf74:	9b07      	ldr	r3, [sp, #28]
 800bf76:	9304      	str	r3, [sp, #16]
 800bf78:	9e06      	ldr	r6, [sp, #24]
 800bf7a:	4621      	mov	r1, r4
 800bf7c:	4640      	mov	r0, r8
 800bf7e:	f7ff fa05 	bl	800b38c <quorem>
 800bf82:	9b06      	ldr	r3, [sp, #24]
 800bf84:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bf88:	f806 ab01 	strb.w	sl, [r6], #1
 800bf8c:	1af2      	subs	r2, r6, r3
 800bf8e:	9b04      	ldr	r3, [sp, #16]
 800bf90:	4293      	cmp	r3, r2
 800bf92:	dd07      	ble.n	800bfa4 <_dtoa_r+0xafc>
 800bf94:	4641      	mov	r1, r8
 800bf96:	2300      	movs	r3, #0
 800bf98:	220a      	movs	r2, #10
 800bf9a:	4648      	mov	r0, r9
 800bf9c:	f000 fcce 	bl	800c93c <__multadd>
 800bfa0:	4680      	mov	r8, r0
 800bfa2:	e7ea      	b.n	800bf7a <_dtoa_r+0xad2>
 800bfa4:	9b04      	ldr	r3, [sp, #16]
 800bfa6:	2700      	movs	r7, #0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	bfcc      	ite	gt
 800bfac:	461e      	movgt	r6, r3
 800bfae:	2601      	movle	r6, #1
 800bfb0:	9b06      	ldr	r3, [sp, #24]
 800bfb2:	441e      	add	r6, r3
 800bfb4:	4641      	mov	r1, r8
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	4648      	mov	r0, r9
 800bfba:	f000 fe51 	bl	800cc60 <__lshift>
 800bfbe:	4621      	mov	r1, r4
 800bfc0:	4680      	mov	r8, r0
 800bfc2:	f000 feb9 	bl	800cd38 <__mcmp>
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	dc98      	bgt.n	800befc <_dtoa_r+0xa54>
 800bfca:	d102      	bne.n	800bfd2 <_dtoa_r+0xb2a>
 800bfcc:	f01a 0f01 	tst.w	sl, #1
 800bfd0:	d194      	bne.n	800befc <_dtoa_r+0xa54>
 800bfd2:	4633      	mov	r3, r6
 800bfd4:	461e      	mov	r6, r3
 800bfd6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfda:	2a30      	cmp	r2, #48	; 0x30
 800bfdc:	d0fa      	beq.n	800bfd4 <_dtoa_r+0xb2c>
 800bfde:	e6e8      	b.n	800bdb2 <_dtoa_r+0x90a>
 800bfe0:	9a06      	ldr	r2, [sp, #24]
 800bfe2:	429a      	cmp	r2, r3
 800bfe4:	d18b      	bne.n	800befe <_dtoa_r+0xa56>
 800bfe6:	9b03      	ldr	r3, [sp, #12]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	9303      	str	r3, [sp, #12]
 800bfec:	2331      	movs	r3, #49	; 0x31
 800bfee:	7013      	strb	r3, [r2, #0]
 800bff0:	e6df      	b.n	800bdb2 <_dtoa_r+0x90a>
 800bff2:	4b0a      	ldr	r3, [pc, #40]	; (800c01c <_dtoa_r+0xb74>)
 800bff4:	f7ff baaa 	b.w	800b54c <_dtoa_r+0xa4>
 800bff8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	f47f aa8e 	bne.w	800b51c <_dtoa_r+0x74>
 800c000:	4b07      	ldr	r3, [pc, #28]	; (800c020 <_dtoa_r+0xb78>)
 800c002:	f7ff baa3 	b.w	800b54c <_dtoa_r+0xa4>
 800c006:	9b04      	ldr	r3, [sp, #16]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	dcb5      	bgt.n	800bf78 <_dtoa_r+0xad0>
 800c00c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c00e:	2b02      	cmp	r3, #2
 800c010:	f73f aebb 	bgt.w	800bd8a <_dtoa_r+0x8e2>
 800c014:	e7b0      	b.n	800bf78 <_dtoa_r+0xad0>
 800c016:	bf00      	nop
 800c018:	0800fc2d 	.word	0x0800fc2d
 800c01c:	0800fbde 	.word	0x0800fbde
 800c020:	0800fc24 	.word	0x0800fc24

0800c024 <__sflush_r>:
 800c024:	898b      	ldrh	r3, [r1, #12]
 800c026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c02a:	4605      	mov	r5, r0
 800c02c:	0718      	lsls	r0, r3, #28
 800c02e:	460c      	mov	r4, r1
 800c030:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c034:	d45f      	bmi.n	800c0f6 <__sflush_r+0xd2>
 800c036:	684b      	ldr	r3, [r1, #4]
 800c038:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	818a      	strh	r2, [r1, #12]
 800c040:	dc05      	bgt.n	800c04e <__sflush_r+0x2a>
 800c042:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c044:	2b00      	cmp	r3, #0
 800c046:	dc02      	bgt.n	800c04e <__sflush_r+0x2a>
 800c048:	2000      	movs	r0, #0
 800c04a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c04e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c050:	2e00      	cmp	r6, #0
 800c052:	d0f9      	beq.n	800c048 <__sflush_r+0x24>
 800c054:	2300      	movs	r3, #0
 800c056:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c05a:	682f      	ldr	r7, [r5, #0]
 800c05c:	602b      	str	r3, [r5, #0]
 800c05e:	d036      	beq.n	800c0ce <__sflush_r+0xaa>
 800c060:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c062:	89a3      	ldrh	r3, [r4, #12]
 800c064:	075a      	lsls	r2, r3, #29
 800c066:	d505      	bpl.n	800c074 <__sflush_r+0x50>
 800c068:	6863      	ldr	r3, [r4, #4]
 800c06a:	1ac0      	subs	r0, r0, r3
 800c06c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c06e:	b10b      	cbz	r3, 800c074 <__sflush_r+0x50>
 800c070:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c072:	1ac0      	subs	r0, r0, r3
 800c074:	2300      	movs	r3, #0
 800c076:	4602      	mov	r2, r0
 800c078:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c07a:	4628      	mov	r0, r5
 800c07c:	69e1      	ldr	r1, [r4, #28]
 800c07e:	47b0      	blx	r6
 800c080:	1c43      	adds	r3, r0, #1
 800c082:	89a3      	ldrh	r3, [r4, #12]
 800c084:	d106      	bne.n	800c094 <__sflush_r+0x70>
 800c086:	6829      	ldr	r1, [r5, #0]
 800c088:	291d      	cmp	r1, #29
 800c08a:	d830      	bhi.n	800c0ee <__sflush_r+0xca>
 800c08c:	4a2b      	ldr	r2, [pc, #172]	; (800c13c <__sflush_r+0x118>)
 800c08e:	40ca      	lsrs	r2, r1
 800c090:	07d6      	lsls	r6, r2, #31
 800c092:	d52c      	bpl.n	800c0ee <__sflush_r+0xca>
 800c094:	2200      	movs	r2, #0
 800c096:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c09a:	b21b      	sxth	r3, r3
 800c09c:	6062      	str	r2, [r4, #4]
 800c09e:	6922      	ldr	r2, [r4, #16]
 800c0a0:	04d9      	lsls	r1, r3, #19
 800c0a2:	81a3      	strh	r3, [r4, #12]
 800c0a4:	6022      	str	r2, [r4, #0]
 800c0a6:	d504      	bpl.n	800c0b2 <__sflush_r+0x8e>
 800c0a8:	1c42      	adds	r2, r0, #1
 800c0aa:	d101      	bne.n	800c0b0 <__sflush_r+0x8c>
 800c0ac:	682b      	ldr	r3, [r5, #0]
 800c0ae:	b903      	cbnz	r3, 800c0b2 <__sflush_r+0x8e>
 800c0b0:	6520      	str	r0, [r4, #80]	; 0x50
 800c0b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c0b4:	602f      	str	r7, [r5, #0]
 800c0b6:	2900      	cmp	r1, #0
 800c0b8:	d0c6      	beq.n	800c048 <__sflush_r+0x24>
 800c0ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c0be:	4299      	cmp	r1, r3
 800c0c0:	d002      	beq.n	800c0c8 <__sflush_r+0xa4>
 800c0c2:	4628      	mov	r0, r5
 800c0c4:	f000 f938 	bl	800c338 <_free_r>
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	6320      	str	r0, [r4, #48]	; 0x30
 800c0cc:	e7bd      	b.n	800c04a <__sflush_r+0x26>
 800c0ce:	69e1      	ldr	r1, [r4, #28]
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	4628      	mov	r0, r5
 800c0d4:	47b0      	blx	r6
 800c0d6:	1c41      	adds	r1, r0, #1
 800c0d8:	d1c3      	bne.n	800c062 <__sflush_r+0x3e>
 800c0da:	682b      	ldr	r3, [r5, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d0c0      	beq.n	800c062 <__sflush_r+0x3e>
 800c0e0:	2b1d      	cmp	r3, #29
 800c0e2:	d001      	beq.n	800c0e8 <__sflush_r+0xc4>
 800c0e4:	2b16      	cmp	r3, #22
 800c0e6:	d101      	bne.n	800c0ec <__sflush_r+0xc8>
 800c0e8:	602f      	str	r7, [r5, #0]
 800c0ea:	e7ad      	b.n	800c048 <__sflush_r+0x24>
 800c0ec:	89a3      	ldrh	r3, [r4, #12]
 800c0ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0f2:	81a3      	strh	r3, [r4, #12]
 800c0f4:	e7a9      	b.n	800c04a <__sflush_r+0x26>
 800c0f6:	690f      	ldr	r7, [r1, #16]
 800c0f8:	2f00      	cmp	r7, #0
 800c0fa:	d0a5      	beq.n	800c048 <__sflush_r+0x24>
 800c0fc:	079b      	lsls	r3, r3, #30
 800c0fe:	bf18      	it	ne
 800c100:	2300      	movne	r3, #0
 800c102:	680e      	ldr	r6, [r1, #0]
 800c104:	bf08      	it	eq
 800c106:	694b      	ldreq	r3, [r1, #20]
 800c108:	eba6 0807 	sub.w	r8, r6, r7
 800c10c:	600f      	str	r7, [r1, #0]
 800c10e:	608b      	str	r3, [r1, #8]
 800c110:	f1b8 0f00 	cmp.w	r8, #0
 800c114:	dd98      	ble.n	800c048 <__sflush_r+0x24>
 800c116:	4643      	mov	r3, r8
 800c118:	463a      	mov	r2, r7
 800c11a:	4628      	mov	r0, r5
 800c11c:	69e1      	ldr	r1, [r4, #28]
 800c11e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c120:	47b0      	blx	r6
 800c122:	2800      	cmp	r0, #0
 800c124:	dc06      	bgt.n	800c134 <__sflush_r+0x110>
 800c126:	89a3      	ldrh	r3, [r4, #12]
 800c128:	f04f 30ff 	mov.w	r0, #4294967295
 800c12c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c130:	81a3      	strh	r3, [r4, #12]
 800c132:	e78a      	b.n	800c04a <__sflush_r+0x26>
 800c134:	4407      	add	r7, r0
 800c136:	eba8 0800 	sub.w	r8, r8, r0
 800c13a:	e7e9      	b.n	800c110 <__sflush_r+0xec>
 800c13c:	20400001 	.word	0x20400001

0800c140 <_fflush_r>:
 800c140:	b538      	push	{r3, r4, r5, lr}
 800c142:	460c      	mov	r4, r1
 800c144:	4605      	mov	r5, r0
 800c146:	b118      	cbz	r0, 800c150 <_fflush_r+0x10>
 800c148:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c14a:	b90b      	cbnz	r3, 800c150 <_fflush_r+0x10>
 800c14c:	f000 f864 	bl	800c218 <__sinit>
 800c150:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c154:	b1b8      	cbz	r0, 800c186 <_fflush_r+0x46>
 800c156:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c158:	07db      	lsls	r3, r3, #31
 800c15a:	d404      	bmi.n	800c166 <_fflush_r+0x26>
 800c15c:	0581      	lsls	r1, r0, #22
 800c15e:	d402      	bmi.n	800c166 <_fflush_r+0x26>
 800c160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c162:	f000 fb19 	bl	800c798 <__retarget_lock_acquire_recursive>
 800c166:	4628      	mov	r0, r5
 800c168:	4621      	mov	r1, r4
 800c16a:	f7ff ff5b 	bl	800c024 <__sflush_r>
 800c16e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c170:	4605      	mov	r5, r0
 800c172:	07da      	lsls	r2, r3, #31
 800c174:	d405      	bmi.n	800c182 <_fflush_r+0x42>
 800c176:	89a3      	ldrh	r3, [r4, #12]
 800c178:	059b      	lsls	r3, r3, #22
 800c17a:	d402      	bmi.n	800c182 <_fflush_r+0x42>
 800c17c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c17e:	f000 fb0c 	bl	800c79a <__retarget_lock_release_recursive>
 800c182:	4628      	mov	r0, r5
 800c184:	bd38      	pop	{r3, r4, r5, pc}
 800c186:	4605      	mov	r5, r0
 800c188:	e7fb      	b.n	800c182 <_fflush_r+0x42>
	...

0800c18c <std>:
 800c18c:	2300      	movs	r3, #0
 800c18e:	b510      	push	{r4, lr}
 800c190:	4604      	mov	r4, r0
 800c192:	e9c0 3300 	strd	r3, r3, [r0]
 800c196:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c19a:	6083      	str	r3, [r0, #8]
 800c19c:	8181      	strh	r1, [r0, #12]
 800c19e:	6643      	str	r3, [r0, #100]	; 0x64
 800c1a0:	81c2      	strh	r2, [r0, #14]
 800c1a2:	6183      	str	r3, [r0, #24]
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	2208      	movs	r2, #8
 800c1a8:	305c      	adds	r0, #92	; 0x5c
 800c1aa:	f7fc fadd 	bl	8008768 <memset>
 800c1ae:	4b07      	ldr	r3, [pc, #28]	; (800c1cc <std+0x40>)
 800c1b0:	61e4      	str	r4, [r4, #28]
 800c1b2:	6223      	str	r3, [r4, #32]
 800c1b4:	4b06      	ldr	r3, [pc, #24]	; (800c1d0 <std+0x44>)
 800c1b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c1ba:	6263      	str	r3, [r4, #36]	; 0x24
 800c1bc:	4b05      	ldr	r3, [pc, #20]	; (800c1d4 <std+0x48>)
 800c1be:	62a3      	str	r3, [r4, #40]	; 0x28
 800c1c0:	4b05      	ldr	r3, [pc, #20]	; (800c1d8 <std+0x4c>)
 800c1c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c1c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1c8:	f000 bae4 	b.w	800c794 <__retarget_lock_init_recursive>
 800c1cc:	0800d305 	.word	0x0800d305
 800c1d0:	0800d327 	.word	0x0800d327
 800c1d4:	0800d35f 	.word	0x0800d35f
 800c1d8:	0800d383 	.word	0x0800d383

0800c1dc <_cleanup_r>:
 800c1dc:	4901      	ldr	r1, [pc, #4]	; (800c1e4 <_cleanup_r+0x8>)
 800c1de:	f000 bab5 	b.w	800c74c <_fwalk_reent>
 800c1e2:	bf00      	nop
 800c1e4:	0800e07d 	.word	0x0800e07d

0800c1e8 <__sfp_lock_acquire>:
 800c1e8:	4801      	ldr	r0, [pc, #4]	; (800c1f0 <__sfp_lock_acquire+0x8>)
 800c1ea:	f000 bad5 	b.w	800c798 <__retarget_lock_acquire_recursive>
 800c1ee:	bf00      	nop
 800c1f0:	200010dc 	.word	0x200010dc

0800c1f4 <__sfp_lock_release>:
 800c1f4:	4801      	ldr	r0, [pc, #4]	; (800c1fc <__sfp_lock_release+0x8>)
 800c1f6:	f000 bad0 	b.w	800c79a <__retarget_lock_release_recursive>
 800c1fa:	bf00      	nop
 800c1fc:	200010dc 	.word	0x200010dc

0800c200 <__sinit_lock_acquire>:
 800c200:	4801      	ldr	r0, [pc, #4]	; (800c208 <__sinit_lock_acquire+0x8>)
 800c202:	f000 bac9 	b.w	800c798 <__retarget_lock_acquire_recursive>
 800c206:	bf00      	nop
 800c208:	200010d7 	.word	0x200010d7

0800c20c <__sinit_lock_release>:
 800c20c:	4801      	ldr	r0, [pc, #4]	; (800c214 <__sinit_lock_release+0x8>)
 800c20e:	f000 bac4 	b.w	800c79a <__retarget_lock_release_recursive>
 800c212:	bf00      	nop
 800c214:	200010d7 	.word	0x200010d7

0800c218 <__sinit>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	4604      	mov	r4, r0
 800c21c:	f7ff fff0 	bl	800c200 <__sinit_lock_acquire>
 800c220:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c222:	b11a      	cbz	r2, 800c22c <__sinit+0x14>
 800c224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c228:	f7ff bff0 	b.w	800c20c <__sinit_lock_release>
 800c22c:	4b0d      	ldr	r3, [pc, #52]	; (800c264 <__sinit+0x4c>)
 800c22e:	2104      	movs	r1, #4
 800c230:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c232:	2303      	movs	r3, #3
 800c234:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800c238:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800c23c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800c240:	6860      	ldr	r0, [r4, #4]
 800c242:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800c246:	f7ff ffa1 	bl	800c18c <std>
 800c24a:	2201      	movs	r2, #1
 800c24c:	2109      	movs	r1, #9
 800c24e:	68a0      	ldr	r0, [r4, #8]
 800c250:	f7ff ff9c 	bl	800c18c <std>
 800c254:	2202      	movs	r2, #2
 800c256:	2112      	movs	r1, #18
 800c258:	68e0      	ldr	r0, [r4, #12]
 800c25a:	f7ff ff97 	bl	800c18c <std>
 800c25e:	2301      	movs	r3, #1
 800c260:	63a3      	str	r3, [r4, #56]	; 0x38
 800c262:	e7df      	b.n	800c224 <__sinit+0xc>
 800c264:	0800c1dd 	.word	0x0800c1dd

0800c268 <__libc_fini_array>:
 800c268:	b538      	push	{r3, r4, r5, lr}
 800c26a:	4d07      	ldr	r5, [pc, #28]	; (800c288 <__libc_fini_array+0x20>)
 800c26c:	4c07      	ldr	r4, [pc, #28]	; (800c28c <__libc_fini_array+0x24>)
 800c26e:	1b64      	subs	r4, r4, r5
 800c270:	10a4      	asrs	r4, r4, #2
 800c272:	b91c      	cbnz	r4, 800c27c <__libc_fini_array+0x14>
 800c274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c278:	f003 b91a 	b.w	800f4b0 <_fini>
 800c27c:	3c01      	subs	r4, #1
 800c27e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c282:	4798      	blx	r3
 800c284:	e7f5      	b.n	800c272 <__libc_fini_array+0xa>
 800c286:	bf00      	nop
 800c288:	0800ffb8 	.word	0x0800ffb8
 800c28c:	0800ffbc 	.word	0x0800ffbc

0800c290 <_malloc_trim_r>:
 800c290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c294:	4606      	mov	r6, r0
 800c296:	2008      	movs	r0, #8
 800c298:	460c      	mov	r4, r1
 800c29a:	f7fd fd67 	bl	8009d6c <sysconf>
 800c29e:	4680      	mov	r8, r0
 800c2a0:	4f22      	ldr	r7, [pc, #136]	; (800c32c <_malloc_trim_r+0x9c>)
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	f7fc fa68 	bl	8008778 <__malloc_lock>
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	685d      	ldr	r5, [r3, #4]
 800c2ac:	f025 0503 	bic.w	r5, r5, #3
 800c2b0:	1b2c      	subs	r4, r5, r4
 800c2b2:	3c11      	subs	r4, #17
 800c2b4:	4444      	add	r4, r8
 800c2b6:	fbb4 f4f8 	udiv	r4, r4, r8
 800c2ba:	3c01      	subs	r4, #1
 800c2bc:	fb08 f404 	mul.w	r4, r8, r4
 800c2c0:	45a0      	cmp	r8, r4
 800c2c2:	dd05      	ble.n	800c2d0 <_malloc_trim_r+0x40>
 800c2c4:	4630      	mov	r0, r6
 800c2c6:	f7fc fa5d 	bl	8008784 <__malloc_unlock>
 800c2ca:	2000      	movs	r0, #0
 800c2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d0:	2100      	movs	r1, #0
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	f7f6 fbb8 	bl	8002a48 <_sbrk_r>
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	442b      	add	r3, r5
 800c2dc:	4298      	cmp	r0, r3
 800c2de:	d1f1      	bne.n	800c2c4 <_malloc_trim_r+0x34>
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	4261      	negs	r1, r4
 800c2e4:	f7f6 fbb0 	bl	8002a48 <_sbrk_r>
 800c2e8:	3001      	adds	r0, #1
 800c2ea:	d110      	bne.n	800c30e <_malloc_trim_r+0x7e>
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	f7f6 fbaa 	bl	8002a48 <_sbrk_r>
 800c2f4:	68ba      	ldr	r2, [r7, #8]
 800c2f6:	1a83      	subs	r3, r0, r2
 800c2f8:	2b0f      	cmp	r3, #15
 800c2fa:	dde3      	ble.n	800c2c4 <_malloc_trim_r+0x34>
 800c2fc:	490c      	ldr	r1, [pc, #48]	; (800c330 <_malloc_trim_r+0xa0>)
 800c2fe:	f043 0301 	orr.w	r3, r3, #1
 800c302:	6809      	ldr	r1, [r1, #0]
 800c304:	6053      	str	r3, [r2, #4]
 800c306:	1a40      	subs	r0, r0, r1
 800c308:	490a      	ldr	r1, [pc, #40]	; (800c334 <_malloc_trim_r+0xa4>)
 800c30a:	6008      	str	r0, [r1, #0]
 800c30c:	e7da      	b.n	800c2c4 <_malloc_trim_r+0x34>
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	4a08      	ldr	r2, [pc, #32]	; (800c334 <_malloc_trim_r+0xa4>)
 800c312:	1b2d      	subs	r5, r5, r4
 800c314:	f045 0501 	orr.w	r5, r5, #1
 800c318:	605d      	str	r5, [r3, #4]
 800c31a:	6813      	ldr	r3, [r2, #0]
 800c31c:	4630      	mov	r0, r6
 800c31e:	1b1c      	subs	r4, r3, r4
 800c320:	6014      	str	r4, [r2, #0]
 800c322:	f7fc fa2f 	bl	8008784 <__malloc_unlock>
 800c326:	2001      	movs	r0, #1
 800c328:	e7d0      	b.n	800c2cc <_malloc_trim_r+0x3c>
 800c32a:	bf00      	nop
 800c32c:	20000478 	.word	0x20000478
 800c330:	20000880 	.word	0x20000880
 800c334:	20000fe8 	.word	0x20000fe8

0800c338 <_free_r>:
 800c338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c33a:	4605      	mov	r5, r0
 800c33c:	460f      	mov	r7, r1
 800c33e:	2900      	cmp	r1, #0
 800c340:	f000 80b1 	beq.w	800c4a6 <_free_r+0x16e>
 800c344:	f7fc fa18 	bl	8008778 <__malloc_lock>
 800c348:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800c34c:	4856      	ldr	r0, [pc, #344]	; (800c4a8 <_free_r+0x170>)
 800c34e:	f022 0401 	bic.w	r4, r2, #1
 800c352:	f1a7 0308 	sub.w	r3, r7, #8
 800c356:	eb03 0c04 	add.w	ip, r3, r4
 800c35a:	6881      	ldr	r1, [r0, #8]
 800c35c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800c360:	4561      	cmp	r1, ip
 800c362:	f026 0603 	bic.w	r6, r6, #3
 800c366:	f002 0201 	and.w	r2, r2, #1
 800c36a:	d11b      	bne.n	800c3a4 <_free_r+0x6c>
 800c36c:	4434      	add	r4, r6
 800c36e:	b93a      	cbnz	r2, 800c380 <_free_r+0x48>
 800c370:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800c374:	1a9b      	subs	r3, r3, r2
 800c376:	4414      	add	r4, r2
 800c378:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800c37c:	60ca      	str	r2, [r1, #12]
 800c37e:	6091      	str	r1, [r2, #8]
 800c380:	f044 0201 	orr.w	r2, r4, #1
 800c384:	605a      	str	r2, [r3, #4]
 800c386:	6083      	str	r3, [r0, #8]
 800c388:	4b48      	ldr	r3, [pc, #288]	; (800c4ac <_free_r+0x174>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	42a3      	cmp	r3, r4
 800c38e:	d804      	bhi.n	800c39a <_free_r+0x62>
 800c390:	4b47      	ldr	r3, [pc, #284]	; (800c4b0 <_free_r+0x178>)
 800c392:	4628      	mov	r0, r5
 800c394:	6819      	ldr	r1, [r3, #0]
 800c396:	f7ff ff7b 	bl	800c290 <_malloc_trim_r>
 800c39a:	4628      	mov	r0, r5
 800c39c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c3a0:	f7fc b9f0 	b.w	8008784 <__malloc_unlock>
 800c3a4:	f8cc 6004 	str.w	r6, [ip, #4]
 800c3a8:	2a00      	cmp	r2, #0
 800c3aa:	d138      	bne.n	800c41e <_free_r+0xe6>
 800c3ac:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800c3b0:	f100 0708 	add.w	r7, r0, #8
 800c3b4:	1a5b      	subs	r3, r3, r1
 800c3b6:	440c      	add	r4, r1
 800c3b8:	6899      	ldr	r1, [r3, #8]
 800c3ba:	42b9      	cmp	r1, r7
 800c3bc:	d031      	beq.n	800c422 <_free_r+0xea>
 800c3be:	68df      	ldr	r7, [r3, #12]
 800c3c0:	60cf      	str	r7, [r1, #12]
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	eb0c 0106 	add.w	r1, ip, r6
 800c3c8:	6849      	ldr	r1, [r1, #4]
 800c3ca:	07c9      	lsls	r1, r1, #31
 800c3cc:	d40b      	bmi.n	800c3e6 <_free_r+0xae>
 800c3ce:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800c3d2:	4434      	add	r4, r6
 800c3d4:	bb3a      	cbnz	r2, 800c426 <_free_r+0xee>
 800c3d6:	4e37      	ldr	r6, [pc, #220]	; (800c4b4 <_free_r+0x17c>)
 800c3d8:	42b1      	cmp	r1, r6
 800c3da:	d124      	bne.n	800c426 <_free_r+0xee>
 800c3dc:	2201      	movs	r2, #1
 800c3de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c3e2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800c3e6:	f044 0101 	orr.w	r1, r4, #1
 800c3ea:	6059      	str	r1, [r3, #4]
 800c3ec:	511c      	str	r4, [r3, r4]
 800c3ee:	2a00      	cmp	r2, #0
 800c3f0:	d1d3      	bne.n	800c39a <_free_r+0x62>
 800c3f2:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800c3f6:	d21b      	bcs.n	800c430 <_free_r+0xf8>
 800c3f8:	0961      	lsrs	r1, r4, #5
 800c3fa:	08e2      	lsrs	r2, r4, #3
 800c3fc:	2401      	movs	r4, #1
 800c3fe:	408c      	lsls	r4, r1
 800c400:	6841      	ldr	r1, [r0, #4]
 800c402:	3201      	adds	r2, #1
 800c404:	430c      	orrs	r4, r1
 800c406:	6044      	str	r4, [r0, #4]
 800c408:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800c40c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800c410:	3908      	subs	r1, #8
 800c412:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800c416:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800c41a:	60e3      	str	r3, [r4, #12]
 800c41c:	e7bd      	b.n	800c39a <_free_r+0x62>
 800c41e:	2200      	movs	r2, #0
 800c420:	e7d0      	b.n	800c3c4 <_free_r+0x8c>
 800c422:	2201      	movs	r2, #1
 800c424:	e7ce      	b.n	800c3c4 <_free_r+0x8c>
 800c426:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800c42a:	60ce      	str	r6, [r1, #12]
 800c42c:	60b1      	str	r1, [r6, #8]
 800c42e:	e7da      	b.n	800c3e6 <_free_r+0xae>
 800c430:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800c434:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800c438:	d214      	bcs.n	800c464 <_free_r+0x12c>
 800c43a:	09a2      	lsrs	r2, r4, #6
 800c43c:	3238      	adds	r2, #56	; 0x38
 800c43e:	1c51      	adds	r1, r2, #1
 800c440:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800c444:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800c448:	428e      	cmp	r6, r1
 800c44a:	d125      	bne.n	800c498 <_free_r+0x160>
 800c44c:	2401      	movs	r4, #1
 800c44e:	1092      	asrs	r2, r2, #2
 800c450:	fa04 f202 	lsl.w	r2, r4, r2
 800c454:	6844      	ldr	r4, [r0, #4]
 800c456:	4322      	orrs	r2, r4
 800c458:	6042      	str	r2, [r0, #4]
 800c45a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800c45e:	60b3      	str	r3, [r6, #8]
 800c460:	60cb      	str	r3, [r1, #12]
 800c462:	e79a      	b.n	800c39a <_free_r+0x62>
 800c464:	2a14      	cmp	r2, #20
 800c466:	d801      	bhi.n	800c46c <_free_r+0x134>
 800c468:	325b      	adds	r2, #91	; 0x5b
 800c46a:	e7e8      	b.n	800c43e <_free_r+0x106>
 800c46c:	2a54      	cmp	r2, #84	; 0x54
 800c46e:	d802      	bhi.n	800c476 <_free_r+0x13e>
 800c470:	0b22      	lsrs	r2, r4, #12
 800c472:	326e      	adds	r2, #110	; 0x6e
 800c474:	e7e3      	b.n	800c43e <_free_r+0x106>
 800c476:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c47a:	d802      	bhi.n	800c482 <_free_r+0x14a>
 800c47c:	0be2      	lsrs	r2, r4, #15
 800c47e:	3277      	adds	r2, #119	; 0x77
 800c480:	e7dd      	b.n	800c43e <_free_r+0x106>
 800c482:	f240 5154 	movw	r1, #1364	; 0x554
 800c486:	428a      	cmp	r2, r1
 800c488:	bf96      	itet	ls
 800c48a:	0ca2      	lsrls	r2, r4, #18
 800c48c:	227e      	movhi	r2, #126	; 0x7e
 800c48e:	327c      	addls	r2, #124	; 0x7c
 800c490:	e7d5      	b.n	800c43e <_free_r+0x106>
 800c492:	6889      	ldr	r1, [r1, #8]
 800c494:	428e      	cmp	r6, r1
 800c496:	d004      	beq.n	800c4a2 <_free_r+0x16a>
 800c498:	684a      	ldr	r2, [r1, #4]
 800c49a:	f022 0203 	bic.w	r2, r2, #3
 800c49e:	42a2      	cmp	r2, r4
 800c4a0:	d8f7      	bhi.n	800c492 <_free_r+0x15a>
 800c4a2:	68ce      	ldr	r6, [r1, #12]
 800c4a4:	e7d9      	b.n	800c45a <_free_r+0x122>
 800c4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4a8:	20000478 	.word	0x20000478
 800c4ac:	20000884 	.word	0x20000884
 800c4b0:	20001018 	.word	0x20001018
 800c4b4:	20000480 	.word	0x20000480

0800c4b8 <__sfvwrite_r>:
 800c4b8:	6893      	ldr	r3, [r2, #8]
 800c4ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4be:	4606      	mov	r6, r0
 800c4c0:	460c      	mov	r4, r1
 800c4c2:	4690      	mov	r8, r2
 800c4c4:	b91b      	cbnz	r3, 800c4ce <__sfvwrite_r+0x16>
 800c4c6:	2000      	movs	r0, #0
 800c4c8:	b003      	add	sp, #12
 800c4ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ce:	898b      	ldrh	r3, [r1, #12]
 800c4d0:	0718      	lsls	r0, r3, #28
 800c4d2:	d550      	bpl.n	800c576 <__sfvwrite_r+0xbe>
 800c4d4:	690b      	ldr	r3, [r1, #16]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d04d      	beq.n	800c576 <__sfvwrite_r+0xbe>
 800c4da:	89a3      	ldrh	r3, [r4, #12]
 800c4dc:	f8d8 7000 	ldr.w	r7, [r8]
 800c4e0:	f013 0902 	ands.w	r9, r3, #2
 800c4e4:	d16c      	bne.n	800c5c0 <__sfvwrite_r+0x108>
 800c4e6:	f013 0301 	ands.w	r3, r3, #1
 800c4ea:	f000 809c 	beq.w	800c626 <__sfvwrite_r+0x16e>
 800c4ee:	4648      	mov	r0, r9
 800c4f0:	46ca      	mov	sl, r9
 800c4f2:	46cb      	mov	fp, r9
 800c4f4:	f1bb 0f00 	cmp.w	fp, #0
 800c4f8:	f000 8103 	beq.w	800c702 <__sfvwrite_r+0x24a>
 800c4fc:	b950      	cbnz	r0, 800c514 <__sfvwrite_r+0x5c>
 800c4fe:	465a      	mov	r2, fp
 800c500:	210a      	movs	r1, #10
 800c502:	4650      	mov	r0, sl
 800c504:	f000 f9b6 	bl	800c874 <memchr>
 800c508:	2800      	cmp	r0, #0
 800c50a:	f000 80ff 	beq.w	800c70c <__sfvwrite_r+0x254>
 800c50e:	3001      	adds	r0, #1
 800c510:	eba0 090a 	sub.w	r9, r0, sl
 800c514:	6820      	ldr	r0, [r4, #0]
 800c516:	6921      	ldr	r1, [r4, #16]
 800c518:	45d9      	cmp	r9, fp
 800c51a:	464a      	mov	r2, r9
 800c51c:	bf28      	it	cs
 800c51e:	465a      	movcs	r2, fp
 800c520:	4288      	cmp	r0, r1
 800c522:	6963      	ldr	r3, [r4, #20]
 800c524:	f240 80f5 	bls.w	800c712 <__sfvwrite_r+0x25a>
 800c528:	68a5      	ldr	r5, [r4, #8]
 800c52a:	441d      	add	r5, r3
 800c52c:	42aa      	cmp	r2, r5
 800c52e:	f340 80f0 	ble.w	800c712 <__sfvwrite_r+0x25a>
 800c532:	4651      	mov	r1, sl
 800c534:	462a      	mov	r2, r5
 800c536:	f000 f9b9 	bl	800c8ac <memmove>
 800c53a:	6823      	ldr	r3, [r4, #0]
 800c53c:	4621      	mov	r1, r4
 800c53e:	442b      	add	r3, r5
 800c540:	4630      	mov	r0, r6
 800c542:	6023      	str	r3, [r4, #0]
 800c544:	f7ff fdfc 	bl	800c140 <_fflush_r>
 800c548:	2800      	cmp	r0, #0
 800c54a:	d167      	bne.n	800c61c <__sfvwrite_r+0x164>
 800c54c:	ebb9 0905 	subs.w	r9, r9, r5
 800c550:	f040 80f7 	bne.w	800c742 <__sfvwrite_r+0x28a>
 800c554:	4621      	mov	r1, r4
 800c556:	4630      	mov	r0, r6
 800c558:	f7ff fdf2 	bl	800c140 <_fflush_r>
 800c55c:	2800      	cmp	r0, #0
 800c55e:	d15d      	bne.n	800c61c <__sfvwrite_r+0x164>
 800c560:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c564:	44aa      	add	sl, r5
 800c566:	ebab 0b05 	sub.w	fp, fp, r5
 800c56a:	1b55      	subs	r5, r2, r5
 800c56c:	f8c8 5008 	str.w	r5, [r8, #8]
 800c570:	2d00      	cmp	r5, #0
 800c572:	d1bf      	bne.n	800c4f4 <__sfvwrite_r+0x3c>
 800c574:	e7a7      	b.n	800c4c6 <__sfvwrite_r+0xe>
 800c576:	4621      	mov	r1, r4
 800c578:	4630      	mov	r0, r6
 800c57a:	f7fe fe9f 	bl	800b2bc <__swsetup_r>
 800c57e:	2800      	cmp	r0, #0
 800c580:	d0ab      	beq.n	800c4da <__sfvwrite_r+0x22>
 800c582:	f04f 30ff 	mov.w	r0, #4294967295
 800c586:	e79f      	b.n	800c4c8 <__sfvwrite_r+0x10>
 800c588:	e9d7 b900 	ldrd	fp, r9, [r7]
 800c58c:	3708      	adds	r7, #8
 800c58e:	f1b9 0f00 	cmp.w	r9, #0
 800c592:	d0f9      	beq.n	800c588 <__sfvwrite_r+0xd0>
 800c594:	45d1      	cmp	r9, sl
 800c596:	464b      	mov	r3, r9
 800c598:	465a      	mov	r2, fp
 800c59a:	bf28      	it	cs
 800c59c:	4653      	movcs	r3, sl
 800c59e:	4630      	mov	r0, r6
 800c5a0:	69e1      	ldr	r1, [r4, #28]
 800c5a2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c5a4:	47a8      	blx	r5
 800c5a6:	2800      	cmp	r0, #0
 800c5a8:	dd38      	ble.n	800c61c <__sfvwrite_r+0x164>
 800c5aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c5ae:	4483      	add	fp, r0
 800c5b0:	eba9 0900 	sub.w	r9, r9, r0
 800c5b4:	1a18      	subs	r0, r3, r0
 800c5b6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5ba:	2800      	cmp	r0, #0
 800c5bc:	d1e7      	bne.n	800c58e <__sfvwrite_r+0xd6>
 800c5be:	e782      	b.n	800c4c6 <__sfvwrite_r+0xe>
 800c5c0:	f04f 0b00 	mov.w	fp, #0
 800c5c4:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c748 <__sfvwrite_r+0x290>
 800c5c8:	46d9      	mov	r9, fp
 800c5ca:	e7e0      	b.n	800c58e <__sfvwrite_r+0xd6>
 800c5cc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c5d0:	3708      	adds	r7, #8
 800c5d2:	f1ba 0f00 	cmp.w	sl, #0
 800c5d6:	d0f9      	beq.n	800c5cc <__sfvwrite_r+0x114>
 800c5d8:	89a3      	ldrh	r3, [r4, #12]
 800c5da:	68a2      	ldr	r2, [r4, #8]
 800c5dc:	0599      	lsls	r1, r3, #22
 800c5de:	6820      	ldr	r0, [r4, #0]
 800c5e0:	d563      	bpl.n	800c6aa <__sfvwrite_r+0x1f2>
 800c5e2:	4552      	cmp	r2, sl
 800c5e4:	d836      	bhi.n	800c654 <__sfvwrite_r+0x19c>
 800c5e6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c5ea:	d033      	beq.n	800c654 <__sfvwrite_r+0x19c>
 800c5ec:	6921      	ldr	r1, [r4, #16]
 800c5ee:	6965      	ldr	r5, [r4, #20]
 800c5f0:	eba0 0b01 	sub.w	fp, r0, r1
 800c5f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5fc:	f10b 0201 	add.w	r2, fp, #1
 800c600:	106d      	asrs	r5, r5, #1
 800c602:	4452      	add	r2, sl
 800c604:	4295      	cmp	r5, r2
 800c606:	bf38      	it	cc
 800c608:	4615      	movcc	r5, r2
 800c60a:	055b      	lsls	r3, r3, #21
 800c60c:	d53d      	bpl.n	800c68a <__sfvwrite_r+0x1d2>
 800c60e:	4629      	mov	r1, r5
 800c610:	4630      	mov	r0, r6
 800c612:	f7fb fe67 	bl	80082e4 <_malloc_r>
 800c616:	b948      	cbnz	r0, 800c62c <__sfvwrite_r+0x174>
 800c618:	230c      	movs	r3, #12
 800c61a:	6033      	str	r3, [r6, #0]
 800c61c:	89a3      	ldrh	r3, [r4, #12]
 800c61e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c622:	81a3      	strh	r3, [r4, #12]
 800c624:	e7ad      	b.n	800c582 <__sfvwrite_r+0xca>
 800c626:	4699      	mov	r9, r3
 800c628:	469a      	mov	sl, r3
 800c62a:	e7d2      	b.n	800c5d2 <__sfvwrite_r+0x11a>
 800c62c:	465a      	mov	r2, fp
 800c62e:	6921      	ldr	r1, [r4, #16]
 800c630:	9001      	str	r0, [sp, #4]
 800c632:	f000 f92d 	bl	800c890 <memcpy>
 800c636:	89a2      	ldrh	r2, [r4, #12]
 800c638:	9b01      	ldr	r3, [sp, #4]
 800c63a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c63e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c642:	81a2      	strh	r2, [r4, #12]
 800c644:	4652      	mov	r2, sl
 800c646:	6123      	str	r3, [r4, #16]
 800c648:	6165      	str	r5, [r4, #20]
 800c64a:	445b      	add	r3, fp
 800c64c:	eba5 050b 	sub.w	r5, r5, fp
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	60a5      	str	r5, [r4, #8]
 800c654:	4552      	cmp	r2, sl
 800c656:	bf28      	it	cs
 800c658:	4652      	movcs	r2, sl
 800c65a:	4655      	mov	r5, sl
 800c65c:	4649      	mov	r1, r9
 800c65e:	6820      	ldr	r0, [r4, #0]
 800c660:	9201      	str	r2, [sp, #4]
 800c662:	f000 f923 	bl	800c8ac <memmove>
 800c666:	68a3      	ldr	r3, [r4, #8]
 800c668:	9a01      	ldr	r2, [sp, #4]
 800c66a:	1a9b      	subs	r3, r3, r2
 800c66c:	60a3      	str	r3, [r4, #8]
 800c66e:	6823      	ldr	r3, [r4, #0]
 800c670:	441a      	add	r2, r3
 800c672:	6022      	str	r2, [r4, #0]
 800c674:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c678:	44a9      	add	r9, r5
 800c67a:	ebaa 0a05 	sub.w	sl, sl, r5
 800c67e:	1b45      	subs	r5, r0, r5
 800c680:	f8c8 5008 	str.w	r5, [r8, #8]
 800c684:	2d00      	cmp	r5, #0
 800c686:	d1a4      	bne.n	800c5d2 <__sfvwrite_r+0x11a>
 800c688:	e71d      	b.n	800c4c6 <__sfvwrite_r+0xe>
 800c68a:	462a      	mov	r2, r5
 800c68c:	4630      	mov	r0, r6
 800c68e:	f000 fc5b 	bl	800cf48 <_realloc_r>
 800c692:	4603      	mov	r3, r0
 800c694:	2800      	cmp	r0, #0
 800c696:	d1d5      	bne.n	800c644 <__sfvwrite_r+0x18c>
 800c698:	4630      	mov	r0, r6
 800c69a:	6921      	ldr	r1, [r4, #16]
 800c69c:	f7ff fe4c 	bl	800c338 <_free_r>
 800c6a0:	89a3      	ldrh	r3, [r4, #12]
 800c6a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c6a6:	81a3      	strh	r3, [r4, #12]
 800c6a8:	e7b6      	b.n	800c618 <__sfvwrite_r+0x160>
 800c6aa:	6923      	ldr	r3, [r4, #16]
 800c6ac:	4283      	cmp	r3, r0
 800c6ae:	d302      	bcc.n	800c6b6 <__sfvwrite_r+0x1fe>
 800c6b0:	6961      	ldr	r1, [r4, #20]
 800c6b2:	4551      	cmp	r1, sl
 800c6b4:	d915      	bls.n	800c6e2 <__sfvwrite_r+0x22a>
 800c6b6:	4552      	cmp	r2, sl
 800c6b8:	bf28      	it	cs
 800c6ba:	4652      	movcs	r2, sl
 800c6bc:	4615      	mov	r5, r2
 800c6be:	4649      	mov	r1, r9
 800c6c0:	f000 f8f4 	bl	800c8ac <memmove>
 800c6c4:	68a3      	ldr	r3, [r4, #8]
 800c6c6:	6822      	ldr	r2, [r4, #0]
 800c6c8:	1b5b      	subs	r3, r3, r5
 800c6ca:	442a      	add	r2, r5
 800c6cc:	60a3      	str	r3, [r4, #8]
 800c6ce:	6022      	str	r2, [r4, #0]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d1cf      	bne.n	800c674 <__sfvwrite_r+0x1bc>
 800c6d4:	4621      	mov	r1, r4
 800c6d6:	4630      	mov	r0, r6
 800c6d8:	f7ff fd32 	bl	800c140 <_fflush_r>
 800c6dc:	2800      	cmp	r0, #0
 800c6de:	d0c9      	beq.n	800c674 <__sfvwrite_r+0x1bc>
 800c6e0:	e79c      	b.n	800c61c <__sfvwrite_r+0x164>
 800c6e2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c6e6:	459a      	cmp	sl, r3
 800c6e8:	bf38      	it	cc
 800c6ea:	4653      	movcc	r3, sl
 800c6ec:	fb93 f3f1 	sdiv	r3, r3, r1
 800c6f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6f2:	434b      	muls	r3, r1
 800c6f4:	464a      	mov	r2, r9
 800c6f6:	4630      	mov	r0, r6
 800c6f8:	69e1      	ldr	r1, [r4, #28]
 800c6fa:	47a8      	blx	r5
 800c6fc:	1e05      	subs	r5, r0, #0
 800c6fe:	dcb9      	bgt.n	800c674 <__sfvwrite_r+0x1bc>
 800c700:	e78c      	b.n	800c61c <__sfvwrite_r+0x164>
 800c702:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c706:	2000      	movs	r0, #0
 800c708:	3708      	adds	r7, #8
 800c70a:	e6f3      	b.n	800c4f4 <__sfvwrite_r+0x3c>
 800c70c:	f10b 0901 	add.w	r9, fp, #1
 800c710:	e700      	b.n	800c514 <__sfvwrite_r+0x5c>
 800c712:	4293      	cmp	r3, r2
 800c714:	dc08      	bgt.n	800c728 <__sfvwrite_r+0x270>
 800c716:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c718:	4652      	mov	r2, sl
 800c71a:	4630      	mov	r0, r6
 800c71c:	69e1      	ldr	r1, [r4, #28]
 800c71e:	47a8      	blx	r5
 800c720:	1e05      	subs	r5, r0, #0
 800c722:	f73f af13 	bgt.w	800c54c <__sfvwrite_r+0x94>
 800c726:	e779      	b.n	800c61c <__sfvwrite_r+0x164>
 800c728:	4651      	mov	r1, sl
 800c72a:	9201      	str	r2, [sp, #4]
 800c72c:	f000 f8be 	bl	800c8ac <memmove>
 800c730:	9a01      	ldr	r2, [sp, #4]
 800c732:	68a3      	ldr	r3, [r4, #8]
 800c734:	4615      	mov	r5, r2
 800c736:	1a9b      	subs	r3, r3, r2
 800c738:	60a3      	str	r3, [r4, #8]
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	4413      	add	r3, r2
 800c73e:	6023      	str	r3, [r4, #0]
 800c740:	e704      	b.n	800c54c <__sfvwrite_r+0x94>
 800c742:	2001      	movs	r0, #1
 800c744:	e70c      	b.n	800c560 <__sfvwrite_r+0xa8>
 800c746:	bf00      	nop
 800c748:	7ffffc00 	.word	0x7ffffc00

0800c74c <_fwalk_reent>:
 800c74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c750:	4606      	mov	r6, r0
 800c752:	4688      	mov	r8, r1
 800c754:	2700      	movs	r7, #0
 800c756:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800c75a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c75e:	f1b9 0901 	subs.w	r9, r9, #1
 800c762:	d505      	bpl.n	800c770 <_fwalk_reent+0x24>
 800c764:	6824      	ldr	r4, [r4, #0]
 800c766:	2c00      	cmp	r4, #0
 800c768:	d1f7      	bne.n	800c75a <_fwalk_reent+0xe>
 800c76a:	4638      	mov	r0, r7
 800c76c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c770:	89ab      	ldrh	r3, [r5, #12]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d907      	bls.n	800c786 <_fwalk_reent+0x3a>
 800c776:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c77a:	3301      	adds	r3, #1
 800c77c:	d003      	beq.n	800c786 <_fwalk_reent+0x3a>
 800c77e:	4629      	mov	r1, r5
 800c780:	4630      	mov	r0, r6
 800c782:	47c0      	blx	r8
 800c784:	4307      	orrs	r7, r0
 800c786:	3568      	adds	r5, #104	; 0x68
 800c788:	e7e9      	b.n	800c75e <_fwalk_reent+0x12>
	...

0800c78c <_localeconv_r>:
 800c78c:	4800      	ldr	r0, [pc, #0]	; (800c790 <_localeconv_r+0x4>)
 800c78e:	4770      	bx	lr
 800c790:	2000097c 	.word	0x2000097c

0800c794 <__retarget_lock_init_recursive>:
 800c794:	4770      	bx	lr

0800c796 <__retarget_lock_close_recursive>:
 800c796:	4770      	bx	lr

0800c798 <__retarget_lock_acquire_recursive>:
 800c798:	4770      	bx	lr

0800c79a <__retarget_lock_release_recursive>:
 800c79a:	4770      	bx	lr

0800c79c <__swhatbuf_r>:
 800c79c:	b570      	push	{r4, r5, r6, lr}
 800c79e:	460e      	mov	r6, r1
 800c7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a4:	4614      	mov	r4, r2
 800c7a6:	2900      	cmp	r1, #0
 800c7a8:	461d      	mov	r5, r3
 800c7aa:	b096      	sub	sp, #88	; 0x58
 800c7ac:	da09      	bge.n	800c7c2 <__swhatbuf_r+0x26>
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	89b3      	ldrh	r3, [r6, #12]
 800c7b2:	602a      	str	r2, [r5, #0]
 800c7b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c7b8:	d116      	bne.n	800c7e8 <__swhatbuf_r+0x4c>
 800c7ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7be:	6023      	str	r3, [r4, #0]
 800c7c0:	e015      	b.n	800c7ee <__swhatbuf_r+0x52>
 800c7c2:	466a      	mov	r2, sp
 800c7c4:	f001 fd2e 	bl	800e224 <_fstat_r>
 800c7c8:	2800      	cmp	r0, #0
 800c7ca:	dbf0      	blt.n	800c7ae <__swhatbuf_r+0x12>
 800c7cc:	9a01      	ldr	r2, [sp, #4]
 800c7ce:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c7d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c7d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c7da:	425a      	negs	r2, r3
 800c7dc:	415a      	adcs	r2, r3
 800c7de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7e2:	602a      	str	r2, [r5, #0]
 800c7e4:	6023      	str	r3, [r4, #0]
 800c7e6:	e002      	b.n	800c7ee <__swhatbuf_r+0x52>
 800c7e8:	2340      	movs	r3, #64	; 0x40
 800c7ea:	4610      	mov	r0, r2
 800c7ec:	6023      	str	r3, [r4, #0]
 800c7ee:	b016      	add	sp, #88	; 0x58
 800c7f0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c7f4 <__smakebuf_r>:
 800c7f4:	898b      	ldrh	r3, [r1, #12]
 800c7f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c7f8:	079d      	lsls	r5, r3, #30
 800c7fa:	4606      	mov	r6, r0
 800c7fc:	460c      	mov	r4, r1
 800c7fe:	d507      	bpl.n	800c810 <__smakebuf_r+0x1c>
 800c800:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800c804:	6023      	str	r3, [r4, #0]
 800c806:	6123      	str	r3, [r4, #16]
 800c808:	2301      	movs	r3, #1
 800c80a:	6163      	str	r3, [r4, #20]
 800c80c:	b002      	add	sp, #8
 800c80e:	bd70      	pop	{r4, r5, r6, pc}
 800c810:	466a      	mov	r2, sp
 800c812:	ab01      	add	r3, sp, #4
 800c814:	f7ff ffc2 	bl	800c79c <__swhatbuf_r>
 800c818:	9900      	ldr	r1, [sp, #0]
 800c81a:	4605      	mov	r5, r0
 800c81c:	4630      	mov	r0, r6
 800c81e:	f7fb fd61 	bl	80082e4 <_malloc_r>
 800c822:	b948      	cbnz	r0, 800c838 <__smakebuf_r+0x44>
 800c824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c828:	059a      	lsls	r2, r3, #22
 800c82a:	d4ef      	bmi.n	800c80c <__smakebuf_r+0x18>
 800c82c:	f023 0303 	bic.w	r3, r3, #3
 800c830:	f043 0302 	orr.w	r3, r3, #2
 800c834:	81a3      	strh	r3, [r4, #12]
 800c836:	e7e3      	b.n	800c800 <__smakebuf_r+0xc>
 800c838:	4b0d      	ldr	r3, [pc, #52]	; (800c870 <__smakebuf_r+0x7c>)
 800c83a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800c83c:	89a3      	ldrh	r3, [r4, #12]
 800c83e:	6020      	str	r0, [r4, #0]
 800c840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c844:	81a3      	strh	r3, [r4, #12]
 800c846:	9b00      	ldr	r3, [sp, #0]
 800c848:	6120      	str	r0, [r4, #16]
 800c84a:	6163      	str	r3, [r4, #20]
 800c84c:	9b01      	ldr	r3, [sp, #4]
 800c84e:	b15b      	cbz	r3, 800c868 <__smakebuf_r+0x74>
 800c850:	4630      	mov	r0, r6
 800c852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c856:	f001 fcf7 	bl	800e248 <_isatty_r>
 800c85a:	b128      	cbz	r0, 800c868 <__smakebuf_r+0x74>
 800c85c:	89a3      	ldrh	r3, [r4, #12]
 800c85e:	f023 0303 	bic.w	r3, r3, #3
 800c862:	f043 0301 	orr.w	r3, r3, #1
 800c866:	81a3      	strh	r3, [r4, #12]
 800c868:	89a0      	ldrh	r0, [r4, #12]
 800c86a:	4305      	orrs	r5, r0
 800c86c:	81a5      	strh	r5, [r4, #12]
 800c86e:	e7cd      	b.n	800c80c <__smakebuf_r+0x18>
 800c870:	0800c1dd 	.word	0x0800c1dd

0800c874 <memchr>:
 800c874:	4603      	mov	r3, r0
 800c876:	b510      	push	{r4, lr}
 800c878:	b2c9      	uxtb	r1, r1
 800c87a:	4402      	add	r2, r0
 800c87c:	4293      	cmp	r3, r2
 800c87e:	4618      	mov	r0, r3
 800c880:	d101      	bne.n	800c886 <memchr+0x12>
 800c882:	2000      	movs	r0, #0
 800c884:	e003      	b.n	800c88e <memchr+0x1a>
 800c886:	7804      	ldrb	r4, [r0, #0]
 800c888:	3301      	adds	r3, #1
 800c88a:	428c      	cmp	r4, r1
 800c88c:	d1f6      	bne.n	800c87c <memchr+0x8>
 800c88e:	bd10      	pop	{r4, pc}

0800c890 <memcpy>:
 800c890:	440a      	add	r2, r1
 800c892:	4291      	cmp	r1, r2
 800c894:	f100 33ff 	add.w	r3, r0, #4294967295
 800c898:	d100      	bne.n	800c89c <memcpy+0xc>
 800c89a:	4770      	bx	lr
 800c89c:	b510      	push	{r4, lr}
 800c89e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8a2:	4291      	cmp	r1, r2
 800c8a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8a8:	d1f9      	bne.n	800c89e <memcpy+0xe>
 800c8aa:	bd10      	pop	{r4, pc}

0800c8ac <memmove>:
 800c8ac:	4288      	cmp	r0, r1
 800c8ae:	b510      	push	{r4, lr}
 800c8b0:	eb01 0402 	add.w	r4, r1, r2
 800c8b4:	d902      	bls.n	800c8bc <memmove+0x10>
 800c8b6:	4284      	cmp	r4, r0
 800c8b8:	4623      	mov	r3, r4
 800c8ba:	d807      	bhi.n	800c8cc <memmove+0x20>
 800c8bc:	1e43      	subs	r3, r0, #1
 800c8be:	42a1      	cmp	r1, r4
 800c8c0:	d008      	beq.n	800c8d4 <memmove+0x28>
 800c8c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8ca:	e7f8      	b.n	800c8be <memmove+0x12>
 800c8cc:	4601      	mov	r1, r0
 800c8ce:	4402      	add	r2, r0
 800c8d0:	428a      	cmp	r2, r1
 800c8d2:	d100      	bne.n	800c8d6 <memmove+0x2a>
 800c8d4:	bd10      	pop	{r4, pc}
 800c8d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8de:	e7f7      	b.n	800c8d0 <memmove+0x24>

0800c8e0 <_Balloc>:
 800c8e0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c8e2:	b570      	push	{r4, r5, r6, lr}
 800c8e4:	4605      	mov	r5, r0
 800c8e6:	460c      	mov	r4, r1
 800c8e8:	b17b      	cbz	r3, 800c90a <_Balloc+0x2a>
 800c8ea:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800c8ec:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c8f0:	b9a0      	cbnz	r0, 800c91c <_Balloc+0x3c>
 800c8f2:	2101      	movs	r1, #1
 800c8f4:	fa01 f604 	lsl.w	r6, r1, r4
 800c8f8:	1d72      	adds	r2, r6, #5
 800c8fa:	4628      	mov	r0, r5
 800c8fc:	0092      	lsls	r2, r2, #2
 800c8fe:	f001 fb7f 	bl	800e000 <_calloc_r>
 800c902:	b148      	cbz	r0, 800c918 <_Balloc+0x38>
 800c904:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800c908:	e00b      	b.n	800c922 <_Balloc+0x42>
 800c90a:	2221      	movs	r2, #33	; 0x21
 800c90c:	2104      	movs	r1, #4
 800c90e:	f001 fb77 	bl	800e000 <_calloc_r>
 800c912:	64e8      	str	r0, [r5, #76]	; 0x4c
 800c914:	2800      	cmp	r0, #0
 800c916:	d1e8      	bne.n	800c8ea <_Balloc+0xa>
 800c918:	2000      	movs	r0, #0
 800c91a:	bd70      	pop	{r4, r5, r6, pc}
 800c91c:	6802      	ldr	r2, [r0, #0]
 800c91e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800c922:	2300      	movs	r3, #0
 800c924:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c928:	e7f7      	b.n	800c91a <_Balloc+0x3a>

0800c92a <_Bfree>:
 800c92a:	b131      	cbz	r1, 800c93a <_Bfree+0x10>
 800c92c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c92e:	684a      	ldr	r2, [r1, #4]
 800c930:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c934:	6008      	str	r0, [r1, #0]
 800c936:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c93a:	4770      	bx	lr

0800c93c <__multadd>:
 800c93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c940:	4698      	mov	r8, r3
 800c942:	460c      	mov	r4, r1
 800c944:	2300      	movs	r3, #0
 800c946:	690e      	ldr	r6, [r1, #16]
 800c948:	4607      	mov	r7, r0
 800c94a:	f101 0014 	add.w	r0, r1, #20
 800c94e:	6805      	ldr	r5, [r0, #0]
 800c950:	3301      	adds	r3, #1
 800c952:	b2a9      	uxth	r1, r5
 800c954:	fb02 8101 	mla	r1, r2, r1, r8
 800c958:	0c2d      	lsrs	r5, r5, #16
 800c95a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c95e:	fb02 c505 	mla	r5, r2, r5, ip
 800c962:	b289      	uxth	r1, r1
 800c964:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c968:	429e      	cmp	r6, r3
 800c96a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c96e:	f840 1b04 	str.w	r1, [r0], #4
 800c972:	dcec      	bgt.n	800c94e <__multadd+0x12>
 800c974:	f1b8 0f00 	cmp.w	r8, #0
 800c978:	d022      	beq.n	800c9c0 <__multadd+0x84>
 800c97a:	68a3      	ldr	r3, [r4, #8]
 800c97c:	42b3      	cmp	r3, r6
 800c97e:	dc19      	bgt.n	800c9b4 <__multadd+0x78>
 800c980:	6861      	ldr	r1, [r4, #4]
 800c982:	4638      	mov	r0, r7
 800c984:	3101      	adds	r1, #1
 800c986:	f7ff ffab 	bl	800c8e0 <_Balloc>
 800c98a:	4605      	mov	r5, r0
 800c98c:	b928      	cbnz	r0, 800c99a <__multadd+0x5e>
 800c98e:	4602      	mov	r2, r0
 800c990:	21b5      	movs	r1, #181	; 0xb5
 800c992:	4b0d      	ldr	r3, [pc, #52]	; (800c9c8 <__multadd+0x8c>)
 800c994:	480d      	ldr	r0, [pc, #52]	; (800c9cc <__multadd+0x90>)
 800c996:	f001 fb15 	bl	800dfc4 <__assert_func>
 800c99a:	6922      	ldr	r2, [r4, #16]
 800c99c:	f104 010c 	add.w	r1, r4, #12
 800c9a0:	3202      	adds	r2, #2
 800c9a2:	0092      	lsls	r2, r2, #2
 800c9a4:	300c      	adds	r0, #12
 800c9a6:	f7ff ff73 	bl	800c890 <memcpy>
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	4638      	mov	r0, r7
 800c9ae:	f7ff ffbc 	bl	800c92a <_Bfree>
 800c9b2:	462c      	mov	r4, r5
 800c9b4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c9b8:	3601      	adds	r6, #1
 800c9ba:	f8c3 8014 	str.w	r8, [r3, #20]
 800c9be:	6126      	str	r6, [r4, #16]
 800c9c0:	4620      	mov	r0, r4
 800c9c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9c6:	bf00      	nop
 800c9c8:	0800fc2d 	.word	0x0800fc2d
 800c9cc:	0800fc9d 	.word	0x0800fc9d

0800c9d0 <__hi0bits>:
 800c9d0:	0c02      	lsrs	r2, r0, #16
 800c9d2:	0412      	lsls	r2, r2, #16
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	b9ca      	cbnz	r2, 800ca0c <__hi0bits+0x3c>
 800c9d8:	0403      	lsls	r3, r0, #16
 800c9da:	2010      	movs	r0, #16
 800c9dc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c9e0:	bf04      	itt	eq
 800c9e2:	021b      	lsleq	r3, r3, #8
 800c9e4:	3008      	addeq	r0, #8
 800c9e6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c9ea:	bf04      	itt	eq
 800c9ec:	011b      	lsleq	r3, r3, #4
 800c9ee:	3004      	addeq	r0, #4
 800c9f0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c9f4:	bf04      	itt	eq
 800c9f6:	009b      	lsleq	r3, r3, #2
 800c9f8:	3002      	addeq	r0, #2
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	db05      	blt.n	800ca0a <__hi0bits+0x3a>
 800c9fe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ca02:	f100 0001 	add.w	r0, r0, #1
 800ca06:	bf08      	it	eq
 800ca08:	2020      	moveq	r0, #32
 800ca0a:	4770      	bx	lr
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	e7e5      	b.n	800c9dc <__hi0bits+0xc>

0800ca10 <__lo0bits>:
 800ca10:	6803      	ldr	r3, [r0, #0]
 800ca12:	4602      	mov	r2, r0
 800ca14:	f013 0007 	ands.w	r0, r3, #7
 800ca18:	d00b      	beq.n	800ca32 <__lo0bits+0x22>
 800ca1a:	07d9      	lsls	r1, r3, #31
 800ca1c:	d422      	bmi.n	800ca64 <__lo0bits+0x54>
 800ca1e:	0798      	lsls	r0, r3, #30
 800ca20:	bf49      	itett	mi
 800ca22:	085b      	lsrmi	r3, r3, #1
 800ca24:	089b      	lsrpl	r3, r3, #2
 800ca26:	2001      	movmi	r0, #1
 800ca28:	6013      	strmi	r3, [r2, #0]
 800ca2a:	bf5c      	itt	pl
 800ca2c:	2002      	movpl	r0, #2
 800ca2e:	6013      	strpl	r3, [r2, #0]
 800ca30:	4770      	bx	lr
 800ca32:	b299      	uxth	r1, r3
 800ca34:	b909      	cbnz	r1, 800ca3a <__lo0bits+0x2a>
 800ca36:	2010      	movs	r0, #16
 800ca38:	0c1b      	lsrs	r3, r3, #16
 800ca3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ca3e:	bf04      	itt	eq
 800ca40:	0a1b      	lsreq	r3, r3, #8
 800ca42:	3008      	addeq	r0, #8
 800ca44:	0719      	lsls	r1, r3, #28
 800ca46:	bf04      	itt	eq
 800ca48:	091b      	lsreq	r3, r3, #4
 800ca4a:	3004      	addeq	r0, #4
 800ca4c:	0799      	lsls	r1, r3, #30
 800ca4e:	bf04      	itt	eq
 800ca50:	089b      	lsreq	r3, r3, #2
 800ca52:	3002      	addeq	r0, #2
 800ca54:	07d9      	lsls	r1, r3, #31
 800ca56:	d403      	bmi.n	800ca60 <__lo0bits+0x50>
 800ca58:	085b      	lsrs	r3, r3, #1
 800ca5a:	f100 0001 	add.w	r0, r0, #1
 800ca5e:	d003      	beq.n	800ca68 <__lo0bits+0x58>
 800ca60:	6013      	str	r3, [r2, #0]
 800ca62:	4770      	bx	lr
 800ca64:	2000      	movs	r0, #0
 800ca66:	4770      	bx	lr
 800ca68:	2020      	movs	r0, #32
 800ca6a:	4770      	bx	lr

0800ca6c <__i2b>:
 800ca6c:	b510      	push	{r4, lr}
 800ca6e:	460c      	mov	r4, r1
 800ca70:	2101      	movs	r1, #1
 800ca72:	f7ff ff35 	bl	800c8e0 <_Balloc>
 800ca76:	4602      	mov	r2, r0
 800ca78:	b928      	cbnz	r0, 800ca86 <__i2b+0x1a>
 800ca7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ca7e:	4b04      	ldr	r3, [pc, #16]	; (800ca90 <__i2b+0x24>)
 800ca80:	4804      	ldr	r0, [pc, #16]	; (800ca94 <__i2b+0x28>)
 800ca82:	f001 fa9f 	bl	800dfc4 <__assert_func>
 800ca86:	2301      	movs	r3, #1
 800ca88:	6144      	str	r4, [r0, #20]
 800ca8a:	6103      	str	r3, [r0, #16]
 800ca8c:	bd10      	pop	{r4, pc}
 800ca8e:	bf00      	nop
 800ca90:	0800fc2d 	.word	0x0800fc2d
 800ca94:	0800fc9d 	.word	0x0800fc9d

0800ca98 <__multiply>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	4614      	mov	r4, r2
 800ca9e:	690a      	ldr	r2, [r1, #16]
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	460d      	mov	r5, r1
 800caa4:	429a      	cmp	r2, r3
 800caa6:	bfbe      	ittt	lt
 800caa8:	460b      	movlt	r3, r1
 800caaa:	4625      	movlt	r5, r4
 800caac:	461c      	movlt	r4, r3
 800caae:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cab2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cab6:	68ab      	ldr	r3, [r5, #8]
 800cab8:	6869      	ldr	r1, [r5, #4]
 800caba:	eb0a 0709 	add.w	r7, sl, r9
 800cabe:	42bb      	cmp	r3, r7
 800cac0:	b085      	sub	sp, #20
 800cac2:	bfb8      	it	lt
 800cac4:	3101      	addlt	r1, #1
 800cac6:	f7ff ff0b 	bl	800c8e0 <_Balloc>
 800caca:	b930      	cbnz	r0, 800cada <__multiply+0x42>
 800cacc:	4602      	mov	r2, r0
 800cace:	f240 115d 	movw	r1, #349	; 0x15d
 800cad2:	4b41      	ldr	r3, [pc, #260]	; (800cbd8 <__multiply+0x140>)
 800cad4:	4841      	ldr	r0, [pc, #260]	; (800cbdc <__multiply+0x144>)
 800cad6:	f001 fa75 	bl	800dfc4 <__assert_func>
 800cada:	f100 0614 	add.w	r6, r0, #20
 800cade:	4633      	mov	r3, r6
 800cae0:	2200      	movs	r2, #0
 800cae2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cae6:	4543      	cmp	r3, r8
 800cae8:	d31e      	bcc.n	800cb28 <__multiply+0x90>
 800caea:	f105 0c14 	add.w	ip, r5, #20
 800caee:	f104 0314 	add.w	r3, r4, #20
 800caf2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800caf6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cafa:	9202      	str	r2, [sp, #8]
 800cafc:	ebac 0205 	sub.w	r2, ip, r5
 800cb00:	3a15      	subs	r2, #21
 800cb02:	f022 0203 	bic.w	r2, r2, #3
 800cb06:	3204      	adds	r2, #4
 800cb08:	f105 0115 	add.w	r1, r5, #21
 800cb0c:	458c      	cmp	ip, r1
 800cb0e:	bf38      	it	cc
 800cb10:	2204      	movcc	r2, #4
 800cb12:	9201      	str	r2, [sp, #4]
 800cb14:	9a02      	ldr	r2, [sp, #8]
 800cb16:	9303      	str	r3, [sp, #12]
 800cb18:	429a      	cmp	r2, r3
 800cb1a:	d808      	bhi.n	800cb2e <__multiply+0x96>
 800cb1c:	2f00      	cmp	r7, #0
 800cb1e:	dc55      	bgt.n	800cbcc <__multiply+0x134>
 800cb20:	6107      	str	r7, [r0, #16]
 800cb22:	b005      	add	sp, #20
 800cb24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb28:	f843 2b04 	str.w	r2, [r3], #4
 800cb2c:	e7db      	b.n	800cae6 <__multiply+0x4e>
 800cb2e:	f8b3 a000 	ldrh.w	sl, [r3]
 800cb32:	f1ba 0f00 	cmp.w	sl, #0
 800cb36:	d020      	beq.n	800cb7a <__multiply+0xe2>
 800cb38:	46b1      	mov	r9, r6
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	f105 0e14 	add.w	lr, r5, #20
 800cb40:	f85e 4b04 	ldr.w	r4, [lr], #4
 800cb44:	f8d9 b000 	ldr.w	fp, [r9]
 800cb48:	b2a1      	uxth	r1, r4
 800cb4a:	fa1f fb8b 	uxth.w	fp, fp
 800cb4e:	fb0a b101 	mla	r1, sl, r1, fp
 800cb52:	4411      	add	r1, r2
 800cb54:	f8d9 2000 	ldr.w	r2, [r9]
 800cb58:	0c24      	lsrs	r4, r4, #16
 800cb5a:	0c12      	lsrs	r2, r2, #16
 800cb5c:	fb0a 2404 	mla	r4, sl, r4, r2
 800cb60:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800cb64:	b289      	uxth	r1, r1
 800cb66:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cb6a:	45f4      	cmp	ip, lr
 800cb6c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800cb70:	f849 1b04 	str.w	r1, [r9], #4
 800cb74:	d8e4      	bhi.n	800cb40 <__multiply+0xa8>
 800cb76:	9901      	ldr	r1, [sp, #4]
 800cb78:	5072      	str	r2, [r6, r1]
 800cb7a:	9a03      	ldr	r2, [sp, #12]
 800cb7c:	3304      	adds	r3, #4
 800cb7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cb82:	f1b9 0f00 	cmp.w	r9, #0
 800cb86:	d01f      	beq.n	800cbc8 <__multiply+0x130>
 800cb88:	46b6      	mov	lr, r6
 800cb8a:	f04f 0a00 	mov.w	sl, #0
 800cb8e:	6834      	ldr	r4, [r6, #0]
 800cb90:	f105 0114 	add.w	r1, r5, #20
 800cb94:	880a      	ldrh	r2, [r1, #0]
 800cb96:	f8be b002 	ldrh.w	fp, [lr, #2]
 800cb9a:	b2a4      	uxth	r4, r4
 800cb9c:	fb09 b202 	mla	r2, r9, r2, fp
 800cba0:	4492      	add	sl, r2
 800cba2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800cba6:	f84e 4b04 	str.w	r4, [lr], #4
 800cbaa:	f851 4b04 	ldr.w	r4, [r1], #4
 800cbae:	f8be 2000 	ldrh.w	r2, [lr]
 800cbb2:	0c24      	lsrs	r4, r4, #16
 800cbb4:	fb09 2404 	mla	r4, r9, r4, r2
 800cbb8:	458c      	cmp	ip, r1
 800cbba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800cbbe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cbc2:	d8e7      	bhi.n	800cb94 <__multiply+0xfc>
 800cbc4:	9a01      	ldr	r2, [sp, #4]
 800cbc6:	50b4      	str	r4, [r6, r2]
 800cbc8:	3604      	adds	r6, #4
 800cbca:	e7a3      	b.n	800cb14 <__multiply+0x7c>
 800cbcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d1a5      	bne.n	800cb20 <__multiply+0x88>
 800cbd4:	3f01      	subs	r7, #1
 800cbd6:	e7a1      	b.n	800cb1c <__multiply+0x84>
 800cbd8:	0800fc2d 	.word	0x0800fc2d
 800cbdc:	0800fc9d 	.word	0x0800fc9d

0800cbe0 <__pow5mult>:
 800cbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbe4:	4615      	mov	r5, r2
 800cbe6:	f012 0203 	ands.w	r2, r2, #3
 800cbea:	4606      	mov	r6, r0
 800cbec:	460f      	mov	r7, r1
 800cbee:	d007      	beq.n	800cc00 <__pow5mult+0x20>
 800cbf0:	4c1a      	ldr	r4, [pc, #104]	; (800cc5c <__pow5mult+0x7c>)
 800cbf2:	3a01      	subs	r2, #1
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cbfa:	f7ff fe9f 	bl	800c93c <__multadd>
 800cbfe:	4607      	mov	r7, r0
 800cc00:	10ad      	asrs	r5, r5, #2
 800cc02:	d027      	beq.n	800cc54 <__pow5mult+0x74>
 800cc04:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800cc06:	b944      	cbnz	r4, 800cc1a <__pow5mult+0x3a>
 800cc08:	f240 2171 	movw	r1, #625	; 0x271
 800cc0c:	4630      	mov	r0, r6
 800cc0e:	f7ff ff2d 	bl	800ca6c <__i2b>
 800cc12:	2300      	movs	r3, #0
 800cc14:	4604      	mov	r4, r0
 800cc16:	64b0      	str	r0, [r6, #72]	; 0x48
 800cc18:	6003      	str	r3, [r0, #0]
 800cc1a:	f04f 0900 	mov.w	r9, #0
 800cc1e:	07eb      	lsls	r3, r5, #31
 800cc20:	d50a      	bpl.n	800cc38 <__pow5mult+0x58>
 800cc22:	4639      	mov	r1, r7
 800cc24:	4622      	mov	r2, r4
 800cc26:	4630      	mov	r0, r6
 800cc28:	f7ff ff36 	bl	800ca98 <__multiply>
 800cc2c:	4680      	mov	r8, r0
 800cc2e:	4639      	mov	r1, r7
 800cc30:	4630      	mov	r0, r6
 800cc32:	f7ff fe7a 	bl	800c92a <_Bfree>
 800cc36:	4647      	mov	r7, r8
 800cc38:	106d      	asrs	r5, r5, #1
 800cc3a:	d00b      	beq.n	800cc54 <__pow5mult+0x74>
 800cc3c:	6820      	ldr	r0, [r4, #0]
 800cc3e:	b938      	cbnz	r0, 800cc50 <__pow5mult+0x70>
 800cc40:	4622      	mov	r2, r4
 800cc42:	4621      	mov	r1, r4
 800cc44:	4630      	mov	r0, r6
 800cc46:	f7ff ff27 	bl	800ca98 <__multiply>
 800cc4a:	6020      	str	r0, [r4, #0]
 800cc4c:	f8c0 9000 	str.w	r9, [r0]
 800cc50:	4604      	mov	r4, r0
 800cc52:	e7e4      	b.n	800cc1e <__pow5mult+0x3e>
 800cc54:	4638      	mov	r0, r7
 800cc56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc5a:	bf00      	nop
 800cc5c:	0800fdf0 	.word	0x0800fdf0

0800cc60 <__lshift>:
 800cc60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc64:	460c      	mov	r4, r1
 800cc66:	4607      	mov	r7, r0
 800cc68:	4691      	mov	r9, r2
 800cc6a:	6923      	ldr	r3, [r4, #16]
 800cc6c:	6849      	ldr	r1, [r1, #4]
 800cc6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cc72:	68a3      	ldr	r3, [r4, #8]
 800cc74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cc78:	f108 0601 	add.w	r6, r8, #1
 800cc7c:	42b3      	cmp	r3, r6
 800cc7e:	db0b      	blt.n	800cc98 <__lshift+0x38>
 800cc80:	4638      	mov	r0, r7
 800cc82:	f7ff fe2d 	bl	800c8e0 <_Balloc>
 800cc86:	4605      	mov	r5, r0
 800cc88:	b948      	cbnz	r0, 800cc9e <__lshift+0x3e>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cc90:	4b27      	ldr	r3, [pc, #156]	; (800cd30 <__lshift+0xd0>)
 800cc92:	4828      	ldr	r0, [pc, #160]	; (800cd34 <__lshift+0xd4>)
 800cc94:	f001 f996 	bl	800dfc4 <__assert_func>
 800cc98:	3101      	adds	r1, #1
 800cc9a:	005b      	lsls	r3, r3, #1
 800cc9c:	e7ee      	b.n	800cc7c <__lshift+0x1c>
 800cc9e:	2300      	movs	r3, #0
 800cca0:	f100 0114 	add.w	r1, r0, #20
 800cca4:	f100 0210 	add.w	r2, r0, #16
 800cca8:	4618      	mov	r0, r3
 800ccaa:	4553      	cmp	r3, sl
 800ccac:	db33      	blt.n	800cd16 <__lshift+0xb6>
 800ccae:	6920      	ldr	r0, [r4, #16]
 800ccb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ccb4:	f104 0314 	add.w	r3, r4, #20
 800ccb8:	f019 091f 	ands.w	r9, r9, #31
 800ccbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ccc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ccc4:	d02b      	beq.n	800cd1e <__lshift+0xbe>
 800ccc6:	468a      	mov	sl, r1
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f1c9 0e20 	rsb	lr, r9, #32
 800ccce:	6818      	ldr	r0, [r3, #0]
 800ccd0:	fa00 f009 	lsl.w	r0, r0, r9
 800ccd4:	4302      	orrs	r2, r0
 800ccd6:	f84a 2b04 	str.w	r2, [sl], #4
 800ccda:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccde:	459c      	cmp	ip, r3
 800cce0:	fa22 f20e 	lsr.w	r2, r2, lr
 800cce4:	d8f3      	bhi.n	800ccce <__lshift+0x6e>
 800cce6:	ebac 0304 	sub.w	r3, ip, r4
 800ccea:	3b15      	subs	r3, #21
 800ccec:	f023 0303 	bic.w	r3, r3, #3
 800ccf0:	3304      	adds	r3, #4
 800ccf2:	f104 0015 	add.w	r0, r4, #21
 800ccf6:	4584      	cmp	ip, r0
 800ccf8:	bf38      	it	cc
 800ccfa:	2304      	movcc	r3, #4
 800ccfc:	50ca      	str	r2, [r1, r3]
 800ccfe:	b10a      	cbz	r2, 800cd04 <__lshift+0xa4>
 800cd00:	f108 0602 	add.w	r6, r8, #2
 800cd04:	3e01      	subs	r6, #1
 800cd06:	4638      	mov	r0, r7
 800cd08:	4621      	mov	r1, r4
 800cd0a:	612e      	str	r6, [r5, #16]
 800cd0c:	f7ff fe0d 	bl	800c92a <_Bfree>
 800cd10:	4628      	mov	r0, r5
 800cd12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd16:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd1a:	3301      	adds	r3, #1
 800cd1c:	e7c5      	b.n	800ccaa <__lshift+0x4a>
 800cd1e:	3904      	subs	r1, #4
 800cd20:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd24:	459c      	cmp	ip, r3
 800cd26:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd2a:	d8f9      	bhi.n	800cd20 <__lshift+0xc0>
 800cd2c:	e7ea      	b.n	800cd04 <__lshift+0xa4>
 800cd2e:	bf00      	nop
 800cd30:	0800fc2d 	.word	0x0800fc2d
 800cd34:	0800fc9d 	.word	0x0800fc9d

0800cd38 <__mcmp>:
 800cd38:	4603      	mov	r3, r0
 800cd3a:	690a      	ldr	r2, [r1, #16]
 800cd3c:	6900      	ldr	r0, [r0, #16]
 800cd3e:	b530      	push	{r4, r5, lr}
 800cd40:	1a80      	subs	r0, r0, r2
 800cd42:	d10d      	bne.n	800cd60 <__mcmp+0x28>
 800cd44:	3314      	adds	r3, #20
 800cd46:	3114      	adds	r1, #20
 800cd48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cd4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cd50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cd54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cd58:	4295      	cmp	r5, r2
 800cd5a:	d002      	beq.n	800cd62 <__mcmp+0x2a>
 800cd5c:	d304      	bcc.n	800cd68 <__mcmp+0x30>
 800cd5e:	2001      	movs	r0, #1
 800cd60:	bd30      	pop	{r4, r5, pc}
 800cd62:	42a3      	cmp	r3, r4
 800cd64:	d3f4      	bcc.n	800cd50 <__mcmp+0x18>
 800cd66:	e7fb      	b.n	800cd60 <__mcmp+0x28>
 800cd68:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6c:	e7f8      	b.n	800cd60 <__mcmp+0x28>
	...

0800cd70 <__mdiff>:
 800cd70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd74:	460c      	mov	r4, r1
 800cd76:	4606      	mov	r6, r0
 800cd78:	4611      	mov	r1, r2
 800cd7a:	4620      	mov	r0, r4
 800cd7c:	4692      	mov	sl, r2
 800cd7e:	f7ff ffdb 	bl	800cd38 <__mcmp>
 800cd82:	1e05      	subs	r5, r0, #0
 800cd84:	d111      	bne.n	800cdaa <__mdiff+0x3a>
 800cd86:	4629      	mov	r1, r5
 800cd88:	4630      	mov	r0, r6
 800cd8a:	f7ff fda9 	bl	800c8e0 <_Balloc>
 800cd8e:	4602      	mov	r2, r0
 800cd90:	b928      	cbnz	r0, 800cd9e <__mdiff+0x2e>
 800cd92:	f240 2132 	movw	r1, #562	; 0x232
 800cd96:	4b3c      	ldr	r3, [pc, #240]	; (800ce88 <__mdiff+0x118>)
 800cd98:	483c      	ldr	r0, [pc, #240]	; (800ce8c <__mdiff+0x11c>)
 800cd9a:	f001 f913 	bl	800dfc4 <__assert_func>
 800cd9e:	2301      	movs	r3, #1
 800cda0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cda4:	4610      	mov	r0, r2
 800cda6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdaa:	bfa4      	itt	ge
 800cdac:	4653      	movge	r3, sl
 800cdae:	46a2      	movge	sl, r4
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800cdb6:	bfa6      	itte	ge
 800cdb8:	461c      	movge	r4, r3
 800cdba:	2500      	movge	r5, #0
 800cdbc:	2501      	movlt	r5, #1
 800cdbe:	f7ff fd8f 	bl	800c8e0 <_Balloc>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	b918      	cbnz	r0, 800cdce <__mdiff+0x5e>
 800cdc6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cdca:	4b2f      	ldr	r3, [pc, #188]	; (800ce88 <__mdiff+0x118>)
 800cdcc:	e7e4      	b.n	800cd98 <__mdiff+0x28>
 800cdce:	f100 0814 	add.w	r8, r0, #20
 800cdd2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800cdd6:	60c5      	str	r5, [r0, #12]
 800cdd8:	f04f 0c00 	mov.w	ip, #0
 800cddc:	f10a 0514 	add.w	r5, sl, #20
 800cde0:	f10a 0010 	add.w	r0, sl, #16
 800cde4:	46c2      	mov	sl, r8
 800cde6:	6926      	ldr	r6, [r4, #16]
 800cde8:	f104 0914 	add.w	r9, r4, #20
 800cdec:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800cdf0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cdf4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800cdf8:	f859 3b04 	ldr.w	r3, [r9], #4
 800cdfc:	fa1f f18b 	uxth.w	r1, fp
 800ce00:	4461      	add	r1, ip
 800ce02:	fa1f fc83 	uxth.w	ip, r3
 800ce06:	0c1b      	lsrs	r3, r3, #16
 800ce08:	eba1 010c 	sub.w	r1, r1, ip
 800ce0c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ce10:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ce14:	b289      	uxth	r1, r1
 800ce16:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800ce1a:	454e      	cmp	r6, r9
 800ce1c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ce20:	f84a 3b04 	str.w	r3, [sl], #4
 800ce24:	d8e6      	bhi.n	800cdf4 <__mdiff+0x84>
 800ce26:	1b33      	subs	r3, r6, r4
 800ce28:	3b15      	subs	r3, #21
 800ce2a:	f023 0303 	bic.w	r3, r3, #3
 800ce2e:	3415      	adds	r4, #21
 800ce30:	3304      	adds	r3, #4
 800ce32:	42a6      	cmp	r6, r4
 800ce34:	bf38      	it	cc
 800ce36:	2304      	movcc	r3, #4
 800ce38:	441d      	add	r5, r3
 800ce3a:	4443      	add	r3, r8
 800ce3c:	461e      	mov	r6, r3
 800ce3e:	462c      	mov	r4, r5
 800ce40:	4574      	cmp	r4, lr
 800ce42:	d30e      	bcc.n	800ce62 <__mdiff+0xf2>
 800ce44:	f10e 0103 	add.w	r1, lr, #3
 800ce48:	1b49      	subs	r1, r1, r5
 800ce4a:	f021 0103 	bic.w	r1, r1, #3
 800ce4e:	3d03      	subs	r5, #3
 800ce50:	45ae      	cmp	lr, r5
 800ce52:	bf38      	it	cc
 800ce54:	2100      	movcc	r1, #0
 800ce56:	4419      	add	r1, r3
 800ce58:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800ce5c:	b18b      	cbz	r3, 800ce82 <__mdiff+0x112>
 800ce5e:	6117      	str	r7, [r2, #16]
 800ce60:	e7a0      	b.n	800cda4 <__mdiff+0x34>
 800ce62:	f854 8b04 	ldr.w	r8, [r4], #4
 800ce66:	fa1f f188 	uxth.w	r1, r8
 800ce6a:	4461      	add	r1, ip
 800ce6c:	1408      	asrs	r0, r1, #16
 800ce6e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800ce72:	b289      	uxth	r1, r1
 800ce74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ce78:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce7c:	f846 1b04 	str.w	r1, [r6], #4
 800ce80:	e7de      	b.n	800ce40 <__mdiff+0xd0>
 800ce82:	3f01      	subs	r7, #1
 800ce84:	e7e8      	b.n	800ce58 <__mdiff+0xe8>
 800ce86:	bf00      	nop
 800ce88:	0800fc2d 	.word	0x0800fc2d
 800ce8c:	0800fc9d 	.word	0x0800fc9d

0800ce90 <__d2b>:
 800ce90:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800ce94:	2101      	movs	r1, #1
 800ce96:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800ce9a:	4690      	mov	r8, r2
 800ce9c:	461d      	mov	r5, r3
 800ce9e:	f7ff fd1f 	bl	800c8e0 <_Balloc>
 800cea2:	4604      	mov	r4, r0
 800cea4:	b930      	cbnz	r0, 800ceb4 <__d2b+0x24>
 800cea6:	4602      	mov	r2, r0
 800cea8:	f240 310a 	movw	r1, #778	; 0x30a
 800ceac:	4b24      	ldr	r3, [pc, #144]	; (800cf40 <__d2b+0xb0>)
 800ceae:	4825      	ldr	r0, [pc, #148]	; (800cf44 <__d2b+0xb4>)
 800ceb0:	f001 f888 	bl	800dfc4 <__assert_func>
 800ceb4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ceb8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cebc:	bb2d      	cbnz	r5, 800cf0a <__d2b+0x7a>
 800cebe:	9301      	str	r3, [sp, #4]
 800cec0:	f1b8 0300 	subs.w	r3, r8, #0
 800cec4:	d026      	beq.n	800cf14 <__d2b+0x84>
 800cec6:	4668      	mov	r0, sp
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	f7ff fda1 	bl	800ca10 <__lo0bits>
 800cece:	9900      	ldr	r1, [sp, #0]
 800ced0:	b1f0      	cbz	r0, 800cf10 <__d2b+0x80>
 800ced2:	9a01      	ldr	r2, [sp, #4]
 800ced4:	f1c0 0320 	rsb	r3, r0, #32
 800ced8:	fa02 f303 	lsl.w	r3, r2, r3
 800cedc:	430b      	orrs	r3, r1
 800cede:	40c2      	lsrs	r2, r0
 800cee0:	6163      	str	r3, [r4, #20]
 800cee2:	9201      	str	r2, [sp, #4]
 800cee4:	9b01      	ldr	r3, [sp, #4]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	bf14      	ite	ne
 800ceea:	2102      	movne	r1, #2
 800ceec:	2101      	moveq	r1, #1
 800ceee:	61a3      	str	r3, [r4, #24]
 800cef0:	6121      	str	r1, [r4, #16]
 800cef2:	b1c5      	cbz	r5, 800cf26 <__d2b+0x96>
 800cef4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cef8:	4405      	add	r5, r0
 800cefa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cefe:	603d      	str	r5, [r7, #0]
 800cf00:	6030      	str	r0, [r6, #0]
 800cf02:	4620      	mov	r0, r4
 800cf04:	b002      	add	sp, #8
 800cf06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf0e:	e7d6      	b.n	800cebe <__d2b+0x2e>
 800cf10:	6161      	str	r1, [r4, #20]
 800cf12:	e7e7      	b.n	800cee4 <__d2b+0x54>
 800cf14:	a801      	add	r0, sp, #4
 800cf16:	f7ff fd7b 	bl	800ca10 <__lo0bits>
 800cf1a:	2101      	movs	r1, #1
 800cf1c:	9b01      	ldr	r3, [sp, #4]
 800cf1e:	6121      	str	r1, [r4, #16]
 800cf20:	6163      	str	r3, [r4, #20]
 800cf22:	3020      	adds	r0, #32
 800cf24:	e7e5      	b.n	800cef2 <__d2b+0x62>
 800cf26:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800cf2a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cf2e:	6038      	str	r0, [r7, #0]
 800cf30:	6918      	ldr	r0, [r3, #16]
 800cf32:	f7ff fd4d 	bl	800c9d0 <__hi0bits>
 800cf36:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800cf3a:	6031      	str	r1, [r6, #0]
 800cf3c:	e7e1      	b.n	800cf02 <__d2b+0x72>
 800cf3e:	bf00      	nop
 800cf40:	0800fc2d 	.word	0x0800fc2d
 800cf44:	0800fc9d 	.word	0x0800fc9d

0800cf48 <_realloc_r>:
 800cf48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf4c:	460c      	mov	r4, r1
 800cf4e:	4681      	mov	r9, r0
 800cf50:	4611      	mov	r1, r2
 800cf52:	b924      	cbnz	r4, 800cf5e <_realloc_r+0x16>
 800cf54:	b003      	add	sp, #12
 800cf56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf5a:	f7fb b9c3 	b.w	80082e4 <_malloc_r>
 800cf5e:	9201      	str	r2, [sp, #4]
 800cf60:	f7fb fc0a 	bl	8008778 <__malloc_lock>
 800cf64:	9901      	ldr	r1, [sp, #4]
 800cf66:	f101 080b 	add.w	r8, r1, #11
 800cf6a:	f1b8 0f16 	cmp.w	r8, #22
 800cf6e:	d90b      	bls.n	800cf88 <_realloc_r+0x40>
 800cf70:	f038 0807 	bics.w	r8, r8, #7
 800cf74:	d50a      	bpl.n	800cf8c <_realloc_r+0x44>
 800cf76:	230c      	movs	r3, #12
 800cf78:	f04f 0b00 	mov.w	fp, #0
 800cf7c:	f8c9 3000 	str.w	r3, [r9]
 800cf80:	4658      	mov	r0, fp
 800cf82:	b003      	add	sp, #12
 800cf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf88:	f04f 0810 	mov.w	r8, #16
 800cf8c:	4588      	cmp	r8, r1
 800cf8e:	d3f2      	bcc.n	800cf76 <_realloc_r+0x2e>
 800cf90:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800cf94:	f1a4 0a08 	sub.w	sl, r4, #8
 800cf98:	f025 0603 	bic.w	r6, r5, #3
 800cf9c:	45b0      	cmp	r8, r6
 800cf9e:	f340 8173 	ble.w	800d288 <_realloc_r+0x340>
 800cfa2:	48aa      	ldr	r0, [pc, #680]	; (800d24c <_realloc_r+0x304>)
 800cfa4:	eb0a 0306 	add.w	r3, sl, r6
 800cfa8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800cfac:	685a      	ldr	r2, [r3, #4]
 800cfae:	459c      	cmp	ip, r3
 800cfb0:	9001      	str	r0, [sp, #4]
 800cfb2:	d005      	beq.n	800cfc0 <_realloc_r+0x78>
 800cfb4:	f022 0001 	bic.w	r0, r2, #1
 800cfb8:	4418      	add	r0, r3
 800cfba:	6840      	ldr	r0, [r0, #4]
 800cfbc:	07c7      	lsls	r7, r0, #31
 800cfbe:	d427      	bmi.n	800d010 <_realloc_r+0xc8>
 800cfc0:	f022 0203 	bic.w	r2, r2, #3
 800cfc4:	459c      	cmp	ip, r3
 800cfc6:	eb06 0702 	add.w	r7, r6, r2
 800cfca:	d119      	bne.n	800d000 <_realloc_r+0xb8>
 800cfcc:	f108 0010 	add.w	r0, r8, #16
 800cfd0:	42b8      	cmp	r0, r7
 800cfd2:	dc1f      	bgt.n	800d014 <_realloc_r+0xcc>
 800cfd4:	9a01      	ldr	r2, [sp, #4]
 800cfd6:	eba7 0708 	sub.w	r7, r7, r8
 800cfda:	eb0a 0308 	add.w	r3, sl, r8
 800cfde:	f047 0701 	orr.w	r7, r7, #1
 800cfe2:	6093      	str	r3, [r2, #8]
 800cfe4:	605f      	str	r7, [r3, #4]
 800cfe6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cfea:	4648      	mov	r0, r9
 800cfec:	f003 0301 	and.w	r3, r3, #1
 800cff0:	ea43 0308 	orr.w	r3, r3, r8
 800cff4:	f844 3c04 	str.w	r3, [r4, #-4]
 800cff8:	f7fb fbc4 	bl	8008784 <__malloc_unlock>
 800cffc:	46a3      	mov	fp, r4
 800cffe:	e7bf      	b.n	800cf80 <_realloc_r+0x38>
 800d000:	45b8      	cmp	r8, r7
 800d002:	dc07      	bgt.n	800d014 <_realloc_r+0xcc>
 800d004:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d008:	60da      	str	r2, [r3, #12]
 800d00a:	6093      	str	r3, [r2, #8]
 800d00c:	4655      	mov	r5, sl
 800d00e:	e080      	b.n	800d112 <_realloc_r+0x1ca>
 800d010:	2200      	movs	r2, #0
 800d012:	4613      	mov	r3, r2
 800d014:	07e8      	lsls	r0, r5, #31
 800d016:	f100 80e8 	bmi.w	800d1ea <_realloc_r+0x2a2>
 800d01a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d01e:	ebaa 0505 	sub.w	r5, sl, r5
 800d022:	6868      	ldr	r0, [r5, #4]
 800d024:	f020 0003 	bic.w	r0, r0, #3
 800d028:	eb00 0b06 	add.w	fp, r0, r6
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f000 80a7 	beq.w	800d180 <_realloc_r+0x238>
 800d032:	459c      	cmp	ip, r3
 800d034:	eb02 070b 	add.w	r7, r2, fp
 800d038:	d14b      	bne.n	800d0d2 <_realloc_r+0x18a>
 800d03a:	f108 0310 	add.w	r3, r8, #16
 800d03e:	42bb      	cmp	r3, r7
 800d040:	f300 809e 	bgt.w	800d180 <_realloc_r+0x238>
 800d044:	46ab      	mov	fp, r5
 800d046:	68eb      	ldr	r3, [r5, #12]
 800d048:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800d04c:	60d3      	str	r3, [r2, #12]
 800d04e:	609a      	str	r2, [r3, #8]
 800d050:	1f32      	subs	r2, r6, #4
 800d052:	2a24      	cmp	r2, #36	; 0x24
 800d054:	d838      	bhi.n	800d0c8 <_realloc_r+0x180>
 800d056:	2a13      	cmp	r2, #19
 800d058:	d934      	bls.n	800d0c4 <_realloc_r+0x17c>
 800d05a:	6823      	ldr	r3, [r4, #0]
 800d05c:	2a1b      	cmp	r2, #27
 800d05e:	60ab      	str	r3, [r5, #8]
 800d060:	6863      	ldr	r3, [r4, #4]
 800d062:	60eb      	str	r3, [r5, #12]
 800d064:	d81b      	bhi.n	800d09e <_realloc_r+0x156>
 800d066:	3408      	adds	r4, #8
 800d068:	f105 0310 	add.w	r3, r5, #16
 800d06c:	6822      	ldr	r2, [r4, #0]
 800d06e:	601a      	str	r2, [r3, #0]
 800d070:	6862      	ldr	r2, [r4, #4]
 800d072:	605a      	str	r2, [r3, #4]
 800d074:	68a2      	ldr	r2, [r4, #8]
 800d076:	609a      	str	r2, [r3, #8]
 800d078:	9a01      	ldr	r2, [sp, #4]
 800d07a:	eba7 0708 	sub.w	r7, r7, r8
 800d07e:	eb05 0308 	add.w	r3, r5, r8
 800d082:	f047 0701 	orr.w	r7, r7, #1
 800d086:	6093      	str	r3, [r2, #8]
 800d088:	605f      	str	r7, [r3, #4]
 800d08a:	686b      	ldr	r3, [r5, #4]
 800d08c:	f003 0301 	and.w	r3, r3, #1
 800d090:	ea43 0308 	orr.w	r3, r3, r8
 800d094:	606b      	str	r3, [r5, #4]
 800d096:	4648      	mov	r0, r9
 800d098:	f7fb fb74 	bl	8008784 <__malloc_unlock>
 800d09c:	e770      	b.n	800cf80 <_realloc_r+0x38>
 800d09e:	68a3      	ldr	r3, [r4, #8]
 800d0a0:	2a24      	cmp	r2, #36	; 0x24
 800d0a2:	612b      	str	r3, [r5, #16]
 800d0a4:	68e3      	ldr	r3, [r4, #12]
 800d0a6:	bf18      	it	ne
 800d0a8:	3410      	addne	r4, #16
 800d0aa:	616b      	str	r3, [r5, #20]
 800d0ac:	bf09      	itett	eq
 800d0ae:	6923      	ldreq	r3, [r4, #16]
 800d0b0:	f105 0318 	addne.w	r3, r5, #24
 800d0b4:	61ab      	streq	r3, [r5, #24]
 800d0b6:	6962      	ldreq	r2, [r4, #20]
 800d0b8:	bf02      	ittt	eq
 800d0ba:	f105 0320 	addeq.w	r3, r5, #32
 800d0be:	61ea      	streq	r2, [r5, #28]
 800d0c0:	3418      	addeq	r4, #24
 800d0c2:	e7d3      	b.n	800d06c <_realloc_r+0x124>
 800d0c4:	465b      	mov	r3, fp
 800d0c6:	e7d1      	b.n	800d06c <_realloc_r+0x124>
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	4658      	mov	r0, fp
 800d0cc:	f7ff fbee 	bl	800c8ac <memmove>
 800d0d0:	e7d2      	b.n	800d078 <_realloc_r+0x130>
 800d0d2:	45b8      	cmp	r8, r7
 800d0d4:	dc54      	bgt.n	800d180 <_realloc_r+0x238>
 800d0d6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d0da:	4628      	mov	r0, r5
 800d0dc:	60da      	str	r2, [r3, #12]
 800d0de:	6093      	str	r3, [r2, #8]
 800d0e0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d0e4:	68eb      	ldr	r3, [r5, #12]
 800d0e6:	60d3      	str	r3, [r2, #12]
 800d0e8:	609a      	str	r2, [r3, #8]
 800d0ea:	1f32      	subs	r2, r6, #4
 800d0ec:	2a24      	cmp	r2, #36	; 0x24
 800d0ee:	d843      	bhi.n	800d178 <_realloc_r+0x230>
 800d0f0:	2a13      	cmp	r2, #19
 800d0f2:	d908      	bls.n	800d106 <_realloc_r+0x1be>
 800d0f4:	6823      	ldr	r3, [r4, #0]
 800d0f6:	2a1b      	cmp	r2, #27
 800d0f8:	60ab      	str	r3, [r5, #8]
 800d0fa:	6863      	ldr	r3, [r4, #4]
 800d0fc:	60eb      	str	r3, [r5, #12]
 800d0fe:	d828      	bhi.n	800d152 <_realloc_r+0x20a>
 800d100:	3408      	adds	r4, #8
 800d102:	f105 0010 	add.w	r0, r5, #16
 800d106:	6823      	ldr	r3, [r4, #0]
 800d108:	6003      	str	r3, [r0, #0]
 800d10a:	6863      	ldr	r3, [r4, #4]
 800d10c:	6043      	str	r3, [r0, #4]
 800d10e:	68a3      	ldr	r3, [r4, #8]
 800d110:	6083      	str	r3, [r0, #8]
 800d112:	686a      	ldr	r2, [r5, #4]
 800d114:	eba7 0008 	sub.w	r0, r7, r8
 800d118:	280f      	cmp	r0, #15
 800d11a:	f002 0201 	and.w	r2, r2, #1
 800d11e:	eb05 0307 	add.w	r3, r5, r7
 800d122:	f240 80b3 	bls.w	800d28c <_realloc_r+0x344>
 800d126:	eb05 0108 	add.w	r1, r5, r8
 800d12a:	ea48 0202 	orr.w	r2, r8, r2
 800d12e:	f040 0001 	orr.w	r0, r0, #1
 800d132:	606a      	str	r2, [r5, #4]
 800d134:	6048      	str	r0, [r1, #4]
 800d136:	685a      	ldr	r2, [r3, #4]
 800d138:	4648      	mov	r0, r9
 800d13a:	f042 0201 	orr.w	r2, r2, #1
 800d13e:	605a      	str	r2, [r3, #4]
 800d140:	3108      	adds	r1, #8
 800d142:	f7ff f8f9 	bl	800c338 <_free_r>
 800d146:	4648      	mov	r0, r9
 800d148:	f7fb fb1c 	bl	8008784 <__malloc_unlock>
 800d14c:	f105 0b08 	add.w	fp, r5, #8
 800d150:	e716      	b.n	800cf80 <_realloc_r+0x38>
 800d152:	68a3      	ldr	r3, [r4, #8]
 800d154:	2a24      	cmp	r2, #36	; 0x24
 800d156:	612b      	str	r3, [r5, #16]
 800d158:	68e3      	ldr	r3, [r4, #12]
 800d15a:	bf18      	it	ne
 800d15c:	f105 0018 	addne.w	r0, r5, #24
 800d160:	616b      	str	r3, [r5, #20]
 800d162:	bf09      	itett	eq
 800d164:	6923      	ldreq	r3, [r4, #16]
 800d166:	3410      	addne	r4, #16
 800d168:	61ab      	streq	r3, [r5, #24]
 800d16a:	6963      	ldreq	r3, [r4, #20]
 800d16c:	bf02      	ittt	eq
 800d16e:	f105 0020 	addeq.w	r0, r5, #32
 800d172:	61eb      	streq	r3, [r5, #28]
 800d174:	3418      	addeq	r4, #24
 800d176:	e7c6      	b.n	800d106 <_realloc_r+0x1be>
 800d178:	4621      	mov	r1, r4
 800d17a:	f7ff fb97 	bl	800c8ac <memmove>
 800d17e:	e7c8      	b.n	800d112 <_realloc_r+0x1ca>
 800d180:	45d8      	cmp	r8, fp
 800d182:	dc32      	bgt.n	800d1ea <_realloc_r+0x2a2>
 800d184:	4628      	mov	r0, r5
 800d186:	68eb      	ldr	r3, [r5, #12]
 800d188:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d18c:	60d3      	str	r3, [r2, #12]
 800d18e:	609a      	str	r2, [r3, #8]
 800d190:	1f32      	subs	r2, r6, #4
 800d192:	2a24      	cmp	r2, #36	; 0x24
 800d194:	d825      	bhi.n	800d1e2 <_realloc_r+0x29a>
 800d196:	2a13      	cmp	r2, #19
 800d198:	d908      	bls.n	800d1ac <_realloc_r+0x264>
 800d19a:	6823      	ldr	r3, [r4, #0]
 800d19c:	2a1b      	cmp	r2, #27
 800d19e:	60ab      	str	r3, [r5, #8]
 800d1a0:	6863      	ldr	r3, [r4, #4]
 800d1a2:	60eb      	str	r3, [r5, #12]
 800d1a4:	d80a      	bhi.n	800d1bc <_realloc_r+0x274>
 800d1a6:	3408      	adds	r4, #8
 800d1a8:	f105 0010 	add.w	r0, r5, #16
 800d1ac:	6823      	ldr	r3, [r4, #0]
 800d1ae:	6003      	str	r3, [r0, #0]
 800d1b0:	6863      	ldr	r3, [r4, #4]
 800d1b2:	6043      	str	r3, [r0, #4]
 800d1b4:	68a3      	ldr	r3, [r4, #8]
 800d1b6:	6083      	str	r3, [r0, #8]
 800d1b8:	465f      	mov	r7, fp
 800d1ba:	e7aa      	b.n	800d112 <_realloc_r+0x1ca>
 800d1bc:	68a3      	ldr	r3, [r4, #8]
 800d1be:	2a24      	cmp	r2, #36	; 0x24
 800d1c0:	612b      	str	r3, [r5, #16]
 800d1c2:	68e3      	ldr	r3, [r4, #12]
 800d1c4:	bf18      	it	ne
 800d1c6:	f105 0018 	addne.w	r0, r5, #24
 800d1ca:	616b      	str	r3, [r5, #20]
 800d1cc:	bf09      	itett	eq
 800d1ce:	6923      	ldreq	r3, [r4, #16]
 800d1d0:	3410      	addne	r4, #16
 800d1d2:	61ab      	streq	r3, [r5, #24]
 800d1d4:	6963      	ldreq	r3, [r4, #20]
 800d1d6:	bf02      	ittt	eq
 800d1d8:	f105 0020 	addeq.w	r0, r5, #32
 800d1dc:	61eb      	streq	r3, [r5, #28]
 800d1de:	3418      	addeq	r4, #24
 800d1e0:	e7e4      	b.n	800d1ac <_realloc_r+0x264>
 800d1e2:	4621      	mov	r1, r4
 800d1e4:	f7ff fb62 	bl	800c8ac <memmove>
 800d1e8:	e7e6      	b.n	800d1b8 <_realloc_r+0x270>
 800d1ea:	4648      	mov	r0, r9
 800d1ec:	f7fb f87a 	bl	80082e4 <_malloc_r>
 800d1f0:	4683      	mov	fp, r0
 800d1f2:	2800      	cmp	r0, #0
 800d1f4:	f43f af4f 	beq.w	800d096 <_realloc_r+0x14e>
 800d1f8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d1fc:	f1a0 0208 	sub.w	r2, r0, #8
 800d200:	f023 0301 	bic.w	r3, r3, #1
 800d204:	4453      	add	r3, sl
 800d206:	4293      	cmp	r3, r2
 800d208:	d105      	bne.n	800d216 <_realloc_r+0x2ce>
 800d20a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d20e:	f027 0703 	bic.w	r7, r7, #3
 800d212:	4437      	add	r7, r6
 800d214:	e6fa      	b.n	800d00c <_realloc_r+0xc4>
 800d216:	1f32      	subs	r2, r6, #4
 800d218:	2a24      	cmp	r2, #36	; 0x24
 800d21a:	d831      	bhi.n	800d280 <_realloc_r+0x338>
 800d21c:	2a13      	cmp	r2, #19
 800d21e:	d92c      	bls.n	800d27a <_realloc_r+0x332>
 800d220:	6823      	ldr	r3, [r4, #0]
 800d222:	2a1b      	cmp	r2, #27
 800d224:	6003      	str	r3, [r0, #0]
 800d226:	6863      	ldr	r3, [r4, #4]
 800d228:	6043      	str	r3, [r0, #4]
 800d22a:	d811      	bhi.n	800d250 <_realloc_r+0x308>
 800d22c:	f104 0208 	add.w	r2, r4, #8
 800d230:	f100 0308 	add.w	r3, r0, #8
 800d234:	6811      	ldr	r1, [r2, #0]
 800d236:	6019      	str	r1, [r3, #0]
 800d238:	6851      	ldr	r1, [r2, #4]
 800d23a:	6059      	str	r1, [r3, #4]
 800d23c:	6892      	ldr	r2, [r2, #8]
 800d23e:	609a      	str	r2, [r3, #8]
 800d240:	4621      	mov	r1, r4
 800d242:	4648      	mov	r0, r9
 800d244:	f7ff f878 	bl	800c338 <_free_r>
 800d248:	e725      	b.n	800d096 <_realloc_r+0x14e>
 800d24a:	bf00      	nop
 800d24c:	20000478 	.word	0x20000478
 800d250:	68a3      	ldr	r3, [r4, #8]
 800d252:	2a24      	cmp	r2, #36	; 0x24
 800d254:	6083      	str	r3, [r0, #8]
 800d256:	68e3      	ldr	r3, [r4, #12]
 800d258:	bf18      	it	ne
 800d25a:	f104 0210 	addne.w	r2, r4, #16
 800d25e:	60c3      	str	r3, [r0, #12]
 800d260:	bf09      	itett	eq
 800d262:	6923      	ldreq	r3, [r4, #16]
 800d264:	f100 0310 	addne.w	r3, r0, #16
 800d268:	6103      	streq	r3, [r0, #16]
 800d26a:	6961      	ldreq	r1, [r4, #20]
 800d26c:	bf02      	ittt	eq
 800d26e:	f104 0218 	addeq.w	r2, r4, #24
 800d272:	f100 0318 	addeq.w	r3, r0, #24
 800d276:	6141      	streq	r1, [r0, #20]
 800d278:	e7dc      	b.n	800d234 <_realloc_r+0x2ec>
 800d27a:	4603      	mov	r3, r0
 800d27c:	4622      	mov	r2, r4
 800d27e:	e7d9      	b.n	800d234 <_realloc_r+0x2ec>
 800d280:	4621      	mov	r1, r4
 800d282:	f7ff fb13 	bl	800c8ac <memmove>
 800d286:	e7db      	b.n	800d240 <_realloc_r+0x2f8>
 800d288:	4637      	mov	r7, r6
 800d28a:	e6bf      	b.n	800d00c <_realloc_r+0xc4>
 800d28c:	4317      	orrs	r7, r2
 800d28e:	606f      	str	r7, [r5, #4]
 800d290:	685a      	ldr	r2, [r3, #4]
 800d292:	f042 0201 	orr.w	r2, r2, #1
 800d296:	605a      	str	r2, [r3, #4]
 800d298:	e755      	b.n	800d146 <_realloc_r+0x1fe>
 800d29a:	bf00      	nop

0800d29c <frexp>:
 800d29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d29e:	4617      	mov	r7, r2
 800d2a0:	2200      	movs	r2, #0
 800d2a2:	603a      	str	r2, [r7, #0]
 800d2a4:	4a14      	ldr	r2, [pc, #80]	; (800d2f8 <frexp+0x5c>)
 800d2a6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d2aa:	4296      	cmp	r6, r2
 800d2ac:	4604      	mov	r4, r0
 800d2ae:	460d      	mov	r5, r1
 800d2b0:	460b      	mov	r3, r1
 800d2b2:	dc1e      	bgt.n	800d2f2 <frexp+0x56>
 800d2b4:	4602      	mov	r2, r0
 800d2b6:	4332      	orrs	r2, r6
 800d2b8:	d01b      	beq.n	800d2f2 <frexp+0x56>
 800d2ba:	4a10      	ldr	r2, [pc, #64]	; (800d2fc <frexp+0x60>)
 800d2bc:	400a      	ands	r2, r1
 800d2be:	b952      	cbnz	r2, 800d2d6 <frexp+0x3a>
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	4b0f      	ldr	r3, [pc, #60]	; (800d300 <frexp+0x64>)
 800d2c4:	f7f3 f908 	bl	80004d8 <__aeabi_dmul>
 800d2c8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800d2cc:	4604      	mov	r4, r0
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d2d4:	603a      	str	r2, [r7, #0]
 800d2d6:	683a      	ldr	r2, [r7, #0]
 800d2d8:	1536      	asrs	r6, r6, #20
 800d2da:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d2de:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800d2e2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d2e6:	4416      	add	r6, r2
 800d2e8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800d2ec:	603e      	str	r6, [r7, #0]
 800d2ee:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2f8:	7fefffff 	.word	0x7fefffff
 800d2fc:	7ff00000 	.word	0x7ff00000
 800d300:	43500000 	.word	0x43500000

0800d304 <__sread>:
 800d304:	b510      	push	{r4, lr}
 800d306:	460c      	mov	r4, r1
 800d308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d30c:	f000 ffd6 	bl	800e2bc <_read_r>
 800d310:	2800      	cmp	r0, #0
 800d312:	bfab      	itete	ge
 800d314:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800d316:	89a3      	ldrhlt	r3, [r4, #12]
 800d318:	181b      	addge	r3, r3, r0
 800d31a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d31e:	bfac      	ite	ge
 800d320:	6523      	strge	r3, [r4, #80]	; 0x50
 800d322:	81a3      	strhlt	r3, [r4, #12]
 800d324:	bd10      	pop	{r4, pc}

0800d326 <__swrite>:
 800d326:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d32a:	461f      	mov	r7, r3
 800d32c:	898b      	ldrh	r3, [r1, #12]
 800d32e:	4605      	mov	r5, r0
 800d330:	05db      	lsls	r3, r3, #23
 800d332:	460c      	mov	r4, r1
 800d334:	4616      	mov	r6, r2
 800d336:	d505      	bpl.n	800d344 <__swrite+0x1e>
 800d338:	2302      	movs	r3, #2
 800d33a:	2200      	movs	r2, #0
 800d33c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d340:	f000 ff98 	bl	800e274 <_lseek_r>
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	4632      	mov	r2, r6
 800d348:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d34c:	81a3      	strh	r3, [r4, #12]
 800d34e:	4628      	mov	r0, r5
 800d350:	463b      	mov	r3, r7
 800d352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d35a:	f000 bde1 	b.w	800df20 <_write_r>

0800d35e <__sseek>:
 800d35e:	b510      	push	{r4, lr}
 800d360:	460c      	mov	r4, r1
 800d362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d366:	f000 ff85 	bl	800e274 <_lseek_r>
 800d36a:	1c43      	adds	r3, r0, #1
 800d36c:	89a3      	ldrh	r3, [r4, #12]
 800d36e:	bf15      	itete	ne
 800d370:	6520      	strne	r0, [r4, #80]	; 0x50
 800d372:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d376:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d37a:	81a3      	strheq	r3, [r4, #12]
 800d37c:	bf18      	it	ne
 800d37e:	81a3      	strhne	r3, [r4, #12]
 800d380:	bd10      	pop	{r4, pc}

0800d382 <__sclose>:
 800d382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d386:	f000 be69 	b.w	800e05c <_close_r>

0800d38a <strncpy>:
 800d38a:	4603      	mov	r3, r0
 800d38c:	b510      	push	{r4, lr}
 800d38e:	3901      	subs	r1, #1
 800d390:	b132      	cbz	r2, 800d3a0 <strncpy+0x16>
 800d392:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d396:	3a01      	subs	r2, #1
 800d398:	f803 4b01 	strb.w	r4, [r3], #1
 800d39c:	2c00      	cmp	r4, #0
 800d39e:	d1f7      	bne.n	800d390 <strncpy+0x6>
 800d3a0:	2100      	movs	r1, #0
 800d3a2:	441a      	add	r2, r3
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d100      	bne.n	800d3aa <strncpy+0x20>
 800d3a8:	bd10      	pop	{r4, pc}
 800d3aa:	f803 1b01 	strb.w	r1, [r3], #1
 800d3ae:	e7f9      	b.n	800d3a4 <strncpy+0x1a>

0800d3b0 <__ssprint_r>:
 800d3b0:	6893      	ldr	r3, [r2, #8]
 800d3b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b6:	4680      	mov	r8, r0
 800d3b8:	460c      	mov	r4, r1
 800d3ba:	4617      	mov	r7, r2
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d061      	beq.n	800d484 <__ssprint_r+0xd4>
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	469b      	mov	fp, r3
 800d3c4:	f8d2 a000 	ldr.w	sl, [r2]
 800d3c8:	9301      	str	r3, [sp, #4]
 800d3ca:	f1bb 0f00 	cmp.w	fp, #0
 800d3ce:	d02b      	beq.n	800d428 <__ssprint_r+0x78>
 800d3d0:	68a6      	ldr	r6, [r4, #8]
 800d3d2:	45b3      	cmp	fp, r6
 800d3d4:	d342      	bcc.n	800d45c <__ssprint_r+0xac>
 800d3d6:	89a2      	ldrh	r2, [r4, #12]
 800d3d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d3dc:	d03e      	beq.n	800d45c <__ssprint_r+0xac>
 800d3de:	6825      	ldr	r5, [r4, #0]
 800d3e0:	6921      	ldr	r1, [r4, #16]
 800d3e2:	eba5 0901 	sub.w	r9, r5, r1
 800d3e6:	6965      	ldr	r5, [r4, #20]
 800d3e8:	f109 0001 	add.w	r0, r9, #1
 800d3ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d3f4:	106d      	asrs	r5, r5, #1
 800d3f6:	4458      	add	r0, fp
 800d3f8:	4285      	cmp	r5, r0
 800d3fa:	bf38      	it	cc
 800d3fc:	4605      	movcc	r5, r0
 800d3fe:	0553      	lsls	r3, r2, #21
 800d400:	d545      	bpl.n	800d48e <__ssprint_r+0xde>
 800d402:	4629      	mov	r1, r5
 800d404:	4640      	mov	r0, r8
 800d406:	f7fa ff6d 	bl	80082e4 <_malloc_r>
 800d40a:	4606      	mov	r6, r0
 800d40c:	b9a0      	cbnz	r0, 800d438 <__ssprint_r+0x88>
 800d40e:	230c      	movs	r3, #12
 800d410:	f8c8 3000 	str.w	r3, [r8]
 800d414:	89a3      	ldrh	r3, [r4, #12]
 800d416:	f04f 30ff 	mov.w	r0, #4294967295
 800d41a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	2300      	movs	r3, #0
 800d422:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800d426:	e02f      	b.n	800d488 <__ssprint_r+0xd8>
 800d428:	f8da 3000 	ldr.w	r3, [sl]
 800d42c:	f8da b004 	ldr.w	fp, [sl, #4]
 800d430:	9301      	str	r3, [sp, #4]
 800d432:	f10a 0a08 	add.w	sl, sl, #8
 800d436:	e7c8      	b.n	800d3ca <__ssprint_r+0x1a>
 800d438:	464a      	mov	r2, r9
 800d43a:	6921      	ldr	r1, [r4, #16]
 800d43c:	f7ff fa28 	bl	800c890 <memcpy>
 800d440:	89a2      	ldrh	r2, [r4, #12]
 800d442:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800d446:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d44a:	81a2      	strh	r2, [r4, #12]
 800d44c:	6126      	str	r6, [r4, #16]
 800d44e:	444e      	add	r6, r9
 800d450:	6026      	str	r6, [r4, #0]
 800d452:	465e      	mov	r6, fp
 800d454:	6165      	str	r5, [r4, #20]
 800d456:	eba5 0509 	sub.w	r5, r5, r9
 800d45a:	60a5      	str	r5, [r4, #8]
 800d45c:	455e      	cmp	r6, fp
 800d45e:	bf28      	it	cs
 800d460:	465e      	movcs	r6, fp
 800d462:	9901      	ldr	r1, [sp, #4]
 800d464:	4632      	mov	r2, r6
 800d466:	6820      	ldr	r0, [r4, #0]
 800d468:	f7ff fa20 	bl	800c8ac <memmove>
 800d46c:	68a2      	ldr	r2, [r4, #8]
 800d46e:	1b92      	subs	r2, r2, r6
 800d470:	60a2      	str	r2, [r4, #8]
 800d472:	6822      	ldr	r2, [r4, #0]
 800d474:	4432      	add	r2, r6
 800d476:	6022      	str	r2, [r4, #0]
 800d478:	68ba      	ldr	r2, [r7, #8]
 800d47a:	eba2 030b 	sub.w	r3, r2, fp
 800d47e:	60bb      	str	r3, [r7, #8]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d1d1      	bne.n	800d428 <__ssprint_r+0x78>
 800d484:	2000      	movs	r0, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	b003      	add	sp, #12
 800d48a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d48e:	462a      	mov	r2, r5
 800d490:	4640      	mov	r0, r8
 800d492:	f7ff fd59 	bl	800cf48 <_realloc_r>
 800d496:	4606      	mov	r6, r0
 800d498:	2800      	cmp	r0, #0
 800d49a:	d1d7      	bne.n	800d44c <__ssprint_r+0x9c>
 800d49c:	4640      	mov	r0, r8
 800d49e:	6921      	ldr	r1, [r4, #16]
 800d4a0:	f7fe ff4a 	bl	800c338 <_free_r>
 800d4a4:	e7b3      	b.n	800d40e <__ssprint_r+0x5e>

0800d4a6 <__sprint_r>:
 800d4a6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4aa:	6893      	ldr	r3, [r2, #8]
 800d4ac:	4680      	mov	r8, r0
 800d4ae:	460f      	mov	r7, r1
 800d4b0:	4614      	mov	r4, r2
 800d4b2:	b91b      	cbnz	r3, 800d4bc <__sprint_r+0x16>
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	6053      	str	r3, [r2, #4]
 800d4b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d4be:	049d      	lsls	r5, r3, #18
 800d4c0:	d520      	bpl.n	800d504 <__sprint_r+0x5e>
 800d4c2:	6815      	ldr	r5, [r2, #0]
 800d4c4:	3508      	adds	r5, #8
 800d4c6:	f04f 0900 	mov.w	r9, #0
 800d4ca:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800d4ce:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800d4d2:	45ca      	cmp	sl, r9
 800d4d4:	dc0b      	bgt.n	800d4ee <__sprint_r+0x48>
 800d4d6:	68a0      	ldr	r0, [r4, #8]
 800d4d8:	f026 0603 	bic.w	r6, r6, #3
 800d4dc:	1b80      	subs	r0, r0, r6
 800d4de:	60a0      	str	r0, [r4, #8]
 800d4e0:	3508      	adds	r5, #8
 800d4e2:	2800      	cmp	r0, #0
 800d4e4:	d1ef      	bne.n	800d4c6 <__sprint_r+0x20>
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800d4ec:	e7e4      	b.n	800d4b8 <__sprint_r+0x12>
 800d4ee:	463a      	mov	r2, r7
 800d4f0:	4640      	mov	r0, r8
 800d4f2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800d4f6:	f000 fe6c 	bl	800e1d2 <_fputwc_r>
 800d4fa:	1c43      	adds	r3, r0, #1
 800d4fc:	d0f3      	beq.n	800d4e6 <__sprint_r+0x40>
 800d4fe:	f109 0901 	add.w	r9, r9, #1
 800d502:	e7e6      	b.n	800d4d2 <__sprint_r+0x2c>
 800d504:	f7fe ffd8 	bl	800c4b8 <__sfvwrite_r>
 800d508:	e7ed      	b.n	800d4e6 <__sprint_r+0x40>
	...

0800d50c <_vfiprintf_r>:
 800d50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d510:	b0bb      	sub	sp, #236	; 0xec
 800d512:	460f      	mov	r7, r1
 800d514:	461d      	mov	r5, r3
 800d516:	461c      	mov	r4, r3
 800d518:	4681      	mov	r9, r0
 800d51a:	9202      	str	r2, [sp, #8]
 800d51c:	b118      	cbz	r0, 800d526 <_vfiprintf_r+0x1a>
 800d51e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800d520:	b90b      	cbnz	r3, 800d526 <_vfiprintf_r+0x1a>
 800d522:	f7fe fe79 	bl	800c218 <__sinit>
 800d526:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d528:	07d8      	lsls	r0, r3, #31
 800d52a:	d405      	bmi.n	800d538 <_vfiprintf_r+0x2c>
 800d52c:	89bb      	ldrh	r3, [r7, #12]
 800d52e:	0599      	lsls	r1, r3, #22
 800d530:	d402      	bmi.n	800d538 <_vfiprintf_r+0x2c>
 800d532:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d534:	f7ff f930 	bl	800c798 <__retarget_lock_acquire_recursive>
 800d538:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d53c:	049a      	lsls	r2, r3, #18
 800d53e:	d406      	bmi.n	800d54e <_vfiprintf_r+0x42>
 800d540:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800d544:	81bb      	strh	r3, [r7, #12]
 800d546:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d548:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d54c:	667b      	str	r3, [r7, #100]	; 0x64
 800d54e:	89bb      	ldrh	r3, [r7, #12]
 800d550:	071e      	lsls	r6, r3, #28
 800d552:	d501      	bpl.n	800d558 <_vfiprintf_r+0x4c>
 800d554:	693b      	ldr	r3, [r7, #16]
 800d556:	b9ab      	cbnz	r3, 800d584 <_vfiprintf_r+0x78>
 800d558:	4639      	mov	r1, r7
 800d55a:	4648      	mov	r0, r9
 800d55c:	f7fd feae 	bl	800b2bc <__swsetup_r>
 800d560:	b180      	cbz	r0, 800d584 <_vfiprintf_r+0x78>
 800d562:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d564:	07d8      	lsls	r0, r3, #31
 800d566:	d506      	bpl.n	800d576 <_vfiprintf_r+0x6a>
 800d568:	f04f 33ff 	mov.w	r3, #4294967295
 800d56c:	9303      	str	r3, [sp, #12]
 800d56e:	9803      	ldr	r0, [sp, #12]
 800d570:	b03b      	add	sp, #236	; 0xec
 800d572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d576:	89bb      	ldrh	r3, [r7, #12]
 800d578:	0599      	lsls	r1, r3, #22
 800d57a:	d4f5      	bmi.n	800d568 <_vfiprintf_r+0x5c>
 800d57c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d57e:	f7ff f90c 	bl	800c79a <__retarget_lock_release_recursive>
 800d582:	e7f1      	b.n	800d568 <_vfiprintf_r+0x5c>
 800d584:	89bb      	ldrh	r3, [r7, #12]
 800d586:	f003 021a 	and.w	r2, r3, #26
 800d58a:	2a0a      	cmp	r2, #10
 800d58c:	d113      	bne.n	800d5b6 <_vfiprintf_r+0xaa>
 800d58e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800d592:	2a00      	cmp	r2, #0
 800d594:	db0f      	blt.n	800d5b6 <_vfiprintf_r+0xaa>
 800d596:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d598:	07d2      	lsls	r2, r2, #31
 800d59a:	d404      	bmi.n	800d5a6 <_vfiprintf_r+0x9a>
 800d59c:	059e      	lsls	r6, r3, #22
 800d59e:	d402      	bmi.n	800d5a6 <_vfiprintf_r+0x9a>
 800d5a0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800d5a2:	f7ff f8fa 	bl	800c79a <__retarget_lock_release_recursive>
 800d5a6:	462b      	mov	r3, r5
 800d5a8:	4639      	mov	r1, r7
 800d5aa:	4648      	mov	r0, r9
 800d5ac:	9a02      	ldr	r2, [sp, #8]
 800d5ae:	f000 fc2d 	bl	800de0c <__sbprintf>
 800d5b2:	9003      	str	r0, [sp, #12]
 800d5b4:	e7db      	b.n	800d56e <_vfiprintf_r+0x62>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800d5bc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800d5c0:	ae11      	add	r6, sp, #68	; 0x44
 800d5c2:	960e      	str	r6, [sp, #56]	; 0x38
 800d5c4:	9308      	str	r3, [sp, #32]
 800d5c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d5c8:	9303      	str	r3, [sp, #12]
 800d5ca:	9b02      	ldr	r3, [sp, #8]
 800d5cc:	461d      	mov	r5, r3
 800d5ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5d2:	b10a      	cbz	r2, 800d5d8 <_vfiprintf_r+0xcc>
 800d5d4:	2a25      	cmp	r2, #37	; 0x25
 800d5d6:	d1f9      	bne.n	800d5cc <_vfiprintf_r+0xc0>
 800d5d8:	9b02      	ldr	r3, [sp, #8]
 800d5da:	ebb5 0803 	subs.w	r8, r5, r3
 800d5de:	d00d      	beq.n	800d5fc <_vfiprintf_r+0xf0>
 800d5e0:	e9c6 3800 	strd	r3, r8, [r6]
 800d5e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d5e6:	4443      	add	r3, r8
 800d5e8:	9310      	str	r3, [sp, #64]	; 0x40
 800d5ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	2b07      	cmp	r3, #7
 800d5f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5f2:	dc75      	bgt.n	800d6e0 <_vfiprintf_r+0x1d4>
 800d5f4:	3608      	adds	r6, #8
 800d5f6:	9b03      	ldr	r3, [sp, #12]
 800d5f8:	4443      	add	r3, r8
 800d5fa:	9303      	str	r3, [sp, #12]
 800d5fc:	782b      	ldrb	r3, [r5, #0]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	f000 83c6 	beq.w	800dd90 <_vfiprintf_r+0x884>
 800d604:	2300      	movs	r3, #0
 800d606:	f04f 31ff 	mov.w	r1, #4294967295
 800d60a:	469a      	mov	sl, r3
 800d60c:	1c6a      	adds	r2, r5, #1
 800d60e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d612:	9101      	str	r1, [sp, #4]
 800d614:	9304      	str	r3, [sp, #16]
 800d616:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d61a:	9202      	str	r2, [sp, #8]
 800d61c:	f1a3 0220 	sub.w	r2, r3, #32
 800d620:	2a5a      	cmp	r2, #90	; 0x5a
 800d622:	f200 830e 	bhi.w	800dc42 <_vfiprintf_r+0x736>
 800d626:	e8df f012 	tbh	[pc, r2, lsl #1]
 800d62a:	0098      	.short	0x0098
 800d62c:	030c030c 	.word	0x030c030c
 800d630:	030c00a0 	.word	0x030c00a0
 800d634:	030c030c 	.word	0x030c030c
 800d638:	030c0080 	.word	0x030c0080
 800d63c:	00a3030c 	.word	0x00a3030c
 800d640:	030c00ad 	.word	0x030c00ad
 800d644:	00af00aa 	.word	0x00af00aa
 800d648:	00ca030c 	.word	0x00ca030c
 800d64c:	00cd00cd 	.word	0x00cd00cd
 800d650:	00cd00cd 	.word	0x00cd00cd
 800d654:	00cd00cd 	.word	0x00cd00cd
 800d658:	00cd00cd 	.word	0x00cd00cd
 800d65c:	030c00cd 	.word	0x030c00cd
 800d660:	030c030c 	.word	0x030c030c
 800d664:	030c030c 	.word	0x030c030c
 800d668:	030c030c 	.word	0x030c030c
 800d66c:	030c030c 	.word	0x030c030c
 800d670:	010500f7 	.word	0x010500f7
 800d674:	030c030c 	.word	0x030c030c
 800d678:	030c030c 	.word	0x030c030c
 800d67c:	030c030c 	.word	0x030c030c
 800d680:	030c030c 	.word	0x030c030c
 800d684:	030c030c 	.word	0x030c030c
 800d688:	030c014b 	.word	0x030c014b
 800d68c:	030c030c 	.word	0x030c030c
 800d690:	030c0191 	.word	0x030c0191
 800d694:	030c026f 	.word	0x030c026f
 800d698:	028d030c 	.word	0x028d030c
 800d69c:	030c030c 	.word	0x030c030c
 800d6a0:	030c030c 	.word	0x030c030c
 800d6a4:	030c030c 	.word	0x030c030c
 800d6a8:	030c030c 	.word	0x030c030c
 800d6ac:	030c030c 	.word	0x030c030c
 800d6b0:	010700f7 	.word	0x010700f7
 800d6b4:	030c030c 	.word	0x030c030c
 800d6b8:	00dd030c 	.word	0x00dd030c
 800d6bc:	00f10107 	.word	0x00f10107
 800d6c0:	00ea030c 	.word	0x00ea030c
 800d6c4:	012e030c 	.word	0x012e030c
 800d6c8:	0180014d 	.word	0x0180014d
 800d6cc:	030c00f1 	.word	0x030c00f1
 800d6d0:	00960191 	.word	0x00960191
 800d6d4:	030c0271 	.word	0x030c0271
 800d6d8:	0065030c 	.word	0x0065030c
 800d6dc:	0096030c 	.word	0x0096030c
 800d6e0:	4639      	mov	r1, r7
 800d6e2:	4648      	mov	r0, r9
 800d6e4:	aa0e      	add	r2, sp, #56	; 0x38
 800d6e6:	f7ff fede 	bl	800d4a6 <__sprint_r>
 800d6ea:	2800      	cmp	r0, #0
 800d6ec:	f040 832f 	bne.w	800dd4e <_vfiprintf_r+0x842>
 800d6f0:	ae11      	add	r6, sp, #68	; 0x44
 800d6f2:	e780      	b.n	800d5f6 <_vfiprintf_r+0xea>
 800d6f4:	4a94      	ldr	r2, [pc, #592]	; (800d948 <_vfiprintf_r+0x43c>)
 800d6f6:	f01a 0f20 	tst.w	sl, #32
 800d6fa:	9206      	str	r2, [sp, #24]
 800d6fc:	f000 8224 	beq.w	800db48 <_vfiprintf_r+0x63c>
 800d700:	3407      	adds	r4, #7
 800d702:	f024 0b07 	bic.w	fp, r4, #7
 800d706:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d70a:	f01a 0f01 	tst.w	sl, #1
 800d70e:	d009      	beq.n	800d724 <_vfiprintf_r+0x218>
 800d710:	ea54 0205 	orrs.w	r2, r4, r5
 800d714:	bf1f      	itttt	ne
 800d716:	2230      	movne	r2, #48	; 0x30
 800d718:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800d71c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800d720:	f04a 0a02 	orrne.w	sl, sl, #2
 800d724:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d728:	e10b      	b.n	800d942 <_vfiprintf_r+0x436>
 800d72a:	4648      	mov	r0, r9
 800d72c:	f7ff f82e 	bl	800c78c <_localeconv_r>
 800d730:	6843      	ldr	r3, [r0, #4]
 800d732:	4618      	mov	r0, r3
 800d734:	930a      	str	r3, [sp, #40]	; 0x28
 800d736:	f7f2 fd0b 	bl	8000150 <strlen>
 800d73a:	9008      	str	r0, [sp, #32]
 800d73c:	4648      	mov	r0, r9
 800d73e:	f7ff f825 	bl	800c78c <_localeconv_r>
 800d742:	6883      	ldr	r3, [r0, #8]
 800d744:	9307      	str	r3, [sp, #28]
 800d746:	9b08      	ldr	r3, [sp, #32]
 800d748:	b12b      	cbz	r3, 800d756 <_vfiprintf_r+0x24a>
 800d74a:	9b07      	ldr	r3, [sp, #28]
 800d74c:	b11b      	cbz	r3, 800d756 <_vfiprintf_r+0x24a>
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	b10b      	cbz	r3, 800d756 <_vfiprintf_r+0x24a>
 800d752:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800d756:	9a02      	ldr	r2, [sp, #8]
 800d758:	e75d      	b.n	800d616 <_vfiprintf_r+0x10a>
 800d75a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d1f9      	bne.n	800d756 <_vfiprintf_r+0x24a>
 800d762:	2320      	movs	r3, #32
 800d764:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d768:	e7f5      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d76a:	f04a 0a01 	orr.w	sl, sl, #1
 800d76e:	e7f2      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d770:	f854 3b04 	ldr.w	r3, [r4], #4
 800d774:	2b00      	cmp	r3, #0
 800d776:	9304      	str	r3, [sp, #16]
 800d778:	daed      	bge.n	800d756 <_vfiprintf_r+0x24a>
 800d77a:	425b      	negs	r3, r3
 800d77c:	9304      	str	r3, [sp, #16]
 800d77e:	f04a 0a04 	orr.w	sl, sl, #4
 800d782:	e7e8      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d784:	232b      	movs	r3, #43	; 0x2b
 800d786:	e7ed      	b.n	800d764 <_vfiprintf_r+0x258>
 800d788:	9a02      	ldr	r2, [sp, #8]
 800d78a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d78e:	2b2a      	cmp	r3, #42	; 0x2a
 800d790:	d112      	bne.n	800d7b8 <_vfiprintf_r+0x2ac>
 800d792:	f854 0b04 	ldr.w	r0, [r4], #4
 800d796:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800d79a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800d79e:	e7da      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d7a0:	200a      	movs	r0, #10
 800d7a2:	9b01      	ldr	r3, [sp, #4]
 800d7a4:	fb00 1303 	mla	r3, r0, r3, r1
 800d7a8:	9301      	str	r3, [sp, #4]
 800d7aa:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d7ae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d7b2:	2909      	cmp	r1, #9
 800d7b4:	d9f4      	bls.n	800d7a0 <_vfiprintf_r+0x294>
 800d7b6:	e730      	b.n	800d61a <_vfiprintf_r+0x10e>
 800d7b8:	2100      	movs	r1, #0
 800d7ba:	9101      	str	r1, [sp, #4]
 800d7bc:	e7f7      	b.n	800d7ae <_vfiprintf_r+0x2a2>
 800d7be:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800d7c2:	e7c8      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d7c4:	2100      	movs	r1, #0
 800d7c6:	9a02      	ldr	r2, [sp, #8]
 800d7c8:	9104      	str	r1, [sp, #16]
 800d7ca:	200a      	movs	r0, #10
 800d7cc:	9904      	ldr	r1, [sp, #16]
 800d7ce:	3b30      	subs	r3, #48	; 0x30
 800d7d0:	fb00 3301 	mla	r3, r0, r1, r3
 800d7d4:	9304      	str	r3, [sp, #16]
 800d7d6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d7da:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800d7de:	2909      	cmp	r1, #9
 800d7e0:	d9f3      	bls.n	800d7ca <_vfiprintf_r+0x2be>
 800d7e2:	e71a      	b.n	800d61a <_vfiprintf_r+0x10e>
 800d7e4:	9b02      	ldr	r3, [sp, #8]
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	2b68      	cmp	r3, #104	; 0x68
 800d7ea:	bf01      	itttt	eq
 800d7ec:	9b02      	ldreq	r3, [sp, #8]
 800d7ee:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800d7f2:	3301      	addeq	r3, #1
 800d7f4:	9302      	streq	r3, [sp, #8]
 800d7f6:	bf18      	it	ne
 800d7f8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800d7fc:	e7ab      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d7fe:	9b02      	ldr	r3, [sp, #8]
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	2b6c      	cmp	r3, #108	; 0x6c
 800d804:	d105      	bne.n	800d812 <_vfiprintf_r+0x306>
 800d806:	9b02      	ldr	r3, [sp, #8]
 800d808:	3301      	adds	r3, #1
 800d80a:	9302      	str	r3, [sp, #8]
 800d80c:	f04a 0a20 	orr.w	sl, sl, #32
 800d810:	e7a1      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d812:	f04a 0a10 	orr.w	sl, sl, #16
 800d816:	e79e      	b.n	800d756 <_vfiprintf_r+0x24a>
 800d818:	46a3      	mov	fp, r4
 800d81a:	2100      	movs	r1, #0
 800d81c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800d820:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800d824:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800d828:	2301      	movs	r3, #1
 800d82a:	460d      	mov	r5, r1
 800d82c:	9301      	str	r3, [sp, #4]
 800d82e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800d832:	e0a0      	b.n	800d976 <_vfiprintf_r+0x46a>
 800d834:	f04a 0a10 	orr.w	sl, sl, #16
 800d838:	f01a 0f20 	tst.w	sl, #32
 800d83c:	d010      	beq.n	800d860 <_vfiprintf_r+0x354>
 800d83e:	3407      	adds	r4, #7
 800d840:	f024 0b07 	bic.w	fp, r4, #7
 800d844:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d848:	2c00      	cmp	r4, #0
 800d84a:	f175 0300 	sbcs.w	r3, r5, #0
 800d84e:	da05      	bge.n	800d85c <_vfiprintf_r+0x350>
 800d850:	232d      	movs	r3, #45	; 0x2d
 800d852:	4264      	negs	r4, r4
 800d854:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d858:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800d85c:	2301      	movs	r3, #1
 800d85e:	e03f      	b.n	800d8e0 <_vfiprintf_r+0x3d4>
 800d860:	f01a 0f10 	tst.w	sl, #16
 800d864:	f104 0b04 	add.w	fp, r4, #4
 800d868:	d002      	beq.n	800d870 <_vfiprintf_r+0x364>
 800d86a:	6824      	ldr	r4, [r4, #0]
 800d86c:	17e5      	asrs	r5, r4, #31
 800d86e:	e7eb      	b.n	800d848 <_vfiprintf_r+0x33c>
 800d870:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d874:	6824      	ldr	r4, [r4, #0]
 800d876:	d001      	beq.n	800d87c <_vfiprintf_r+0x370>
 800d878:	b224      	sxth	r4, r4
 800d87a:	e7f7      	b.n	800d86c <_vfiprintf_r+0x360>
 800d87c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d880:	bf18      	it	ne
 800d882:	b264      	sxtbne	r4, r4
 800d884:	e7f2      	b.n	800d86c <_vfiprintf_r+0x360>
 800d886:	f01a 0f20 	tst.w	sl, #32
 800d88a:	f854 3b04 	ldr.w	r3, [r4], #4
 800d88e:	d005      	beq.n	800d89c <_vfiprintf_r+0x390>
 800d890:	9a03      	ldr	r2, [sp, #12]
 800d892:	4610      	mov	r0, r2
 800d894:	17d1      	asrs	r1, r2, #31
 800d896:	e9c3 0100 	strd	r0, r1, [r3]
 800d89a:	e696      	b.n	800d5ca <_vfiprintf_r+0xbe>
 800d89c:	f01a 0f10 	tst.w	sl, #16
 800d8a0:	d002      	beq.n	800d8a8 <_vfiprintf_r+0x39c>
 800d8a2:	9a03      	ldr	r2, [sp, #12]
 800d8a4:	601a      	str	r2, [r3, #0]
 800d8a6:	e690      	b.n	800d5ca <_vfiprintf_r+0xbe>
 800d8a8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d8ac:	d002      	beq.n	800d8b4 <_vfiprintf_r+0x3a8>
 800d8ae:	9a03      	ldr	r2, [sp, #12]
 800d8b0:	801a      	strh	r2, [r3, #0]
 800d8b2:	e68a      	b.n	800d5ca <_vfiprintf_r+0xbe>
 800d8b4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d8b8:	d0f3      	beq.n	800d8a2 <_vfiprintf_r+0x396>
 800d8ba:	9a03      	ldr	r2, [sp, #12]
 800d8bc:	701a      	strb	r2, [r3, #0]
 800d8be:	e684      	b.n	800d5ca <_vfiprintf_r+0xbe>
 800d8c0:	f04a 0a10 	orr.w	sl, sl, #16
 800d8c4:	f01a 0f20 	tst.w	sl, #32
 800d8c8:	d01d      	beq.n	800d906 <_vfiprintf_r+0x3fa>
 800d8ca:	3407      	adds	r4, #7
 800d8cc:	f024 0b07 	bic.w	fp, r4, #7
 800d8d0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800d8da:	2200      	movs	r2, #0
 800d8dc:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800d8e0:	9a01      	ldr	r2, [sp, #4]
 800d8e2:	3201      	adds	r2, #1
 800d8e4:	f000 8261 	beq.w	800ddaa <_vfiprintf_r+0x89e>
 800d8e8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800d8ec:	9205      	str	r2, [sp, #20]
 800d8ee:	ea54 0205 	orrs.w	r2, r4, r5
 800d8f2:	f040 8260 	bne.w	800ddb6 <_vfiprintf_r+0x8aa>
 800d8f6:	9a01      	ldr	r2, [sp, #4]
 800d8f8:	2a00      	cmp	r2, #0
 800d8fa:	f000 8197 	beq.w	800dc2c <_vfiprintf_r+0x720>
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	f040 825c 	bne.w	800ddbc <_vfiprintf_r+0x8b0>
 800d904:	e136      	b.n	800db74 <_vfiprintf_r+0x668>
 800d906:	f01a 0f10 	tst.w	sl, #16
 800d90a:	f104 0b04 	add.w	fp, r4, #4
 800d90e:	d001      	beq.n	800d914 <_vfiprintf_r+0x408>
 800d910:	6824      	ldr	r4, [r4, #0]
 800d912:	e003      	b.n	800d91c <_vfiprintf_r+0x410>
 800d914:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d918:	d002      	beq.n	800d920 <_vfiprintf_r+0x414>
 800d91a:	8824      	ldrh	r4, [r4, #0]
 800d91c:	2500      	movs	r5, #0
 800d91e:	e7d9      	b.n	800d8d4 <_vfiprintf_r+0x3c8>
 800d920:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d924:	d0f4      	beq.n	800d910 <_vfiprintf_r+0x404>
 800d926:	7824      	ldrb	r4, [r4, #0]
 800d928:	e7f8      	b.n	800d91c <_vfiprintf_r+0x410>
 800d92a:	f647 0330 	movw	r3, #30768	; 0x7830
 800d92e:	46a3      	mov	fp, r4
 800d930:	2500      	movs	r5, #0
 800d932:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800d936:	4b04      	ldr	r3, [pc, #16]	; (800d948 <_vfiprintf_r+0x43c>)
 800d938:	f85b 4b04 	ldr.w	r4, [fp], #4
 800d93c:	f04a 0a02 	orr.w	sl, sl, #2
 800d940:	9306      	str	r3, [sp, #24]
 800d942:	2302      	movs	r3, #2
 800d944:	e7c9      	b.n	800d8da <_vfiprintf_r+0x3ce>
 800d946:	bf00      	nop
 800d948:	0800fbbc 	.word	0x0800fbbc
 800d94c:	46a3      	mov	fp, r4
 800d94e:	2500      	movs	r5, #0
 800d950:	9b01      	ldr	r3, [sp, #4]
 800d952:	f85b 8b04 	ldr.w	r8, [fp], #4
 800d956:	1c5c      	adds	r4, r3, #1
 800d958:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800d95c:	f000 80cf 	beq.w	800dafe <_vfiprintf_r+0x5f2>
 800d960:	461a      	mov	r2, r3
 800d962:	4629      	mov	r1, r5
 800d964:	4640      	mov	r0, r8
 800d966:	f7fe ff85 	bl	800c874 <memchr>
 800d96a:	2800      	cmp	r0, #0
 800d96c:	f000 8173 	beq.w	800dc56 <_vfiprintf_r+0x74a>
 800d970:	eba0 0308 	sub.w	r3, r0, r8
 800d974:	9301      	str	r3, [sp, #4]
 800d976:	9b01      	ldr	r3, [sp, #4]
 800d978:	42ab      	cmp	r3, r5
 800d97a:	bfb8      	it	lt
 800d97c:	462b      	movlt	r3, r5
 800d97e:	9305      	str	r3, [sp, #20]
 800d980:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d984:	b113      	cbz	r3, 800d98c <_vfiprintf_r+0x480>
 800d986:	9b05      	ldr	r3, [sp, #20]
 800d988:	3301      	adds	r3, #1
 800d98a:	9305      	str	r3, [sp, #20]
 800d98c:	f01a 0302 	ands.w	r3, sl, #2
 800d990:	9309      	str	r3, [sp, #36]	; 0x24
 800d992:	bf1e      	ittt	ne
 800d994:	9b05      	ldrne	r3, [sp, #20]
 800d996:	3302      	addne	r3, #2
 800d998:	9305      	strne	r3, [sp, #20]
 800d99a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800d99e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d9a0:	d11f      	bne.n	800d9e2 <_vfiprintf_r+0x4d6>
 800d9a2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800d9a6:	1a9c      	subs	r4, r3, r2
 800d9a8:	2c00      	cmp	r4, #0
 800d9aa:	dd1a      	ble.n	800d9e2 <_vfiprintf_r+0x4d6>
 800d9ac:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800d9b0:	48b4      	ldr	r0, [pc, #720]	; (800dc84 <_vfiprintf_r+0x778>)
 800d9b2:	2c10      	cmp	r4, #16
 800d9b4:	f103 0301 	add.w	r3, r3, #1
 800d9b8:	f106 0108 	add.w	r1, r6, #8
 800d9bc:	6030      	str	r0, [r6, #0]
 800d9be:	f300 814c 	bgt.w	800dc5a <_vfiprintf_r+0x74e>
 800d9c2:	6074      	str	r4, [r6, #4]
 800d9c4:	2b07      	cmp	r3, #7
 800d9c6:	4414      	add	r4, r2
 800d9c8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800d9cc:	f340 8157 	ble.w	800dc7e <_vfiprintf_r+0x772>
 800d9d0:	4639      	mov	r1, r7
 800d9d2:	4648      	mov	r0, r9
 800d9d4:	aa0e      	add	r2, sp, #56	; 0x38
 800d9d6:	f7ff fd66 	bl	800d4a6 <__sprint_r>
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	f040 81b7 	bne.w	800dd4e <_vfiprintf_r+0x842>
 800d9e0:	ae11      	add	r6, sp, #68	; 0x44
 800d9e2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d9e6:	b173      	cbz	r3, 800da06 <_vfiprintf_r+0x4fa>
 800d9e8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800d9ec:	6032      	str	r2, [r6, #0]
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9f2:	6072      	str	r2, [r6, #4]
 800d9f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	3201      	adds	r2, #1
 800d9fa:	2b07      	cmp	r3, #7
 800d9fc:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800da00:	f300 8146 	bgt.w	800dc90 <_vfiprintf_r+0x784>
 800da04:	3608      	adds	r6, #8
 800da06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da08:	b16b      	cbz	r3, 800da26 <_vfiprintf_r+0x51a>
 800da0a:	aa0d      	add	r2, sp, #52	; 0x34
 800da0c:	6032      	str	r2, [r6, #0]
 800da0e:	2202      	movs	r2, #2
 800da10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da12:	6072      	str	r2, [r6, #4]
 800da14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800da16:	3301      	adds	r3, #1
 800da18:	3202      	adds	r2, #2
 800da1a:	2b07      	cmp	r3, #7
 800da1c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800da20:	f300 813f 	bgt.w	800dca2 <_vfiprintf_r+0x796>
 800da24:	3608      	adds	r6, #8
 800da26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da28:	2b80      	cmp	r3, #128	; 0x80
 800da2a:	d11f      	bne.n	800da6c <_vfiprintf_r+0x560>
 800da2c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800da30:	1a9c      	subs	r4, r3, r2
 800da32:	2c00      	cmp	r4, #0
 800da34:	dd1a      	ble.n	800da6c <_vfiprintf_r+0x560>
 800da36:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800da3a:	4893      	ldr	r0, [pc, #588]	; (800dc88 <_vfiprintf_r+0x77c>)
 800da3c:	2c10      	cmp	r4, #16
 800da3e:	f103 0301 	add.w	r3, r3, #1
 800da42:	f106 0108 	add.w	r1, r6, #8
 800da46:	6030      	str	r0, [r6, #0]
 800da48:	f300 8134 	bgt.w	800dcb4 <_vfiprintf_r+0x7a8>
 800da4c:	6074      	str	r4, [r6, #4]
 800da4e:	2b07      	cmp	r3, #7
 800da50:	4414      	add	r4, r2
 800da52:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800da56:	f340 813f 	ble.w	800dcd8 <_vfiprintf_r+0x7cc>
 800da5a:	4639      	mov	r1, r7
 800da5c:	4648      	mov	r0, r9
 800da5e:	aa0e      	add	r2, sp, #56	; 0x38
 800da60:	f7ff fd21 	bl	800d4a6 <__sprint_r>
 800da64:	2800      	cmp	r0, #0
 800da66:	f040 8172 	bne.w	800dd4e <_vfiprintf_r+0x842>
 800da6a:	ae11      	add	r6, sp, #68	; 0x44
 800da6c:	9b01      	ldr	r3, [sp, #4]
 800da6e:	1aec      	subs	r4, r5, r3
 800da70:	2c00      	cmp	r4, #0
 800da72:	dd1a      	ble.n	800daaa <_vfiprintf_r+0x59e>
 800da74:	4d84      	ldr	r5, [pc, #528]	; (800dc88 <_vfiprintf_r+0x77c>)
 800da76:	2c10      	cmp	r4, #16
 800da78:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800da7c:	f106 0208 	add.w	r2, r6, #8
 800da80:	f103 0301 	add.w	r3, r3, #1
 800da84:	6035      	str	r5, [r6, #0]
 800da86:	f300 8129 	bgt.w	800dcdc <_vfiprintf_r+0x7d0>
 800da8a:	6074      	str	r4, [r6, #4]
 800da8c:	2b07      	cmp	r3, #7
 800da8e:	440c      	add	r4, r1
 800da90:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800da94:	f340 8133 	ble.w	800dcfe <_vfiprintf_r+0x7f2>
 800da98:	4639      	mov	r1, r7
 800da9a:	4648      	mov	r0, r9
 800da9c:	aa0e      	add	r2, sp, #56	; 0x38
 800da9e:	f7ff fd02 	bl	800d4a6 <__sprint_r>
 800daa2:	2800      	cmp	r0, #0
 800daa4:	f040 8153 	bne.w	800dd4e <_vfiprintf_r+0x842>
 800daa8:	ae11      	add	r6, sp, #68	; 0x44
 800daaa:	9b01      	ldr	r3, [sp, #4]
 800daac:	9810      	ldr	r0, [sp, #64]	; 0x40
 800daae:	6073      	str	r3, [r6, #4]
 800dab0:	4418      	add	r0, r3
 800dab2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dab4:	f8c6 8000 	str.w	r8, [r6]
 800dab8:	3301      	adds	r3, #1
 800daba:	2b07      	cmp	r3, #7
 800dabc:	9010      	str	r0, [sp, #64]	; 0x40
 800dabe:	930f      	str	r3, [sp, #60]	; 0x3c
 800dac0:	f300 811f 	bgt.w	800dd02 <_vfiprintf_r+0x7f6>
 800dac4:	f106 0308 	add.w	r3, r6, #8
 800dac8:	f01a 0f04 	tst.w	sl, #4
 800dacc:	f040 8121 	bne.w	800dd12 <_vfiprintf_r+0x806>
 800dad0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800dad4:	9905      	ldr	r1, [sp, #20]
 800dad6:	428a      	cmp	r2, r1
 800dad8:	bfac      	ite	ge
 800dada:	189b      	addge	r3, r3, r2
 800dadc:	185b      	addlt	r3, r3, r1
 800dade:	9303      	str	r3, [sp, #12]
 800dae0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dae2:	b13b      	cbz	r3, 800daf4 <_vfiprintf_r+0x5e8>
 800dae4:	4639      	mov	r1, r7
 800dae6:	4648      	mov	r0, r9
 800dae8:	aa0e      	add	r2, sp, #56	; 0x38
 800daea:	f7ff fcdc 	bl	800d4a6 <__sprint_r>
 800daee:	2800      	cmp	r0, #0
 800daf0:	f040 812d 	bne.w	800dd4e <_vfiprintf_r+0x842>
 800daf4:	2300      	movs	r3, #0
 800daf6:	465c      	mov	r4, fp
 800daf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dafa:	ae11      	add	r6, sp, #68	; 0x44
 800dafc:	e565      	b.n	800d5ca <_vfiprintf_r+0xbe>
 800dafe:	4640      	mov	r0, r8
 800db00:	f7f2 fb26 	bl	8000150 <strlen>
 800db04:	9001      	str	r0, [sp, #4]
 800db06:	e736      	b.n	800d976 <_vfiprintf_r+0x46a>
 800db08:	f04a 0a10 	orr.w	sl, sl, #16
 800db0c:	f01a 0f20 	tst.w	sl, #32
 800db10:	d006      	beq.n	800db20 <_vfiprintf_r+0x614>
 800db12:	3407      	adds	r4, #7
 800db14:	f024 0b07 	bic.w	fp, r4, #7
 800db18:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800db1c:	2301      	movs	r3, #1
 800db1e:	e6dc      	b.n	800d8da <_vfiprintf_r+0x3ce>
 800db20:	f01a 0f10 	tst.w	sl, #16
 800db24:	f104 0b04 	add.w	fp, r4, #4
 800db28:	d001      	beq.n	800db2e <_vfiprintf_r+0x622>
 800db2a:	6824      	ldr	r4, [r4, #0]
 800db2c:	e003      	b.n	800db36 <_vfiprintf_r+0x62a>
 800db2e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800db32:	d002      	beq.n	800db3a <_vfiprintf_r+0x62e>
 800db34:	8824      	ldrh	r4, [r4, #0]
 800db36:	2500      	movs	r5, #0
 800db38:	e7f0      	b.n	800db1c <_vfiprintf_r+0x610>
 800db3a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800db3e:	d0f4      	beq.n	800db2a <_vfiprintf_r+0x61e>
 800db40:	7824      	ldrb	r4, [r4, #0]
 800db42:	e7f8      	b.n	800db36 <_vfiprintf_r+0x62a>
 800db44:	4a51      	ldr	r2, [pc, #324]	; (800dc8c <_vfiprintf_r+0x780>)
 800db46:	e5d6      	b.n	800d6f6 <_vfiprintf_r+0x1ea>
 800db48:	f01a 0f10 	tst.w	sl, #16
 800db4c:	f104 0b04 	add.w	fp, r4, #4
 800db50:	d001      	beq.n	800db56 <_vfiprintf_r+0x64a>
 800db52:	6824      	ldr	r4, [r4, #0]
 800db54:	e003      	b.n	800db5e <_vfiprintf_r+0x652>
 800db56:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800db5a:	d002      	beq.n	800db62 <_vfiprintf_r+0x656>
 800db5c:	8824      	ldrh	r4, [r4, #0]
 800db5e:	2500      	movs	r5, #0
 800db60:	e5d3      	b.n	800d70a <_vfiprintf_r+0x1fe>
 800db62:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800db66:	d0f4      	beq.n	800db52 <_vfiprintf_r+0x646>
 800db68:	7824      	ldrb	r4, [r4, #0]
 800db6a:	e7f8      	b.n	800db5e <_vfiprintf_r+0x652>
 800db6c:	2d00      	cmp	r5, #0
 800db6e:	bf08      	it	eq
 800db70:	2c0a      	cmpeq	r4, #10
 800db72:	d205      	bcs.n	800db80 <_vfiprintf_r+0x674>
 800db74:	3430      	adds	r4, #48	; 0x30
 800db76:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800db7a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800db7e:	e13b      	b.n	800ddf8 <_vfiprintf_r+0x8ec>
 800db80:	f04f 0a00 	mov.w	sl, #0
 800db84:	ab3a      	add	r3, sp, #232	; 0xe8
 800db86:	9309      	str	r3, [sp, #36]	; 0x24
 800db88:	9b05      	ldr	r3, [sp, #20]
 800db8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800db8e:	930b      	str	r3, [sp, #44]	; 0x2c
 800db90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db92:	220a      	movs	r2, #10
 800db94:	4620      	mov	r0, r4
 800db96:	4629      	mov	r1, r5
 800db98:	f103 38ff 	add.w	r8, r3, #4294967295
 800db9c:	2300      	movs	r3, #0
 800db9e:	f7f3 f997 	bl	8000ed0 <__aeabi_uldivmod>
 800dba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dba4:	3230      	adds	r2, #48	; 0x30
 800dba6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800dbaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbac:	f10a 0a01 	add.w	sl, sl, #1
 800dbb0:	b1d3      	cbz	r3, 800dbe8 <_vfiprintf_r+0x6dc>
 800dbb2:	9b07      	ldr	r3, [sp, #28]
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	4553      	cmp	r3, sl
 800dbb8:	d116      	bne.n	800dbe8 <_vfiprintf_r+0x6dc>
 800dbba:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800dbbe:	d013      	beq.n	800dbe8 <_vfiprintf_r+0x6dc>
 800dbc0:	2d00      	cmp	r5, #0
 800dbc2:	bf08      	it	eq
 800dbc4:	2c0a      	cmpeq	r4, #10
 800dbc6:	d30f      	bcc.n	800dbe8 <_vfiprintf_r+0x6dc>
 800dbc8:	9b08      	ldr	r3, [sp, #32]
 800dbca:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dbcc:	eba8 0803 	sub.w	r8, r8, r3
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	4640      	mov	r0, r8
 800dbd4:	f7ff fbd9 	bl	800d38a <strncpy>
 800dbd8:	9b07      	ldr	r3, [sp, #28]
 800dbda:	785b      	ldrb	r3, [r3, #1]
 800dbdc:	b1a3      	cbz	r3, 800dc08 <_vfiprintf_r+0x6fc>
 800dbde:	f04f 0a00 	mov.w	sl, #0
 800dbe2:	9b07      	ldr	r3, [sp, #28]
 800dbe4:	3301      	adds	r3, #1
 800dbe6:	9307      	str	r3, [sp, #28]
 800dbe8:	220a      	movs	r2, #10
 800dbea:	2300      	movs	r3, #0
 800dbec:	4620      	mov	r0, r4
 800dbee:	4629      	mov	r1, r5
 800dbf0:	f7f3 f96e 	bl	8000ed0 <__aeabi_uldivmod>
 800dbf4:	2d00      	cmp	r5, #0
 800dbf6:	bf08      	it	eq
 800dbf8:	2c0a      	cmpeq	r4, #10
 800dbfa:	f0c0 80fd 	bcc.w	800ddf8 <_vfiprintf_r+0x8ec>
 800dbfe:	4604      	mov	r4, r0
 800dc00:	460d      	mov	r5, r1
 800dc02:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800dc06:	e7c3      	b.n	800db90 <_vfiprintf_r+0x684>
 800dc08:	469a      	mov	sl, r3
 800dc0a:	e7ed      	b.n	800dbe8 <_vfiprintf_r+0x6dc>
 800dc0c:	9a06      	ldr	r2, [sp, #24]
 800dc0e:	f004 030f 	and.w	r3, r4, #15
 800dc12:	5cd3      	ldrb	r3, [r2, r3]
 800dc14:	092a      	lsrs	r2, r5, #4
 800dc16:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800dc1a:	0923      	lsrs	r3, r4, #4
 800dc1c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800dc20:	461c      	mov	r4, r3
 800dc22:	4615      	mov	r5, r2
 800dc24:	ea54 0305 	orrs.w	r3, r4, r5
 800dc28:	d1f0      	bne.n	800dc0c <_vfiprintf_r+0x700>
 800dc2a:	e0e5      	b.n	800ddf8 <_vfiprintf_r+0x8ec>
 800dc2c:	b933      	cbnz	r3, 800dc3c <_vfiprintf_r+0x730>
 800dc2e:	f01a 0f01 	tst.w	sl, #1
 800dc32:	d003      	beq.n	800dc3c <_vfiprintf_r+0x730>
 800dc34:	2330      	movs	r3, #48	; 0x30
 800dc36:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800dc3a:	e79e      	b.n	800db7a <_vfiprintf_r+0x66e>
 800dc3c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800dc40:	e0da      	b.n	800ddf8 <_vfiprintf_r+0x8ec>
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	f000 80a4 	beq.w	800dd90 <_vfiprintf_r+0x884>
 800dc48:	2100      	movs	r1, #0
 800dc4a:	46a3      	mov	fp, r4
 800dc4c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800dc50:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800dc54:	e5e8      	b.n	800d828 <_vfiprintf_r+0x31c>
 800dc56:	4605      	mov	r5, r0
 800dc58:	e68d      	b.n	800d976 <_vfiprintf_r+0x46a>
 800dc5a:	2010      	movs	r0, #16
 800dc5c:	2b07      	cmp	r3, #7
 800dc5e:	4402      	add	r2, r0
 800dc60:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800dc64:	6070      	str	r0, [r6, #4]
 800dc66:	dd07      	ble.n	800dc78 <_vfiprintf_r+0x76c>
 800dc68:	4639      	mov	r1, r7
 800dc6a:	4648      	mov	r0, r9
 800dc6c:	aa0e      	add	r2, sp, #56	; 0x38
 800dc6e:	f7ff fc1a 	bl	800d4a6 <__sprint_r>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	d16b      	bne.n	800dd4e <_vfiprintf_r+0x842>
 800dc76:	a911      	add	r1, sp, #68	; 0x44
 800dc78:	460e      	mov	r6, r1
 800dc7a:	3c10      	subs	r4, #16
 800dc7c:	e696      	b.n	800d9ac <_vfiprintf_r+0x4a0>
 800dc7e:	460e      	mov	r6, r1
 800dc80:	e6af      	b.n	800d9e2 <_vfiprintf_r+0x4d6>
 800dc82:	bf00      	nop
 800dc84:	0800fdfc 	.word	0x0800fdfc
 800dc88:	0800fe0c 	.word	0x0800fe0c
 800dc8c:	0800fbcd 	.word	0x0800fbcd
 800dc90:	4639      	mov	r1, r7
 800dc92:	4648      	mov	r0, r9
 800dc94:	aa0e      	add	r2, sp, #56	; 0x38
 800dc96:	f7ff fc06 	bl	800d4a6 <__sprint_r>
 800dc9a:	2800      	cmp	r0, #0
 800dc9c:	d157      	bne.n	800dd4e <_vfiprintf_r+0x842>
 800dc9e:	ae11      	add	r6, sp, #68	; 0x44
 800dca0:	e6b1      	b.n	800da06 <_vfiprintf_r+0x4fa>
 800dca2:	4639      	mov	r1, r7
 800dca4:	4648      	mov	r0, r9
 800dca6:	aa0e      	add	r2, sp, #56	; 0x38
 800dca8:	f7ff fbfd 	bl	800d4a6 <__sprint_r>
 800dcac:	2800      	cmp	r0, #0
 800dcae:	d14e      	bne.n	800dd4e <_vfiprintf_r+0x842>
 800dcb0:	ae11      	add	r6, sp, #68	; 0x44
 800dcb2:	e6b8      	b.n	800da26 <_vfiprintf_r+0x51a>
 800dcb4:	2010      	movs	r0, #16
 800dcb6:	2b07      	cmp	r3, #7
 800dcb8:	4402      	add	r2, r0
 800dcba:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800dcbe:	6070      	str	r0, [r6, #4]
 800dcc0:	dd07      	ble.n	800dcd2 <_vfiprintf_r+0x7c6>
 800dcc2:	4639      	mov	r1, r7
 800dcc4:	4648      	mov	r0, r9
 800dcc6:	aa0e      	add	r2, sp, #56	; 0x38
 800dcc8:	f7ff fbed 	bl	800d4a6 <__sprint_r>
 800dccc:	2800      	cmp	r0, #0
 800dcce:	d13e      	bne.n	800dd4e <_vfiprintf_r+0x842>
 800dcd0:	a911      	add	r1, sp, #68	; 0x44
 800dcd2:	460e      	mov	r6, r1
 800dcd4:	3c10      	subs	r4, #16
 800dcd6:	e6ae      	b.n	800da36 <_vfiprintf_r+0x52a>
 800dcd8:	460e      	mov	r6, r1
 800dcda:	e6c7      	b.n	800da6c <_vfiprintf_r+0x560>
 800dcdc:	2010      	movs	r0, #16
 800dcde:	2b07      	cmp	r3, #7
 800dce0:	4401      	add	r1, r0
 800dce2:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800dce6:	6070      	str	r0, [r6, #4]
 800dce8:	dd06      	ble.n	800dcf8 <_vfiprintf_r+0x7ec>
 800dcea:	4639      	mov	r1, r7
 800dcec:	4648      	mov	r0, r9
 800dcee:	aa0e      	add	r2, sp, #56	; 0x38
 800dcf0:	f7ff fbd9 	bl	800d4a6 <__sprint_r>
 800dcf4:	bb58      	cbnz	r0, 800dd4e <_vfiprintf_r+0x842>
 800dcf6:	aa11      	add	r2, sp, #68	; 0x44
 800dcf8:	4616      	mov	r6, r2
 800dcfa:	3c10      	subs	r4, #16
 800dcfc:	e6bb      	b.n	800da76 <_vfiprintf_r+0x56a>
 800dcfe:	4616      	mov	r6, r2
 800dd00:	e6d3      	b.n	800daaa <_vfiprintf_r+0x59e>
 800dd02:	4639      	mov	r1, r7
 800dd04:	4648      	mov	r0, r9
 800dd06:	aa0e      	add	r2, sp, #56	; 0x38
 800dd08:	f7ff fbcd 	bl	800d4a6 <__sprint_r>
 800dd0c:	b9f8      	cbnz	r0, 800dd4e <_vfiprintf_r+0x842>
 800dd0e:	ab11      	add	r3, sp, #68	; 0x44
 800dd10:	e6da      	b.n	800dac8 <_vfiprintf_r+0x5bc>
 800dd12:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800dd16:	1a54      	subs	r4, r2, r1
 800dd18:	2c00      	cmp	r4, #0
 800dd1a:	f77f aed9 	ble.w	800dad0 <_vfiprintf_r+0x5c4>
 800dd1e:	2610      	movs	r6, #16
 800dd20:	4d39      	ldr	r5, [pc, #228]	; (800de08 <_vfiprintf_r+0x8fc>)
 800dd22:	2c10      	cmp	r4, #16
 800dd24:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800dd28:	601d      	str	r5, [r3, #0]
 800dd2a:	f102 0201 	add.w	r2, r2, #1
 800dd2e:	dc1d      	bgt.n	800dd6c <_vfiprintf_r+0x860>
 800dd30:	605c      	str	r4, [r3, #4]
 800dd32:	2a07      	cmp	r2, #7
 800dd34:	440c      	add	r4, r1
 800dd36:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800dd3a:	f77f aec9 	ble.w	800dad0 <_vfiprintf_r+0x5c4>
 800dd3e:	4639      	mov	r1, r7
 800dd40:	4648      	mov	r0, r9
 800dd42:	aa0e      	add	r2, sp, #56	; 0x38
 800dd44:	f7ff fbaf 	bl	800d4a6 <__sprint_r>
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	f43f aec1 	beq.w	800dad0 <_vfiprintf_r+0x5c4>
 800dd4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd50:	07d9      	lsls	r1, r3, #31
 800dd52:	d405      	bmi.n	800dd60 <_vfiprintf_r+0x854>
 800dd54:	89bb      	ldrh	r3, [r7, #12]
 800dd56:	059a      	lsls	r2, r3, #22
 800dd58:	d402      	bmi.n	800dd60 <_vfiprintf_r+0x854>
 800dd5a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dd5c:	f7fe fd1d 	bl	800c79a <__retarget_lock_release_recursive>
 800dd60:	89bb      	ldrh	r3, [r7, #12]
 800dd62:	065b      	lsls	r3, r3, #25
 800dd64:	f57f ac03 	bpl.w	800d56e <_vfiprintf_r+0x62>
 800dd68:	f7ff bbfe 	b.w	800d568 <_vfiprintf_r+0x5c>
 800dd6c:	3110      	adds	r1, #16
 800dd6e:	2a07      	cmp	r2, #7
 800dd70:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800dd74:	605e      	str	r6, [r3, #4]
 800dd76:	dc02      	bgt.n	800dd7e <_vfiprintf_r+0x872>
 800dd78:	3308      	adds	r3, #8
 800dd7a:	3c10      	subs	r4, #16
 800dd7c:	e7d1      	b.n	800dd22 <_vfiprintf_r+0x816>
 800dd7e:	4639      	mov	r1, r7
 800dd80:	4648      	mov	r0, r9
 800dd82:	aa0e      	add	r2, sp, #56	; 0x38
 800dd84:	f7ff fb8f 	bl	800d4a6 <__sprint_r>
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	d1e0      	bne.n	800dd4e <_vfiprintf_r+0x842>
 800dd8c:	ab11      	add	r3, sp, #68	; 0x44
 800dd8e:	e7f4      	b.n	800dd7a <_vfiprintf_r+0x86e>
 800dd90:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd92:	b913      	cbnz	r3, 800dd9a <_vfiprintf_r+0x88e>
 800dd94:	2300      	movs	r3, #0
 800dd96:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd98:	e7d9      	b.n	800dd4e <_vfiprintf_r+0x842>
 800dd9a:	4639      	mov	r1, r7
 800dd9c:	4648      	mov	r0, r9
 800dd9e:	aa0e      	add	r2, sp, #56	; 0x38
 800dda0:	f7ff fb81 	bl	800d4a6 <__sprint_r>
 800dda4:	2800      	cmp	r0, #0
 800dda6:	d0f5      	beq.n	800dd94 <_vfiprintf_r+0x888>
 800dda8:	e7d1      	b.n	800dd4e <_vfiprintf_r+0x842>
 800ddaa:	ea54 0205 	orrs.w	r2, r4, r5
 800ddae:	f8cd a014 	str.w	sl, [sp, #20]
 800ddb2:	f43f ada4 	beq.w	800d8fe <_vfiprintf_r+0x3f2>
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	f43f aed8 	beq.w	800db6c <_vfiprintf_r+0x660>
 800ddbc:	2b02      	cmp	r3, #2
 800ddbe:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ddc2:	f43f af23 	beq.w	800dc0c <_vfiprintf_r+0x700>
 800ddc6:	08e2      	lsrs	r2, r4, #3
 800ddc8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800ddcc:	08e8      	lsrs	r0, r5, #3
 800ddce:	f004 0307 	and.w	r3, r4, #7
 800ddd2:	4605      	mov	r5, r0
 800ddd4:	4614      	mov	r4, r2
 800ddd6:	3330      	adds	r3, #48	; 0x30
 800ddd8:	ea54 0205 	orrs.w	r2, r4, r5
 800dddc:	4641      	mov	r1, r8
 800ddde:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800dde2:	d1f0      	bne.n	800ddc6 <_vfiprintf_r+0x8ba>
 800dde4:	9a05      	ldr	r2, [sp, #20]
 800dde6:	07d0      	lsls	r0, r2, #31
 800dde8:	d506      	bpl.n	800ddf8 <_vfiprintf_r+0x8ec>
 800ddea:	2b30      	cmp	r3, #48	; 0x30
 800ddec:	d004      	beq.n	800ddf8 <_vfiprintf_r+0x8ec>
 800ddee:	2330      	movs	r3, #48	; 0x30
 800ddf0:	f808 3c01 	strb.w	r3, [r8, #-1]
 800ddf4:	f1a1 0802 	sub.w	r8, r1, #2
 800ddf8:	ab3a      	add	r3, sp, #232	; 0xe8
 800ddfa:	eba3 0308 	sub.w	r3, r3, r8
 800ddfe:	9d01      	ldr	r5, [sp, #4]
 800de00:	f8dd a014 	ldr.w	sl, [sp, #20]
 800de04:	9301      	str	r3, [sp, #4]
 800de06:	e5b6      	b.n	800d976 <_vfiprintf_r+0x46a>
 800de08:	0800fdfc 	.word	0x0800fdfc

0800de0c <__sbprintf>:
 800de0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de0e:	461f      	mov	r7, r3
 800de10:	898b      	ldrh	r3, [r1, #12]
 800de12:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800de16:	f023 0302 	bic.w	r3, r3, #2
 800de1a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800de1e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800de20:	4615      	mov	r5, r2
 800de22:	9319      	str	r3, [sp, #100]	; 0x64
 800de24:	89cb      	ldrh	r3, [r1, #14]
 800de26:	4606      	mov	r6, r0
 800de28:	f8ad 300e 	strh.w	r3, [sp, #14]
 800de2c:	69cb      	ldr	r3, [r1, #28]
 800de2e:	a816      	add	r0, sp, #88	; 0x58
 800de30:	9307      	str	r3, [sp, #28]
 800de32:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800de34:	460c      	mov	r4, r1
 800de36:	9309      	str	r3, [sp, #36]	; 0x24
 800de38:	ab1a      	add	r3, sp, #104	; 0x68
 800de3a:	9300      	str	r3, [sp, #0]
 800de3c:	9304      	str	r3, [sp, #16]
 800de3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de42:	9302      	str	r3, [sp, #8]
 800de44:	9305      	str	r3, [sp, #20]
 800de46:	2300      	movs	r3, #0
 800de48:	9306      	str	r3, [sp, #24]
 800de4a:	f7fe fca3 	bl	800c794 <__retarget_lock_init_recursive>
 800de4e:	462a      	mov	r2, r5
 800de50:	463b      	mov	r3, r7
 800de52:	4669      	mov	r1, sp
 800de54:	4630      	mov	r0, r6
 800de56:	f7ff fb59 	bl	800d50c <_vfiprintf_r>
 800de5a:	1e05      	subs	r5, r0, #0
 800de5c:	db07      	blt.n	800de6e <__sbprintf+0x62>
 800de5e:	4669      	mov	r1, sp
 800de60:	4630      	mov	r0, r6
 800de62:	f7fe f96d 	bl	800c140 <_fflush_r>
 800de66:	2800      	cmp	r0, #0
 800de68:	bf18      	it	ne
 800de6a:	f04f 35ff 	movne.w	r5, #4294967295
 800de6e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800de72:	9816      	ldr	r0, [sp, #88]	; 0x58
 800de74:	065b      	lsls	r3, r3, #25
 800de76:	bf42      	ittt	mi
 800de78:	89a3      	ldrhmi	r3, [r4, #12]
 800de7a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800de7e:	81a3      	strhmi	r3, [r4, #12]
 800de80:	f7fe fc89 	bl	800c796 <__retarget_lock_close_recursive>
 800de84:	4628      	mov	r0, r5
 800de86:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800de8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800de8c <__swbuf_r>:
 800de8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de8e:	460e      	mov	r6, r1
 800de90:	4614      	mov	r4, r2
 800de92:	4605      	mov	r5, r0
 800de94:	b118      	cbz	r0, 800de9e <__swbuf_r+0x12>
 800de96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800de98:	b90b      	cbnz	r3, 800de9e <__swbuf_r+0x12>
 800de9a:	f7fe f9bd 	bl	800c218 <__sinit>
 800de9e:	69a3      	ldr	r3, [r4, #24]
 800dea0:	60a3      	str	r3, [r4, #8]
 800dea2:	89a3      	ldrh	r3, [r4, #12]
 800dea4:	0719      	lsls	r1, r3, #28
 800dea6:	d529      	bpl.n	800defc <__swbuf_r+0x70>
 800dea8:	6923      	ldr	r3, [r4, #16]
 800deaa:	b33b      	cbz	r3, 800defc <__swbuf_r+0x70>
 800deac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb0:	b2f6      	uxtb	r6, r6
 800deb2:	049a      	lsls	r2, r3, #18
 800deb4:	4637      	mov	r7, r6
 800deb6:	d52a      	bpl.n	800df0e <__swbuf_r+0x82>
 800deb8:	6823      	ldr	r3, [r4, #0]
 800deba:	6920      	ldr	r0, [r4, #16]
 800debc:	1a18      	subs	r0, r3, r0
 800debe:	6963      	ldr	r3, [r4, #20]
 800dec0:	4283      	cmp	r3, r0
 800dec2:	dc04      	bgt.n	800dece <__swbuf_r+0x42>
 800dec4:	4621      	mov	r1, r4
 800dec6:	4628      	mov	r0, r5
 800dec8:	f7fe f93a 	bl	800c140 <_fflush_r>
 800decc:	b9e0      	cbnz	r0, 800df08 <__swbuf_r+0x7c>
 800dece:	68a3      	ldr	r3, [r4, #8]
 800ded0:	3001      	adds	r0, #1
 800ded2:	3b01      	subs	r3, #1
 800ded4:	60a3      	str	r3, [r4, #8]
 800ded6:	6823      	ldr	r3, [r4, #0]
 800ded8:	1c5a      	adds	r2, r3, #1
 800deda:	6022      	str	r2, [r4, #0]
 800dedc:	701e      	strb	r6, [r3, #0]
 800dede:	6963      	ldr	r3, [r4, #20]
 800dee0:	4283      	cmp	r3, r0
 800dee2:	d004      	beq.n	800deee <__swbuf_r+0x62>
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	07db      	lsls	r3, r3, #31
 800dee8:	d506      	bpl.n	800def8 <__swbuf_r+0x6c>
 800deea:	2e0a      	cmp	r6, #10
 800deec:	d104      	bne.n	800def8 <__swbuf_r+0x6c>
 800deee:	4621      	mov	r1, r4
 800def0:	4628      	mov	r0, r5
 800def2:	f7fe f925 	bl	800c140 <_fflush_r>
 800def6:	b938      	cbnz	r0, 800df08 <__swbuf_r+0x7c>
 800def8:	4638      	mov	r0, r7
 800defa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800defc:	4621      	mov	r1, r4
 800defe:	4628      	mov	r0, r5
 800df00:	f7fd f9dc 	bl	800b2bc <__swsetup_r>
 800df04:	2800      	cmp	r0, #0
 800df06:	d0d1      	beq.n	800deac <__swbuf_r+0x20>
 800df08:	f04f 37ff 	mov.w	r7, #4294967295
 800df0c:	e7f4      	b.n	800def8 <__swbuf_r+0x6c>
 800df0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800df12:	81a3      	strh	r3, [r4, #12]
 800df14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800df1a:	6663      	str	r3, [r4, #100]	; 0x64
 800df1c:	e7cc      	b.n	800deb8 <__swbuf_r+0x2c>
	...

0800df20 <_write_r>:
 800df20:	b538      	push	{r3, r4, r5, lr}
 800df22:	4604      	mov	r4, r0
 800df24:	4608      	mov	r0, r1
 800df26:	4611      	mov	r1, r2
 800df28:	2200      	movs	r2, #0
 800df2a:	4d05      	ldr	r5, [pc, #20]	; (800df40 <_write_r+0x20>)
 800df2c:	602a      	str	r2, [r5, #0]
 800df2e:	461a      	mov	r2, r3
 800df30:	f7f4 fe10 	bl	8002b54 <_write>
 800df34:	1c43      	adds	r3, r0, #1
 800df36:	d102      	bne.n	800df3e <_write_r+0x1e>
 800df38:	682b      	ldr	r3, [r5, #0]
 800df3a:	b103      	cbz	r3, 800df3e <_write_r+0x1e>
 800df3c:	6023      	str	r3, [r4, #0]
 800df3e:	bd38      	pop	{r3, r4, r5, pc}
 800df40:	200010e0 	.word	0x200010e0

0800df44 <__register_exitproc>:
 800df44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df48:	4d1c      	ldr	r5, [pc, #112]	; (800dfbc <__register_exitproc+0x78>)
 800df4a:	4606      	mov	r6, r0
 800df4c:	6828      	ldr	r0, [r5, #0]
 800df4e:	4698      	mov	r8, r3
 800df50:	460f      	mov	r7, r1
 800df52:	4691      	mov	r9, r2
 800df54:	f7fe fc20 	bl	800c798 <__retarget_lock_acquire_recursive>
 800df58:	4b19      	ldr	r3, [pc, #100]	; (800dfc0 <__register_exitproc+0x7c>)
 800df5a:	4628      	mov	r0, r5
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800df62:	b91c      	cbnz	r4, 800df6c <__register_exitproc+0x28>
 800df64:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800df68:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800df6c:	6865      	ldr	r5, [r4, #4]
 800df6e:	6800      	ldr	r0, [r0, #0]
 800df70:	2d1f      	cmp	r5, #31
 800df72:	dd05      	ble.n	800df80 <__register_exitproc+0x3c>
 800df74:	f7fe fc11 	bl	800c79a <__retarget_lock_release_recursive>
 800df78:	f04f 30ff 	mov.w	r0, #4294967295
 800df7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df80:	b19e      	cbz	r6, 800dfaa <__register_exitproc+0x66>
 800df82:	2201      	movs	r2, #1
 800df84:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800df88:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800df8c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800df90:	40aa      	lsls	r2, r5
 800df92:	4313      	orrs	r3, r2
 800df94:	2e02      	cmp	r6, #2
 800df96:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800df9a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800df9e:	bf02      	ittt	eq
 800dfa0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800dfa4:	431a      	orreq	r2, r3
 800dfa6:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800dfaa:	1c6b      	adds	r3, r5, #1
 800dfac:	3502      	adds	r5, #2
 800dfae:	6063      	str	r3, [r4, #4]
 800dfb0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800dfb4:	f7fe fbf1 	bl	800c79a <__retarget_lock_release_recursive>
 800dfb8:	2000      	movs	r0, #0
 800dfba:	e7df      	b.n	800df7c <__register_exitproc+0x38>
 800dfbc:	20000888 	.word	0x20000888
 800dfc0:	0800fba8 	.word	0x0800fba8

0800dfc4 <__assert_func>:
 800dfc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dfc6:	4614      	mov	r4, r2
 800dfc8:	461a      	mov	r2, r3
 800dfca:	4b09      	ldr	r3, [pc, #36]	; (800dff0 <__assert_func+0x2c>)
 800dfcc:	4605      	mov	r5, r0
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	68d8      	ldr	r0, [r3, #12]
 800dfd2:	b14c      	cbz	r4, 800dfe8 <__assert_func+0x24>
 800dfd4:	4b07      	ldr	r3, [pc, #28]	; (800dff4 <__assert_func+0x30>)
 800dfd6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dfda:	9100      	str	r1, [sp, #0]
 800dfdc:	462b      	mov	r3, r5
 800dfde:	4906      	ldr	r1, [pc, #24]	; (800dff8 <__assert_func+0x34>)
 800dfe0:	f000 f8a4 	bl	800e12c <fiprintf>
 800dfe4:	f000 f99f 	bl	800e326 <abort>
 800dfe8:	4b04      	ldr	r3, [pc, #16]	; (800dffc <__assert_func+0x38>)
 800dfea:	461c      	mov	r4, r3
 800dfec:	e7f3      	b.n	800dfd6 <__assert_func+0x12>
 800dfee:	bf00      	nop
 800dff0:	2000004c 	.word	0x2000004c
 800dff4:	0800fe1c 	.word	0x0800fe1c
 800dff8:	0800fe29 	.word	0x0800fe29
 800dffc:	0800fe57 	.word	0x0800fe57

0800e000 <_calloc_r>:
 800e000:	b510      	push	{r4, lr}
 800e002:	4351      	muls	r1, r2
 800e004:	f7fa f96e 	bl	80082e4 <_malloc_r>
 800e008:	4604      	mov	r4, r0
 800e00a:	b198      	cbz	r0, 800e034 <_calloc_r+0x34>
 800e00c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e010:	f022 0203 	bic.w	r2, r2, #3
 800e014:	3a04      	subs	r2, #4
 800e016:	2a24      	cmp	r2, #36	; 0x24
 800e018:	d81b      	bhi.n	800e052 <_calloc_r+0x52>
 800e01a:	2a13      	cmp	r2, #19
 800e01c:	d917      	bls.n	800e04e <_calloc_r+0x4e>
 800e01e:	2100      	movs	r1, #0
 800e020:	2a1b      	cmp	r2, #27
 800e022:	e9c0 1100 	strd	r1, r1, [r0]
 800e026:	d807      	bhi.n	800e038 <_calloc_r+0x38>
 800e028:	f100 0308 	add.w	r3, r0, #8
 800e02c:	2200      	movs	r2, #0
 800e02e:	e9c3 2200 	strd	r2, r2, [r3]
 800e032:	609a      	str	r2, [r3, #8]
 800e034:	4620      	mov	r0, r4
 800e036:	bd10      	pop	{r4, pc}
 800e038:	2a24      	cmp	r2, #36	; 0x24
 800e03a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800e03e:	bf11      	iteee	ne
 800e040:	f100 0310 	addne.w	r3, r0, #16
 800e044:	6101      	streq	r1, [r0, #16]
 800e046:	f100 0318 	addeq.w	r3, r0, #24
 800e04a:	6141      	streq	r1, [r0, #20]
 800e04c:	e7ee      	b.n	800e02c <_calloc_r+0x2c>
 800e04e:	4603      	mov	r3, r0
 800e050:	e7ec      	b.n	800e02c <_calloc_r+0x2c>
 800e052:	2100      	movs	r1, #0
 800e054:	f7fa fb88 	bl	8008768 <memset>
 800e058:	e7ec      	b.n	800e034 <_calloc_r+0x34>
	...

0800e05c <_close_r>:
 800e05c:	b538      	push	{r3, r4, r5, lr}
 800e05e:	2300      	movs	r3, #0
 800e060:	4d05      	ldr	r5, [pc, #20]	; (800e078 <_close_r+0x1c>)
 800e062:	4604      	mov	r4, r0
 800e064:	4608      	mov	r0, r1
 800e066:	602b      	str	r3, [r5, #0]
 800e068:	f000 fa20 	bl	800e4ac <_close>
 800e06c:	1c43      	adds	r3, r0, #1
 800e06e:	d102      	bne.n	800e076 <_close_r+0x1a>
 800e070:	682b      	ldr	r3, [r5, #0]
 800e072:	b103      	cbz	r3, 800e076 <_close_r+0x1a>
 800e074:	6023      	str	r3, [r4, #0]
 800e076:	bd38      	pop	{r3, r4, r5, pc}
 800e078:	200010e0 	.word	0x200010e0

0800e07c <_fclose_r>:
 800e07c:	b570      	push	{r4, r5, r6, lr}
 800e07e:	4606      	mov	r6, r0
 800e080:	460c      	mov	r4, r1
 800e082:	b911      	cbnz	r1, 800e08a <_fclose_r+0xe>
 800e084:	2500      	movs	r5, #0
 800e086:	4628      	mov	r0, r5
 800e088:	bd70      	pop	{r4, r5, r6, pc}
 800e08a:	b118      	cbz	r0, 800e094 <_fclose_r+0x18>
 800e08c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e08e:	b90b      	cbnz	r3, 800e094 <_fclose_r+0x18>
 800e090:	f7fe f8c2 	bl	800c218 <__sinit>
 800e094:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e096:	07d8      	lsls	r0, r3, #31
 800e098:	d405      	bmi.n	800e0a6 <_fclose_r+0x2a>
 800e09a:	89a3      	ldrh	r3, [r4, #12]
 800e09c:	0599      	lsls	r1, r3, #22
 800e09e:	d402      	bmi.n	800e0a6 <_fclose_r+0x2a>
 800e0a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0a2:	f7fe fb79 	bl	800c798 <__retarget_lock_acquire_recursive>
 800e0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0aa:	b93b      	cbnz	r3, 800e0bc <_fclose_r+0x40>
 800e0ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e0ae:	f015 0501 	ands.w	r5, r5, #1
 800e0b2:	d1e7      	bne.n	800e084 <_fclose_r+0x8>
 800e0b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e0b6:	f7fe fb70 	bl	800c79a <__retarget_lock_release_recursive>
 800e0ba:	e7e4      	b.n	800e086 <_fclose_r+0xa>
 800e0bc:	4621      	mov	r1, r4
 800e0be:	4630      	mov	r0, r6
 800e0c0:	f7fd ffb0 	bl	800c024 <__sflush_r>
 800e0c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e0c6:	4605      	mov	r5, r0
 800e0c8:	b133      	cbz	r3, 800e0d8 <_fclose_r+0x5c>
 800e0ca:	4630      	mov	r0, r6
 800e0cc:	69e1      	ldr	r1, [r4, #28]
 800e0ce:	4798      	blx	r3
 800e0d0:	2800      	cmp	r0, #0
 800e0d2:	bfb8      	it	lt
 800e0d4:	f04f 35ff 	movlt.w	r5, #4294967295
 800e0d8:	89a3      	ldrh	r3, [r4, #12]
 800e0da:	061a      	lsls	r2, r3, #24
 800e0dc:	d503      	bpl.n	800e0e6 <_fclose_r+0x6a>
 800e0de:	4630      	mov	r0, r6
 800e0e0:	6921      	ldr	r1, [r4, #16]
 800e0e2:	f7fe f929 	bl	800c338 <_free_r>
 800e0e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e0e8:	b141      	cbz	r1, 800e0fc <_fclose_r+0x80>
 800e0ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e0ee:	4299      	cmp	r1, r3
 800e0f0:	d002      	beq.n	800e0f8 <_fclose_r+0x7c>
 800e0f2:	4630      	mov	r0, r6
 800e0f4:	f7fe f920 	bl	800c338 <_free_r>
 800e0f8:	2300      	movs	r3, #0
 800e0fa:	6323      	str	r3, [r4, #48]	; 0x30
 800e0fc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e0fe:	b121      	cbz	r1, 800e10a <_fclose_r+0x8e>
 800e100:	4630      	mov	r0, r6
 800e102:	f7fe f919 	bl	800c338 <_free_r>
 800e106:	2300      	movs	r3, #0
 800e108:	6463      	str	r3, [r4, #68]	; 0x44
 800e10a:	f7fe f86d 	bl	800c1e8 <__sfp_lock_acquire>
 800e10e:	2300      	movs	r3, #0
 800e110:	81a3      	strh	r3, [r4, #12]
 800e112:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e114:	07db      	lsls	r3, r3, #31
 800e116:	d402      	bmi.n	800e11e <_fclose_r+0xa2>
 800e118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e11a:	f7fe fb3e 	bl	800c79a <__retarget_lock_release_recursive>
 800e11e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e120:	f7fe fb39 	bl	800c796 <__retarget_lock_close_recursive>
 800e124:	f7fe f866 	bl	800c1f4 <__sfp_lock_release>
 800e128:	e7ad      	b.n	800e086 <_fclose_r+0xa>
	...

0800e12c <fiprintf>:
 800e12c:	b40e      	push	{r1, r2, r3}
 800e12e:	b503      	push	{r0, r1, lr}
 800e130:	4601      	mov	r1, r0
 800e132:	ab03      	add	r3, sp, #12
 800e134:	4805      	ldr	r0, [pc, #20]	; (800e14c <fiprintf+0x20>)
 800e136:	f853 2b04 	ldr.w	r2, [r3], #4
 800e13a:	6800      	ldr	r0, [r0, #0]
 800e13c:	9301      	str	r3, [sp, #4]
 800e13e:	f7ff f9e5 	bl	800d50c <_vfiprintf_r>
 800e142:	b002      	add	sp, #8
 800e144:	f85d eb04 	ldr.w	lr, [sp], #4
 800e148:	b003      	add	sp, #12
 800e14a:	4770      	bx	lr
 800e14c:	2000004c 	.word	0x2000004c

0800e150 <__fputwc>:
 800e150:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e154:	4680      	mov	r8, r0
 800e156:	460e      	mov	r6, r1
 800e158:	4615      	mov	r5, r2
 800e15a:	f000 f885 	bl	800e268 <__locale_mb_cur_max>
 800e15e:	2801      	cmp	r0, #1
 800e160:	4604      	mov	r4, r0
 800e162:	d11b      	bne.n	800e19c <__fputwc+0x4c>
 800e164:	1e73      	subs	r3, r6, #1
 800e166:	2bfe      	cmp	r3, #254	; 0xfe
 800e168:	d818      	bhi.n	800e19c <__fputwc+0x4c>
 800e16a:	f88d 6004 	strb.w	r6, [sp, #4]
 800e16e:	2700      	movs	r7, #0
 800e170:	f10d 0904 	add.w	r9, sp, #4
 800e174:	42a7      	cmp	r7, r4
 800e176:	d020      	beq.n	800e1ba <__fputwc+0x6a>
 800e178:	68ab      	ldr	r3, [r5, #8]
 800e17a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e17e:	3b01      	subs	r3, #1
 800e180:	2b00      	cmp	r3, #0
 800e182:	60ab      	str	r3, [r5, #8]
 800e184:	da04      	bge.n	800e190 <__fputwc+0x40>
 800e186:	69aa      	ldr	r2, [r5, #24]
 800e188:	4293      	cmp	r3, r2
 800e18a:	db1a      	blt.n	800e1c2 <__fputwc+0x72>
 800e18c:	290a      	cmp	r1, #10
 800e18e:	d018      	beq.n	800e1c2 <__fputwc+0x72>
 800e190:	682b      	ldr	r3, [r5, #0]
 800e192:	1c5a      	adds	r2, r3, #1
 800e194:	602a      	str	r2, [r5, #0]
 800e196:	7019      	strb	r1, [r3, #0]
 800e198:	3701      	adds	r7, #1
 800e19a:	e7eb      	b.n	800e174 <__fputwc+0x24>
 800e19c:	4632      	mov	r2, r6
 800e19e:	4640      	mov	r0, r8
 800e1a0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800e1a4:	a901      	add	r1, sp, #4
 800e1a6:	f000 f89b 	bl	800e2e0 <_wcrtomb_r>
 800e1aa:	1c42      	adds	r2, r0, #1
 800e1ac:	4604      	mov	r4, r0
 800e1ae:	d1de      	bne.n	800e16e <__fputwc+0x1e>
 800e1b0:	4606      	mov	r6, r0
 800e1b2:	89ab      	ldrh	r3, [r5, #12]
 800e1b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1b8:	81ab      	strh	r3, [r5, #12]
 800e1ba:	4630      	mov	r0, r6
 800e1bc:	b003      	add	sp, #12
 800e1be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1c2:	462a      	mov	r2, r5
 800e1c4:	4640      	mov	r0, r8
 800e1c6:	f7ff fe61 	bl	800de8c <__swbuf_r>
 800e1ca:	1c43      	adds	r3, r0, #1
 800e1cc:	d1e4      	bne.n	800e198 <__fputwc+0x48>
 800e1ce:	4606      	mov	r6, r0
 800e1d0:	e7f3      	b.n	800e1ba <__fputwc+0x6a>

0800e1d2 <_fputwc_r>:
 800e1d2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e1d4:	b570      	push	{r4, r5, r6, lr}
 800e1d6:	07db      	lsls	r3, r3, #31
 800e1d8:	4605      	mov	r5, r0
 800e1da:	460e      	mov	r6, r1
 800e1dc:	4614      	mov	r4, r2
 800e1de:	d405      	bmi.n	800e1ec <_fputwc_r+0x1a>
 800e1e0:	8993      	ldrh	r3, [r2, #12]
 800e1e2:	0598      	lsls	r0, r3, #22
 800e1e4:	d402      	bmi.n	800e1ec <_fputwc_r+0x1a>
 800e1e6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800e1e8:	f7fe fad6 	bl	800c798 <__retarget_lock_acquire_recursive>
 800e1ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1f0:	0499      	lsls	r1, r3, #18
 800e1f2:	d406      	bmi.n	800e202 <_fputwc_r+0x30>
 800e1f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e1f8:	81a3      	strh	r3, [r4, #12]
 800e1fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e1fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e200:	6663      	str	r3, [r4, #100]	; 0x64
 800e202:	4622      	mov	r2, r4
 800e204:	4628      	mov	r0, r5
 800e206:	4631      	mov	r1, r6
 800e208:	f7ff ffa2 	bl	800e150 <__fputwc>
 800e20c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e20e:	4605      	mov	r5, r0
 800e210:	07da      	lsls	r2, r3, #31
 800e212:	d405      	bmi.n	800e220 <_fputwc_r+0x4e>
 800e214:	89a3      	ldrh	r3, [r4, #12]
 800e216:	059b      	lsls	r3, r3, #22
 800e218:	d402      	bmi.n	800e220 <_fputwc_r+0x4e>
 800e21a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e21c:	f7fe fabd 	bl	800c79a <__retarget_lock_release_recursive>
 800e220:	4628      	mov	r0, r5
 800e222:	bd70      	pop	{r4, r5, r6, pc}

0800e224 <_fstat_r>:
 800e224:	b538      	push	{r3, r4, r5, lr}
 800e226:	2300      	movs	r3, #0
 800e228:	4d06      	ldr	r5, [pc, #24]	; (800e244 <_fstat_r+0x20>)
 800e22a:	4604      	mov	r4, r0
 800e22c:	4608      	mov	r0, r1
 800e22e:	4611      	mov	r1, r2
 800e230:	602b      	str	r3, [r5, #0]
 800e232:	f7f4 fbb7 	bl	80029a4 <_fstat>
 800e236:	1c43      	adds	r3, r0, #1
 800e238:	d102      	bne.n	800e240 <_fstat_r+0x1c>
 800e23a:	682b      	ldr	r3, [r5, #0]
 800e23c:	b103      	cbz	r3, 800e240 <_fstat_r+0x1c>
 800e23e:	6023      	str	r3, [r4, #0]
 800e240:	bd38      	pop	{r3, r4, r5, pc}
 800e242:	bf00      	nop
 800e244:	200010e0 	.word	0x200010e0

0800e248 <_isatty_r>:
 800e248:	b538      	push	{r3, r4, r5, lr}
 800e24a:	2300      	movs	r3, #0
 800e24c:	4d05      	ldr	r5, [pc, #20]	; (800e264 <_isatty_r+0x1c>)
 800e24e:	4604      	mov	r4, r0
 800e250:	4608      	mov	r0, r1
 800e252:	602b      	str	r3, [r5, #0]
 800e254:	f000 f950 	bl	800e4f8 <_isatty>
 800e258:	1c43      	adds	r3, r0, #1
 800e25a:	d102      	bne.n	800e262 <_isatty_r+0x1a>
 800e25c:	682b      	ldr	r3, [r5, #0]
 800e25e:	b103      	cbz	r3, 800e262 <_isatty_r+0x1a>
 800e260:	6023      	str	r3, [r4, #0]
 800e262:	bd38      	pop	{r3, r4, r5, pc}
 800e264:	200010e0 	.word	0x200010e0

0800e268 <__locale_mb_cur_max>:
 800e268:	4b01      	ldr	r3, [pc, #4]	; (800e270 <__locale_mb_cur_max+0x8>)
 800e26a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800e26e:	4770      	bx	lr
 800e270:	2000088c 	.word	0x2000088c

0800e274 <_lseek_r>:
 800e274:	b538      	push	{r3, r4, r5, lr}
 800e276:	4604      	mov	r4, r0
 800e278:	4608      	mov	r0, r1
 800e27a:	4611      	mov	r1, r2
 800e27c:	2200      	movs	r2, #0
 800e27e:	4d05      	ldr	r5, [pc, #20]	; (800e294 <_lseek_r+0x20>)
 800e280:	602a      	str	r2, [r5, #0]
 800e282:	461a      	mov	r2, r3
 800e284:	f000 f902 	bl	800e48c <_lseek>
 800e288:	1c43      	adds	r3, r0, #1
 800e28a:	d102      	bne.n	800e292 <_lseek_r+0x1e>
 800e28c:	682b      	ldr	r3, [r5, #0]
 800e28e:	b103      	cbz	r3, 800e292 <_lseek_r+0x1e>
 800e290:	6023      	str	r3, [r4, #0]
 800e292:	bd38      	pop	{r3, r4, r5, pc}
 800e294:	200010e0 	.word	0x200010e0

0800e298 <__ascii_mbtowc>:
 800e298:	b082      	sub	sp, #8
 800e29a:	b901      	cbnz	r1, 800e29e <__ascii_mbtowc+0x6>
 800e29c:	a901      	add	r1, sp, #4
 800e29e:	b142      	cbz	r2, 800e2b2 <__ascii_mbtowc+0x1a>
 800e2a0:	b14b      	cbz	r3, 800e2b6 <__ascii_mbtowc+0x1e>
 800e2a2:	7813      	ldrb	r3, [r2, #0]
 800e2a4:	600b      	str	r3, [r1, #0]
 800e2a6:	7812      	ldrb	r2, [r2, #0]
 800e2a8:	1e10      	subs	r0, r2, #0
 800e2aa:	bf18      	it	ne
 800e2ac:	2001      	movne	r0, #1
 800e2ae:	b002      	add	sp, #8
 800e2b0:	4770      	bx	lr
 800e2b2:	4610      	mov	r0, r2
 800e2b4:	e7fb      	b.n	800e2ae <__ascii_mbtowc+0x16>
 800e2b6:	f06f 0001 	mvn.w	r0, #1
 800e2ba:	e7f8      	b.n	800e2ae <__ascii_mbtowc+0x16>

0800e2bc <_read_r>:
 800e2bc:	b538      	push	{r3, r4, r5, lr}
 800e2be:	4604      	mov	r4, r0
 800e2c0:	4608      	mov	r0, r1
 800e2c2:	4611      	mov	r1, r2
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	4d05      	ldr	r5, [pc, #20]	; (800e2dc <_read_r+0x20>)
 800e2c8:	602a      	str	r2, [r5, #0]
 800e2ca:	461a      	mov	r2, r3
 800e2cc:	f7f4 fc04 	bl	8002ad8 <_read>
 800e2d0:	1c43      	adds	r3, r0, #1
 800e2d2:	d102      	bne.n	800e2da <_read_r+0x1e>
 800e2d4:	682b      	ldr	r3, [r5, #0]
 800e2d6:	b103      	cbz	r3, 800e2da <_read_r+0x1e>
 800e2d8:	6023      	str	r3, [r4, #0]
 800e2da:	bd38      	pop	{r3, r4, r5, pc}
 800e2dc:	200010e0 	.word	0x200010e0

0800e2e0 <_wcrtomb_r>:
 800e2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2e2:	4c09      	ldr	r4, [pc, #36]	; (800e308 <_wcrtomb_r+0x28>)
 800e2e4:	4605      	mov	r5, r0
 800e2e6:	461e      	mov	r6, r3
 800e2e8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800e2ec:	b085      	sub	sp, #20
 800e2ee:	b909      	cbnz	r1, 800e2f4 <_wcrtomb_r+0x14>
 800e2f0:	460a      	mov	r2, r1
 800e2f2:	a901      	add	r1, sp, #4
 800e2f4:	47b8      	blx	r7
 800e2f6:	1c43      	adds	r3, r0, #1
 800e2f8:	bf01      	itttt	eq
 800e2fa:	2300      	moveq	r3, #0
 800e2fc:	6033      	streq	r3, [r6, #0]
 800e2fe:	238a      	moveq	r3, #138	; 0x8a
 800e300:	602b      	streq	r3, [r5, #0]
 800e302:	b005      	add	sp, #20
 800e304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e306:	bf00      	nop
 800e308:	2000088c 	.word	0x2000088c

0800e30c <__ascii_wctomb>:
 800e30c:	4603      	mov	r3, r0
 800e30e:	4608      	mov	r0, r1
 800e310:	b141      	cbz	r1, 800e324 <__ascii_wctomb+0x18>
 800e312:	2aff      	cmp	r2, #255	; 0xff
 800e314:	d904      	bls.n	800e320 <__ascii_wctomb+0x14>
 800e316:	228a      	movs	r2, #138	; 0x8a
 800e318:	f04f 30ff 	mov.w	r0, #4294967295
 800e31c:	601a      	str	r2, [r3, #0]
 800e31e:	4770      	bx	lr
 800e320:	2001      	movs	r0, #1
 800e322:	700a      	strb	r2, [r1, #0]
 800e324:	4770      	bx	lr

0800e326 <abort>:
 800e326:	2006      	movs	r0, #6
 800e328:	b508      	push	{r3, lr}
 800e32a:	f000 f82d 	bl	800e388 <raise>
 800e32e:	2001      	movs	r0, #1
 800e330:	f7f4 fb2c 	bl	800298c <_exit>

0800e334 <_raise_r>:
 800e334:	291f      	cmp	r1, #31
 800e336:	b538      	push	{r3, r4, r5, lr}
 800e338:	4604      	mov	r4, r0
 800e33a:	460d      	mov	r5, r1
 800e33c:	d904      	bls.n	800e348 <_raise_r+0x14>
 800e33e:	2316      	movs	r3, #22
 800e340:	6003      	str	r3, [r0, #0]
 800e342:	f04f 30ff 	mov.w	r0, #4294967295
 800e346:	bd38      	pop	{r3, r4, r5, pc}
 800e348:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800e34c:	b112      	cbz	r2, 800e354 <_raise_r+0x20>
 800e34e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e352:	b94b      	cbnz	r3, 800e368 <_raise_r+0x34>
 800e354:	4620      	mov	r0, r4
 800e356:	f000 f831 	bl	800e3bc <_getpid_r>
 800e35a:	462a      	mov	r2, r5
 800e35c:	4601      	mov	r1, r0
 800e35e:	4620      	mov	r0, r4
 800e360:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e364:	f000 b818 	b.w	800e398 <_kill_r>
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d00a      	beq.n	800e382 <_raise_r+0x4e>
 800e36c:	1c59      	adds	r1, r3, #1
 800e36e:	d103      	bne.n	800e378 <_raise_r+0x44>
 800e370:	2316      	movs	r3, #22
 800e372:	6003      	str	r3, [r0, #0]
 800e374:	2001      	movs	r0, #1
 800e376:	e7e6      	b.n	800e346 <_raise_r+0x12>
 800e378:	2400      	movs	r4, #0
 800e37a:	4628      	mov	r0, r5
 800e37c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e380:	4798      	blx	r3
 800e382:	2000      	movs	r0, #0
 800e384:	e7df      	b.n	800e346 <_raise_r+0x12>
	...

0800e388 <raise>:
 800e388:	4b02      	ldr	r3, [pc, #8]	; (800e394 <raise+0xc>)
 800e38a:	4601      	mov	r1, r0
 800e38c:	6818      	ldr	r0, [r3, #0]
 800e38e:	f7ff bfd1 	b.w	800e334 <_raise_r>
 800e392:	bf00      	nop
 800e394:	2000004c 	.word	0x2000004c

0800e398 <_kill_r>:
 800e398:	b538      	push	{r3, r4, r5, lr}
 800e39a:	2300      	movs	r3, #0
 800e39c:	4d06      	ldr	r5, [pc, #24]	; (800e3b8 <_kill_r+0x20>)
 800e39e:	4604      	mov	r4, r0
 800e3a0:	4608      	mov	r0, r1
 800e3a2:	4611      	mov	r1, r2
 800e3a4:	602b      	str	r3, [r5, #0]
 800e3a6:	f7f4 fb13 	bl	80029d0 <_kill>
 800e3aa:	1c43      	adds	r3, r0, #1
 800e3ac:	d102      	bne.n	800e3b4 <_kill_r+0x1c>
 800e3ae:	682b      	ldr	r3, [r5, #0]
 800e3b0:	b103      	cbz	r3, 800e3b4 <_kill_r+0x1c>
 800e3b2:	6023      	str	r3, [r4, #0]
 800e3b4:	bd38      	pop	{r3, r4, r5, pc}
 800e3b6:	bf00      	nop
 800e3b8:	200010e0 	.word	0x200010e0

0800e3bc <_getpid_r>:
 800e3bc:	f7f4 bb01 	b.w	80029c2 <_getpid>

0800e3c0 <findslot>:
 800e3c0:	4b0a      	ldr	r3, [pc, #40]	; (800e3ec <findslot+0x2c>)
 800e3c2:	b510      	push	{r4, lr}
 800e3c4:	4604      	mov	r4, r0
 800e3c6:	6818      	ldr	r0, [r3, #0]
 800e3c8:	b118      	cbz	r0, 800e3d2 <findslot+0x12>
 800e3ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e3cc:	b90b      	cbnz	r3, 800e3d2 <findslot+0x12>
 800e3ce:	f7fd ff23 	bl	800c218 <__sinit>
 800e3d2:	2c13      	cmp	r4, #19
 800e3d4:	d807      	bhi.n	800e3e6 <findslot+0x26>
 800e3d6:	4806      	ldr	r0, [pc, #24]	; (800e3f0 <findslot+0x30>)
 800e3d8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800e3dc:	3201      	adds	r2, #1
 800e3de:	d002      	beq.n	800e3e6 <findslot+0x26>
 800e3e0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800e3e4:	bd10      	pop	{r4, pc}
 800e3e6:	2000      	movs	r0, #0
 800e3e8:	e7fc      	b.n	800e3e4 <findslot+0x24>
 800e3ea:	bf00      	nop
 800e3ec:	2000004c 	.word	0x2000004c
 800e3f0:	2000101c 	.word	0x2000101c

0800e3f4 <checkerror>:
 800e3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3f6:	1c43      	adds	r3, r0, #1
 800e3f8:	4604      	mov	r4, r0
 800e3fa:	d109      	bne.n	800e410 <checkerror+0x1c>
 800e3fc:	f7f9 ff40 	bl	8008280 <__errno>
 800e400:	2613      	movs	r6, #19
 800e402:	4605      	mov	r5, r0
 800e404:	2700      	movs	r7, #0
 800e406:	4630      	mov	r0, r6
 800e408:	4639      	mov	r1, r7
 800e40a:	beab      	bkpt	0x00ab
 800e40c:	4606      	mov	r6, r0
 800e40e:	602e      	str	r6, [r5, #0]
 800e410:	4620      	mov	r0, r4
 800e412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e414 <_swilseek>:
 800e414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e416:	460c      	mov	r4, r1
 800e418:	4616      	mov	r6, r2
 800e41a:	f7ff ffd1 	bl	800e3c0 <findslot>
 800e41e:	4605      	mov	r5, r0
 800e420:	b940      	cbnz	r0, 800e434 <_swilseek+0x20>
 800e422:	f7f9 ff2d 	bl	8008280 <__errno>
 800e426:	2309      	movs	r3, #9
 800e428:	6003      	str	r3, [r0, #0]
 800e42a:	f04f 34ff 	mov.w	r4, #4294967295
 800e42e:	4620      	mov	r0, r4
 800e430:	b003      	add	sp, #12
 800e432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e434:	2e02      	cmp	r6, #2
 800e436:	d903      	bls.n	800e440 <_swilseek+0x2c>
 800e438:	f7f9 ff22 	bl	8008280 <__errno>
 800e43c:	2316      	movs	r3, #22
 800e43e:	e7f3      	b.n	800e428 <_swilseek+0x14>
 800e440:	2e01      	cmp	r6, #1
 800e442:	d112      	bne.n	800e46a <_swilseek+0x56>
 800e444:	6843      	ldr	r3, [r0, #4]
 800e446:	18e4      	adds	r4, r4, r3
 800e448:	d4f6      	bmi.n	800e438 <_swilseek+0x24>
 800e44a:	682b      	ldr	r3, [r5, #0]
 800e44c:	260a      	movs	r6, #10
 800e44e:	466f      	mov	r7, sp
 800e450:	e9cd 3400 	strd	r3, r4, [sp]
 800e454:	4630      	mov	r0, r6
 800e456:	4639      	mov	r1, r7
 800e458:	beab      	bkpt	0x00ab
 800e45a:	4606      	mov	r6, r0
 800e45c:	4630      	mov	r0, r6
 800e45e:	f7ff ffc9 	bl	800e3f4 <checkerror>
 800e462:	2800      	cmp	r0, #0
 800e464:	dbe1      	blt.n	800e42a <_swilseek+0x16>
 800e466:	606c      	str	r4, [r5, #4]
 800e468:	e7e1      	b.n	800e42e <_swilseek+0x1a>
 800e46a:	2e02      	cmp	r6, #2
 800e46c:	d1ed      	bne.n	800e44a <_swilseek+0x36>
 800e46e:	6803      	ldr	r3, [r0, #0]
 800e470:	260c      	movs	r6, #12
 800e472:	466f      	mov	r7, sp
 800e474:	9300      	str	r3, [sp, #0]
 800e476:	4630      	mov	r0, r6
 800e478:	4639      	mov	r1, r7
 800e47a:	beab      	bkpt	0x00ab
 800e47c:	4606      	mov	r6, r0
 800e47e:	4630      	mov	r0, r6
 800e480:	f7ff ffb8 	bl	800e3f4 <checkerror>
 800e484:	1c43      	adds	r3, r0, #1
 800e486:	d0d0      	beq.n	800e42a <_swilseek+0x16>
 800e488:	4404      	add	r4, r0
 800e48a:	e7de      	b.n	800e44a <_swilseek+0x36>

0800e48c <_lseek>:
 800e48c:	f7ff bfc2 	b.w	800e414 <_swilseek>

0800e490 <_swiclose>:
 800e490:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e492:	2402      	movs	r4, #2
 800e494:	9001      	str	r0, [sp, #4]
 800e496:	ad01      	add	r5, sp, #4
 800e498:	4620      	mov	r0, r4
 800e49a:	4629      	mov	r1, r5
 800e49c:	beab      	bkpt	0x00ab
 800e49e:	4604      	mov	r4, r0
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	f7ff ffa7 	bl	800e3f4 <checkerror>
 800e4a6:	b003      	add	sp, #12
 800e4a8:	bd30      	pop	{r4, r5, pc}
	...

0800e4ac <_close>:
 800e4ac:	b538      	push	{r3, r4, r5, lr}
 800e4ae:	4605      	mov	r5, r0
 800e4b0:	f7ff ff86 	bl	800e3c0 <findslot>
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	b930      	cbnz	r0, 800e4c6 <_close+0x1a>
 800e4b8:	f7f9 fee2 	bl	8008280 <__errno>
 800e4bc:	2309      	movs	r3, #9
 800e4be:	6003      	str	r3, [r0, #0]
 800e4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c4:	bd38      	pop	{r3, r4, r5, pc}
 800e4c6:	3d01      	subs	r5, #1
 800e4c8:	2d01      	cmp	r5, #1
 800e4ca:	d809      	bhi.n	800e4e0 <_close+0x34>
 800e4cc:	4b09      	ldr	r3, [pc, #36]	; (800e4f4 <_close+0x48>)
 800e4ce:	689a      	ldr	r2, [r3, #8]
 800e4d0:	691b      	ldr	r3, [r3, #16]
 800e4d2:	429a      	cmp	r2, r3
 800e4d4:	d104      	bne.n	800e4e0 <_close+0x34>
 800e4d6:	f04f 33ff 	mov.w	r3, #4294967295
 800e4da:	6003      	str	r3, [r0, #0]
 800e4dc:	2000      	movs	r0, #0
 800e4de:	e7f1      	b.n	800e4c4 <_close+0x18>
 800e4e0:	6820      	ldr	r0, [r4, #0]
 800e4e2:	f7ff ffd5 	bl	800e490 <_swiclose>
 800e4e6:	2800      	cmp	r0, #0
 800e4e8:	d1ec      	bne.n	800e4c4 <_close+0x18>
 800e4ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ee:	6023      	str	r3, [r4, #0]
 800e4f0:	e7e8      	b.n	800e4c4 <_close+0x18>
 800e4f2:	bf00      	nop
 800e4f4:	2000101c 	.word	0x2000101c

0800e4f8 <_isatty>:
 800e4f8:	b570      	push	{r4, r5, r6, lr}
 800e4fa:	f7ff ff61 	bl	800e3c0 <findslot>
 800e4fe:	2509      	movs	r5, #9
 800e500:	4604      	mov	r4, r0
 800e502:	b920      	cbnz	r0, 800e50e <_isatty+0x16>
 800e504:	f7f9 febc 	bl	8008280 <__errno>
 800e508:	6005      	str	r5, [r0, #0]
 800e50a:	4620      	mov	r0, r4
 800e50c:	bd70      	pop	{r4, r5, r6, pc}
 800e50e:	4628      	mov	r0, r5
 800e510:	4621      	mov	r1, r4
 800e512:	beab      	bkpt	0x00ab
 800e514:	4604      	mov	r4, r0
 800e516:	2c01      	cmp	r4, #1
 800e518:	d0f7      	beq.n	800e50a <_isatty+0x12>
 800e51a:	f7f9 feb1 	bl	8008280 <__errno>
 800e51e:	2400      	movs	r4, #0
 800e520:	4605      	mov	r5, r0
 800e522:	2613      	movs	r6, #19
 800e524:	4630      	mov	r0, r6
 800e526:	4621      	mov	r1, r4
 800e528:	beab      	bkpt	0x00ab
 800e52a:	4606      	mov	r6, r0
 800e52c:	602e      	str	r6, [r5, #0]
 800e52e:	e7ec      	b.n	800e50a <_isatty+0x12>

0800e530 <pow>:
 800e530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e534:	461f      	mov	r7, r3
 800e536:	4680      	mov	r8, r0
 800e538:	4689      	mov	r9, r1
 800e53a:	4616      	mov	r6, r2
 800e53c:	f000 f8d0 	bl	800e6e0 <__ieee754_pow>
 800e540:	4b4d      	ldr	r3, [pc, #308]	; (800e678 <pow+0x148>)
 800e542:	4604      	mov	r4, r0
 800e544:	f993 3000 	ldrsb.w	r3, [r3]
 800e548:	460d      	mov	r5, r1
 800e54a:	3301      	adds	r3, #1
 800e54c:	d015      	beq.n	800e57a <pow+0x4a>
 800e54e:	4632      	mov	r2, r6
 800e550:	463b      	mov	r3, r7
 800e552:	4630      	mov	r0, r6
 800e554:	4639      	mov	r1, r7
 800e556:	f7f2 fa59 	bl	8000a0c <__aeabi_dcmpun>
 800e55a:	b970      	cbnz	r0, 800e57a <pow+0x4a>
 800e55c:	4642      	mov	r2, r8
 800e55e:	464b      	mov	r3, r9
 800e560:	4640      	mov	r0, r8
 800e562:	4649      	mov	r1, r9
 800e564:	f7f2 fa52 	bl	8000a0c <__aeabi_dcmpun>
 800e568:	2200      	movs	r2, #0
 800e56a:	2300      	movs	r3, #0
 800e56c:	b148      	cbz	r0, 800e582 <pow+0x52>
 800e56e:	4630      	mov	r0, r6
 800e570:	4639      	mov	r1, r7
 800e572:	f7f2 fa19 	bl	80009a8 <__aeabi_dcmpeq>
 800e576:	2800      	cmp	r0, #0
 800e578:	d17b      	bne.n	800e672 <pow+0x142>
 800e57a:	4620      	mov	r0, r4
 800e57c:	4629      	mov	r1, r5
 800e57e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e582:	4640      	mov	r0, r8
 800e584:	4649      	mov	r1, r9
 800e586:	f7f2 fa0f 	bl	80009a8 <__aeabi_dcmpeq>
 800e58a:	b1e0      	cbz	r0, 800e5c6 <pow+0x96>
 800e58c:	2200      	movs	r2, #0
 800e58e:	2300      	movs	r3, #0
 800e590:	4630      	mov	r0, r6
 800e592:	4639      	mov	r1, r7
 800e594:	f7f2 fa08 	bl	80009a8 <__aeabi_dcmpeq>
 800e598:	2800      	cmp	r0, #0
 800e59a:	d16a      	bne.n	800e672 <pow+0x142>
 800e59c:	4630      	mov	r0, r6
 800e59e:	4639      	mov	r1, r7
 800e5a0:	f000 fe63 	bl	800f26a <finite>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	d0e8      	beq.n	800e57a <pow+0x4a>
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	4639      	mov	r1, r7
 800e5b0:	f7f2 fa04 	bl	80009bc <__aeabi_dcmplt>
 800e5b4:	2800      	cmp	r0, #0
 800e5b6:	d0e0      	beq.n	800e57a <pow+0x4a>
 800e5b8:	f7f9 fe62 	bl	8008280 <__errno>
 800e5bc:	2321      	movs	r3, #33	; 0x21
 800e5be:	2400      	movs	r4, #0
 800e5c0:	6003      	str	r3, [r0, #0]
 800e5c2:	4d2e      	ldr	r5, [pc, #184]	; (800e67c <pow+0x14c>)
 800e5c4:	e7d9      	b.n	800e57a <pow+0x4a>
 800e5c6:	4620      	mov	r0, r4
 800e5c8:	4629      	mov	r1, r5
 800e5ca:	f000 fe4e 	bl	800f26a <finite>
 800e5ce:	bba8      	cbnz	r0, 800e63c <pow+0x10c>
 800e5d0:	4640      	mov	r0, r8
 800e5d2:	4649      	mov	r1, r9
 800e5d4:	f000 fe49 	bl	800f26a <finite>
 800e5d8:	b380      	cbz	r0, 800e63c <pow+0x10c>
 800e5da:	4630      	mov	r0, r6
 800e5dc:	4639      	mov	r1, r7
 800e5de:	f000 fe44 	bl	800f26a <finite>
 800e5e2:	b358      	cbz	r0, 800e63c <pow+0x10c>
 800e5e4:	4622      	mov	r2, r4
 800e5e6:	462b      	mov	r3, r5
 800e5e8:	4620      	mov	r0, r4
 800e5ea:	4629      	mov	r1, r5
 800e5ec:	f7f2 fa0e 	bl	8000a0c <__aeabi_dcmpun>
 800e5f0:	b160      	cbz	r0, 800e60c <pow+0xdc>
 800e5f2:	f7f9 fe45 	bl	8008280 <__errno>
 800e5f6:	2321      	movs	r3, #33	; 0x21
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	6003      	str	r3, [r0, #0]
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	4610      	mov	r0, r2
 800e600:	4619      	mov	r1, r3
 800e602:	f7f2 f893 	bl	800072c <__aeabi_ddiv>
 800e606:	4604      	mov	r4, r0
 800e608:	460d      	mov	r5, r1
 800e60a:	e7b6      	b.n	800e57a <pow+0x4a>
 800e60c:	f7f9 fe38 	bl	8008280 <__errno>
 800e610:	2322      	movs	r3, #34	; 0x22
 800e612:	2200      	movs	r2, #0
 800e614:	6003      	str	r3, [r0, #0]
 800e616:	4649      	mov	r1, r9
 800e618:	2300      	movs	r3, #0
 800e61a:	4640      	mov	r0, r8
 800e61c:	f7f2 f9ce 	bl	80009bc <__aeabi_dcmplt>
 800e620:	2400      	movs	r4, #0
 800e622:	b148      	cbz	r0, 800e638 <pow+0x108>
 800e624:	4630      	mov	r0, r6
 800e626:	4639      	mov	r1, r7
 800e628:	f000 fe2c 	bl	800f284 <rint>
 800e62c:	4632      	mov	r2, r6
 800e62e:	463b      	mov	r3, r7
 800e630:	f7f2 f9ba 	bl	80009a8 <__aeabi_dcmpeq>
 800e634:	2800      	cmp	r0, #0
 800e636:	d0c4      	beq.n	800e5c2 <pow+0x92>
 800e638:	4d11      	ldr	r5, [pc, #68]	; (800e680 <pow+0x150>)
 800e63a:	e79e      	b.n	800e57a <pow+0x4a>
 800e63c:	2200      	movs	r2, #0
 800e63e:	2300      	movs	r3, #0
 800e640:	4620      	mov	r0, r4
 800e642:	4629      	mov	r1, r5
 800e644:	f7f2 f9b0 	bl	80009a8 <__aeabi_dcmpeq>
 800e648:	2800      	cmp	r0, #0
 800e64a:	d096      	beq.n	800e57a <pow+0x4a>
 800e64c:	4640      	mov	r0, r8
 800e64e:	4649      	mov	r1, r9
 800e650:	f000 fe0b 	bl	800f26a <finite>
 800e654:	2800      	cmp	r0, #0
 800e656:	d090      	beq.n	800e57a <pow+0x4a>
 800e658:	4630      	mov	r0, r6
 800e65a:	4639      	mov	r1, r7
 800e65c:	f000 fe05 	bl	800f26a <finite>
 800e660:	2800      	cmp	r0, #0
 800e662:	d08a      	beq.n	800e57a <pow+0x4a>
 800e664:	f7f9 fe0c 	bl	8008280 <__errno>
 800e668:	2322      	movs	r3, #34	; 0x22
 800e66a:	2400      	movs	r4, #0
 800e66c:	2500      	movs	r5, #0
 800e66e:	6003      	str	r3, [r0, #0]
 800e670:	e783      	b.n	800e57a <pow+0x4a>
 800e672:	2400      	movs	r4, #0
 800e674:	4d03      	ldr	r5, [pc, #12]	; (800e684 <pow+0x154>)
 800e676:	e780      	b.n	800e57a <pow+0x4a>
 800e678:	200009f8 	.word	0x200009f8
 800e67c:	fff00000 	.word	0xfff00000
 800e680:	7ff00000 	.word	0x7ff00000
 800e684:	3ff00000 	.word	0x3ff00000

0800e688 <sqrt>:
 800e688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e68a:	4606      	mov	r6, r0
 800e68c:	460f      	mov	r7, r1
 800e68e:	f000 fd3d 	bl	800f10c <__ieee754_sqrt>
 800e692:	4b12      	ldr	r3, [pc, #72]	; (800e6dc <sqrt+0x54>)
 800e694:	4604      	mov	r4, r0
 800e696:	f993 3000 	ldrsb.w	r3, [r3]
 800e69a:	460d      	mov	r5, r1
 800e69c:	3301      	adds	r3, #1
 800e69e:	d019      	beq.n	800e6d4 <sqrt+0x4c>
 800e6a0:	4632      	mov	r2, r6
 800e6a2:	463b      	mov	r3, r7
 800e6a4:	4630      	mov	r0, r6
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	f7f2 f9b0 	bl	8000a0c <__aeabi_dcmpun>
 800e6ac:	b990      	cbnz	r0, 800e6d4 <sqrt+0x4c>
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	4630      	mov	r0, r6
 800e6b4:	4639      	mov	r1, r7
 800e6b6:	f7f2 f981 	bl	80009bc <__aeabi_dcmplt>
 800e6ba:	b158      	cbz	r0, 800e6d4 <sqrt+0x4c>
 800e6bc:	f7f9 fde0 	bl	8008280 <__errno>
 800e6c0:	2321      	movs	r3, #33	; 0x21
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	6003      	str	r3, [r0, #0]
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	4610      	mov	r0, r2
 800e6ca:	4619      	mov	r1, r3
 800e6cc:	f7f2 f82e 	bl	800072c <__aeabi_ddiv>
 800e6d0:	4604      	mov	r4, r0
 800e6d2:	460d      	mov	r5, r1
 800e6d4:	4620      	mov	r0, r4
 800e6d6:	4629      	mov	r1, r5
 800e6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6da:	bf00      	nop
 800e6dc:	200009f8 	.word	0x200009f8

0800e6e0 <__ieee754_pow>:
 800e6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e4:	b093      	sub	sp, #76	; 0x4c
 800e6e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e6ea:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800e6ee:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800e6f2:	ea55 0302 	orrs.w	r3, r5, r2
 800e6f6:	4607      	mov	r7, r0
 800e6f8:	4688      	mov	r8, r1
 800e6fa:	f000 84bf 	beq.w	800f07c <__ieee754_pow+0x99c>
 800e6fe:	4b7e      	ldr	r3, [pc, #504]	; (800e8f8 <__ieee754_pow+0x218>)
 800e700:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800e704:	429c      	cmp	r4, r3
 800e706:	4689      	mov	r9, r1
 800e708:	4682      	mov	sl, r0
 800e70a:	dc09      	bgt.n	800e720 <__ieee754_pow+0x40>
 800e70c:	d103      	bne.n	800e716 <__ieee754_pow+0x36>
 800e70e:	b978      	cbnz	r0, 800e730 <__ieee754_pow+0x50>
 800e710:	42a5      	cmp	r5, r4
 800e712:	dd02      	ble.n	800e71a <__ieee754_pow+0x3a>
 800e714:	e00c      	b.n	800e730 <__ieee754_pow+0x50>
 800e716:	429d      	cmp	r5, r3
 800e718:	dc02      	bgt.n	800e720 <__ieee754_pow+0x40>
 800e71a:	429d      	cmp	r5, r3
 800e71c:	d10e      	bne.n	800e73c <__ieee754_pow+0x5c>
 800e71e:	b16a      	cbz	r2, 800e73c <__ieee754_pow+0x5c>
 800e720:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e724:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e728:	ea54 030a 	orrs.w	r3, r4, sl
 800e72c:	f000 84a6 	beq.w	800f07c <__ieee754_pow+0x99c>
 800e730:	4872      	ldr	r0, [pc, #456]	; (800e8fc <__ieee754_pow+0x21c>)
 800e732:	b013      	add	sp, #76	; 0x4c
 800e734:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e738:	f000 bd9e 	b.w	800f278 <nan>
 800e73c:	f1b9 0f00 	cmp.w	r9, #0
 800e740:	da39      	bge.n	800e7b6 <__ieee754_pow+0xd6>
 800e742:	4b6f      	ldr	r3, [pc, #444]	; (800e900 <__ieee754_pow+0x220>)
 800e744:	429d      	cmp	r5, r3
 800e746:	dc54      	bgt.n	800e7f2 <__ieee754_pow+0x112>
 800e748:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e74c:	429d      	cmp	r5, r3
 800e74e:	f340 84a6 	ble.w	800f09e <__ieee754_pow+0x9be>
 800e752:	152b      	asrs	r3, r5, #20
 800e754:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e758:	2b14      	cmp	r3, #20
 800e75a:	dd0f      	ble.n	800e77c <__ieee754_pow+0x9c>
 800e75c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e760:	fa22 f103 	lsr.w	r1, r2, r3
 800e764:	fa01 f303 	lsl.w	r3, r1, r3
 800e768:	4293      	cmp	r3, r2
 800e76a:	f040 8498 	bne.w	800f09e <__ieee754_pow+0x9be>
 800e76e:	f001 0101 	and.w	r1, r1, #1
 800e772:	f1c1 0302 	rsb	r3, r1, #2
 800e776:	9300      	str	r3, [sp, #0]
 800e778:	b182      	cbz	r2, 800e79c <__ieee754_pow+0xbc>
 800e77a:	e05e      	b.n	800e83a <__ieee754_pow+0x15a>
 800e77c:	2a00      	cmp	r2, #0
 800e77e:	d15a      	bne.n	800e836 <__ieee754_pow+0x156>
 800e780:	f1c3 0314 	rsb	r3, r3, #20
 800e784:	fa45 f103 	asr.w	r1, r5, r3
 800e788:	fa01 f303 	lsl.w	r3, r1, r3
 800e78c:	42ab      	cmp	r3, r5
 800e78e:	f040 8483 	bne.w	800f098 <__ieee754_pow+0x9b8>
 800e792:	f001 0101 	and.w	r1, r1, #1
 800e796:	f1c1 0302 	rsb	r3, r1, #2
 800e79a:	9300      	str	r3, [sp, #0]
 800e79c:	4b59      	ldr	r3, [pc, #356]	; (800e904 <__ieee754_pow+0x224>)
 800e79e:	429d      	cmp	r5, r3
 800e7a0:	d130      	bne.n	800e804 <__ieee754_pow+0x124>
 800e7a2:	2e00      	cmp	r6, #0
 800e7a4:	f280 8474 	bge.w	800f090 <__ieee754_pow+0x9b0>
 800e7a8:	463a      	mov	r2, r7
 800e7aa:	4643      	mov	r3, r8
 800e7ac:	2000      	movs	r0, #0
 800e7ae:	4955      	ldr	r1, [pc, #340]	; (800e904 <__ieee754_pow+0x224>)
 800e7b0:	f7f1 ffbc 	bl	800072c <__aeabi_ddiv>
 800e7b4:	e02f      	b.n	800e816 <__ieee754_pow+0x136>
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	9300      	str	r3, [sp, #0]
 800e7ba:	2a00      	cmp	r2, #0
 800e7bc:	d13d      	bne.n	800e83a <__ieee754_pow+0x15a>
 800e7be:	4b4e      	ldr	r3, [pc, #312]	; (800e8f8 <__ieee754_pow+0x218>)
 800e7c0:	429d      	cmp	r5, r3
 800e7c2:	d1eb      	bne.n	800e79c <__ieee754_pow+0xbc>
 800e7c4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e7c8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e7cc:	ea53 030a 	orrs.w	r3, r3, sl
 800e7d0:	f000 8454 	beq.w	800f07c <__ieee754_pow+0x99c>
 800e7d4:	4b4c      	ldr	r3, [pc, #304]	; (800e908 <__ieee754_pow+0x228>)
 800e7d6:	429c      	cmp	r4, r3
 800e7d8:	dd0d      	ble.n	800e7f6 <__ieee754_pow+0x116>
 800e7da:	2e00      	cmp	r6, #0
 800e7dc:	f280 8454 	bge.w	800f088 <__ieee754_pow+0x9a8>
 800e7e0:	f04f 0b00 	mov.w	fp, #0
 800e7e4:	f04f 0c00 	mov.w	ip, #0
 800e7e8:	4658      	mov	r0, fp
 800e7ea:	4661      	mov	r1, ip
 800e7ec:	b013      	add	sp, #76	; 0x4c
 800e7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7f2:	2302      	movs	r3, #2
 800e7f4:	e7e0      	b.n	800e7b8 <__ieee754_pow+0xd8>
 800e7f6:	2e00      	cmp	r6, #0
 800e7f8:	daf2      	bge.n	800e7e0 <__ieee754_pow+0x100>
 800e7fa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800e7fe:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800e802:	e7f1      	b.n	800e7e8 <__ieee754_pow+0x108>
 800e804:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800e808:	d108      	bne.n	800e81c <__ieee754_pow+0x13c>
 800e80a:	463a      	mov	r2, r7
 800e80c:	4643      	mov	r3, r8
 800e80e:	4638      	mov	r0, r7
 800e810:	4641      	mov	r1, r8
 800e812:	f7f1 fe61 	bl	80004d8 <__aeabi_dmul>
 800e816:	4683      	mov	fp, r0
 800e818:	468c      	mov	ip, r1
 800e81a:	e7e5      	b.n	800e7e8 <__ieee754_pow+0x108>
 800e81c:	4b3b      	ldr	r3, [pc, #236]	; (800e90c <__ieee754_pow+0x22c>)
 800e81e:	429e      	cmp	r6, r3
 800e820:	d10b      	bne.n	800e83a <__ieee754_pow+0x15a>
 800e822:	f1b9 0f00 	cmp.w	r9, #0
 800e826:	db08      	blt.n	800e83a <__ieee754_pow+0x15a>
 800e828:	4638      	mov	r0, r7
 800e82a:	4641      	mov	r1, r8
 800e82c:	b013      	add	sp, #76	; 0x4c
 800e82e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e832:	f000 bc6b 	b.w	800f10c <__ieee754_sqrt>
 800e836:	2300      	movs	r3, #0
 800e838:	9300      	str	r3, [sp, #0]
 800e83a:	4638      	mov	r0, r7
 800e83c:	4641      	mov	r1, r8
 800e83e:	f000 fd11 	bl	800f264 <fabs>
 800e842:	4683      	mov	fp, r0
 800e844:	468c      	mov	ip, r1
 800e846:	f1ba 0f00 	cmp.w	sl, #0
 800e84a:	d129      	bne.n	800e8a0 <__ieee754_pow+0x1c0>
 800e84c:	b124      	cbz	r4, 800e858 <__ieee754_pow+0x178>
 800e84e:	4b2d      	ldr	r3, [pc, #180]	; (800e904 <__ieee754_pow+0x224>)
 800e850:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800e854:	429a      	cmp	r2, r3
 800e856:	d123      	bne.n	800e8a0 <__ieee754_pow+0x1c0>
 800e858:	2e00      	cmp	r6, #0
 800e85a:	da07      	bge.n	800e86c <__ieee754_pow+0x18c>
 800e85c:	465a      	mov	r2, fp
 800e85e:	4663      	mov	r3, ip
 800e860:	2000      	movs	r0, #0
 800e862:	4928      	ldr	r1, [pc, #160]	; (800e904 <__ieee754_pow+0x224>)
 800e864:	f7f1 ff62 	bl	800072c <__aeabi_ddiv>
 800e868:	4683      	mov	fp, r0
 800e86a:	468c      	mov	ip, r1
 800e86c:	f1b9 0f00 	cmp.w	r9, #0
 800e870:	daba      	bge.n	800e7e8 <__ieee754_pow+0x108>
 800e872:	9b00      	ldr	r3, [sp, #0]
 800e874:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e878:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e87c:	4323      	orrs	r3, r4
 800e87e:	d108      	bne.n	800e892 <__ieee754_pow+0x1b2>
 800e880:	465a      	mov	r2, fp
 800e882:	4663      	mov	r3, ip
 800e884:	4658      	mov	r0, fp
 800e886:	4661      	mov	r1, ip
 800e888:	f7f1 fc6e 	bl	8000168 <__aeabi_dsub>
 800e88c:	4602      	mov	r2, r0
 800e88e:	460b      	mov	r3, r1
 800e890:	e78e      	b.n	800e7b0 <__ieee754_pow+0xd0>
 800e892:	9b00      	ldr	r3, [sp, #0]
 800e894:	2b01      	cmp	r3, #1
 800e896:	d1a7      	bne.n	800e7e8 <__ieee754_pow+0x108>
 800e898:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800e89c:	469c      	mov	ip, r3
 800e89e:	e7a3      	b.n	800e7e8 <__ieee754_pow+0x108>
 800e8a0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800e8a4:	3b01      	subs	r3, #1
 800e8a6:	930c      	str	r3, [sp, #48]	; 0x30
 800e8a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e8aa:	9b00      	ldr	r3, [sp, #0]
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	d104      	bne.n	800e8ba <__ieee754_pow+0x1da>
 800e8b0:	463a      	mov	r2, r7
 800e8b2:	4643      	mov	r3, r8
 800e8b4:	4638      	mov	r0, r7
 800e8b6:	4641      	mov	r1, r8
 800e8b8:	e7e6      	b.n	800e888 <__ieee754_pow+0x1a8>
 800e8ba:	4b15      	ldr	r3, [pc, #84]	; (800e910 <__ieee754_pow+0x230>)
 800e8bc:	429d      	cmp	r5, r3
 800e8be:	f340 80f9 	ble.w	800eab4 <__ieee754_pow+0x3d4>
 800e8c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e8c6:	429d      	cmp	r5, r3
 800e8c8:	4b0f      	ldr	r3, [pc, #60]	; (800e908 <__ieee754_pow+0x228>)
 800e8ca:	dd09      	ble.n	800e8e0 <__ieee754_pow+0x200>
 800e8cc:	429c      	cmp	r4, r3
 800e8ce:	dc0c      	bgt.n	800e8ea <__ieee754_pow+0x20a>
 800e8d0:	2e00      	cmp	r6, #0
 800e8d2:	da85      	bge.n	800e7e0 <__ieee754_pow+0x100>
 800e8d4:	a306      	add	r3, pc, #24	; (adr r3, 800e8f0 <__ieee754_pow+0x210>)
 800e8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8da:	4610      	mov	r0, r2
 800e8dc:	4619      	mov	r1, r3
 800e8de:	e798      	b.n	800e812 <__ieee754_pow+0x132>
 800e8e0:	429c      	cmp	r4, r3
 800e8e2:	dbf5      	blt.n	800e8d0 <__ieee754_pow+0x1f0>
 800e8e4:	4b07      	ldr	r3, [pc, #28]	; (800e904 <__ieee754_pow+0x224>)
 800e8e6:	429c      	cmp	r4, r3
 800e8e8:	dd14      	ble.n	800e914 <__ieee754_pow+0x234>
 800e8ea:	2e00      	cmp	r6, #0
 800e8ec:	dcf2      	bgt.n	800e8d4 <__ieee754_pow+0x1f4>
 800e8ee:	e777      	b.n	800e7e0 <__ieee754_pow+0x100>
 800e8f0:	8800759c 	.word	0x8800759c
 800e8f4:	7e37e43c 	.word	0x7e37e43c
 800e8f8:	7ff00000 	.word	0x7ff00000
 800e8fc:	0800fe57 	.word	0x0800fe57
 800e900:	433fffff 	.word	0x433fffff
 800e904:	3ff00000 	.word	0x3ff00000
 800e908:	3fefffff 	.word	0x3fefffff
 800e90c:	3fe00000 	.word	0x3fe00000
 800e910:	41e00000 	.word	0x41e00000
 800e914:	4661      	mov	r1, ip
 800e916:	2200      	movs	r2, #0
 800e918:	4658      	mov	r0, fp
 800e91a:	4b61      	ldr	r3, [pc, #388]	; (800eaa0 <__ieee754_pow+0x3c0>)
 800e91c:	f7f1 fc24 	bl	8000168 <__aeabi_dsub>
 800e920:	a355      	add	r3, pc, #340	; (adr r3, 800ea78 <__ieee754_pow+0x398>)
 800e922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e926:	4604      	mov	r4, r0
 800e928:	460d      	mov	r5, r1
 800e92a:	f7f1 fdd5 	bl	80004d8 <__aeabi_dmul>
 800e92e:	a354      	add	r3, pc, #336	; (adr r3, 800ea80 <__ieee754_pow+0x3a0>)
 800e930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e934:	4606      	mov	r6, r0
 800e936:	460f      	mov	r7, r1
 800e938:	4620      	mov	r0, r4
 800e93a:	4629      	mov	r1, r5
 800e93c:	f7f1 fdcc 	bl	80004d8 <__aeabi_dmul>
 800e940:	2200      	movs	r2, #0
 800e942:	4682      	mov	sl, r0
 800e944:	468b      	mov	fp, r1
 800e946:	4620      	mov	r0, r4
 800e948:	4629      	mov	r1, r5
 800e94a:	4b56      	ldr	r3, [pc, #344]	; (800eaa4 <__ieee754_pow+0x3c4>)
 800e94c:	f7f1 fdc4 	bl	80004d8 <__aeabi_dmul>
 800e950:	4602      	mov	r2, r0
 800e952:	460b      	mov	r3, r1
 800e954:	a14c      	add	r1, pc, #304	; (adr r1, 800ea88 <__ieee754_pow+0x3a8>)
 800e956:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e95a:	f7f1 fc05 	bl	8000168 <__aeabi_dsub>
 800e95e:	4622      	mov	r2, r4
 800e960:	462b      	mov	r3, r5
 800e962:	f7f1 fdb9 	bl	80004d8 <__aeabi_dmul>
 800e966:	4602      	mov	r2, r0
 800e968:	460b      	mov	r3, r1
 800e96a:	2000      	movs	r0, #0
 800e96c:	494e      	ldr	r1, [pc, #312]	; (800eaa8 <__ieee754_pow+0x3c8>)
 800e96e:	f7f1 fbfb 	bl	8000168 <__aeabi_dsub>
 800e972:	4622      	mov	r2, r4
 800e974:	462b      	mov	r3, r5
 800e976:	4680      	mov	r8, r0
 800e978:	4689      	mov	r9, r1
 800e97a:	4620      	mov	r0, r4
 800e97c:	4629      	mov	r1, r5
 800e97e:	f7f1 fdab 	bl	80004d8 <__aeabi_dmul>
 800e982:	4602      	mov	r2, r0
 800e984:	460b      	mov	r3, r1
 800e986:	4640      	mov	r0, r8
 800e988:	4649      	mov	r1, r9
 800e98a:	f7f1 fda5 	bl	80004d8 <__aeabi_dmul>
 800e98e:	a340      	add	r3, pc, #256	; (adr r3, 800ea90 <__ieee754_pow+0x3b0>)
 800e990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e994:	f7f1 fda0 	bl	80004d8 <__aeabi_dmul>
 800e998:	4602      	mov	r2, r0
 800e99a:	460b      	mov	r3, r1
 800e99c:	4650      	mov	r0, sl
 800e99e:	4659      	mov	r1, fp
 800e9a0:	f7f1 fbe2 	bl	8000168 <__aeabi_dsub>
 800e9a4:	f04f 0a00 	mov.w	sl, #0
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	460b      	mov	r3, r1
 800e9ac:	4604      	mov	r4, r0
 800e9ae:	460d      	mov	r5, r1
 800e9b0:	4630      	mov	r0, r6
 800e9b2:	4639      	mov	r1, r7
 800e9b4:	f7f1 fbda 	bl	800016c <__adddf3>
 800e9b8:	4632      	mov	r2, r6
 800e9ba:	463b      	mov	r3, r7
 800e9bc:	4650      	mov	r0, sl
 800e9be:	468b      	mov	fp, r1
 800e9c0:	f7f1 fbd2 	bl	8000168 <__aeabi_dsub>
 800e9c4:	4602      	mov	r2, r0
 800e9c6:	460b      	mov	r3, r1
 800e9c8:	4620      	mov	r0, r4
 800e9ca:	4629      	mov	r1, r5
 800e9cc:	f7f1 fbcc 	bl	8000168 <__aeabi_dsub>
 800e9d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e9d4:	9b00      	ldr	r3, [sp, #0]
 800e9d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e9d8:	3b01      	subs	r3, #1
 800e9da:	4313      	orrs	r3, r2
 800e9dc:	f04f 0600 	mov.w	r6, #0
 800e9e0:	f04f 0200 	mov.w	r2, #0
 800e9e4:	bf0c      	ite	eq
 800e9e6:	4b31      	ldreq	r3, [pc, #196]	; (800eaac <__ieee754_pow+0x3cc>)
 800e9e8:	4b2d      	ldrne	r3, [pc, #180]	; (800eaa0 <__ieee754_pow+0x3c0>)
 800e9ea:	4604      	mov	r4, r0
 800e9ec:	460d      	mov	r5, r1
 800e9ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9f2:	e9cd 2300 	strd	r2, r3, [sp]
 800e9f6:	4632      	mov	r2, r6
 800e9f8:	463b      	mov	r3, r7
 800e9fa:	f7f1 fbb5 	bl	8000168 <__aeabi_dsub>
 800e9fe:	4652      	mov	r2, sl
 800ea00:	465b      	mov	r3, fp
 800ea02:	f7f1 fd69 	bl	80004d8 <__aeabi_dmul>
 800ea06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ea0a:	4680      	mov	r8, r0
 800ea0c:	4689      	mov	r9, r1
 800ea0e:	4620      	mov	r0, r4
 800ea10:	4629      	mov	r1, r5
 800ea12:	f7f1 fd61 	bl	80004d8 <__aeabi_dmul>
 800ea16:	4602      	mov	r2, r0
 800ea18:	460b      	mov	r3, r1
 800ea1a:	4640      	mov	r0, r8
 800ea1c:	4649      	mov	r1, r9
 800ea1e:	f7f1 fba5 	bl	800016c <__adddf3>
 800ea22:	4632      	mov	r2, r6
 800ea24:	463b      	mov	r3, r7
 800ea26:	4680      	mov	r8, r0
 800ea28:	4689      	mov	r9, r1
 800ea2a:	4650      	mov	r0, sl
 800ea2c:	4659      	mov	r1, fp
 800ea2e:	f7f1 fd53 	bl	80004d8 <__aeabi_dmul>
 800ea32:	4604      	mov	r4, r0
 800ea34:	460d      	mov	r5, r1
 800ea36:	460b      	mov	r3, r1
 800ea38:	4602      	mov	r2, r0
 800ea3a:	4649      	mov	r1, r9
 800ea3c:	4640      	mov	r0, r8
 800ea3e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ea42:	f7f1 fb93 	bl	800016c <__adddf3>
 800ea46:	4b1a      	ldr	r3, [pc, #104]	; (800eab0 <__ieee754_pow+0x3d0>)
 800ea48:	4682      	mov	sl, r0
 800ea4a:	4299      	cmp	r1, r3
 800ea4c:	460f      	mov	r7, r1
 800ea4e:	460e      	mov	r6, r1
 800ea50:	f340 82ed 	ble.w	800f02e <__ieee754_pow+0x94e>
 800ea54:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ea58:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ea5c:	4303      	orrs	r3, r0
 800ea5e:	f000 81e7 	beq.w	800ee30 <__ieee754_pow+0x750>
 800ea62:	a30d      	add	r3, pc, #52	; (adr r3, 800ea98 <__ieee754_pow+0x3b8>)
 800ea64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ea6c:	f7f1 fd34 	bl	80004d8 <__aeabi_dmul>
 800ea70:	a309      	add	r3, pc, #36	; (adr r3, 800ea98 <__ieee754_pow+0x3b8>)
 800ea72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea76:	e6cc      	b.n	800e812 <__ieee754_pow+0x132>
 800ea78:	60000000 	.word	0x60000000
 800ea7c:	3ff71547 	.word	0x3ff71547
 800ea80:	f85ddf44 	.word	0xf85ddf44
 800ea84:	3e54ae0b 	.word	0x3e54ae0b
 800ea88:	55555555 	.word	0x55555555
 800ea8c:	3fd55555 	.word	0x3fd55555
 800ea90:	652b82fe 	.word	0x652b82fe
 800ea94:	3ff71547 	.word	0x3ff71547
 800ea98:	8800759c 	.word	0x8800759c
 800ea9c:	7e37e43c 	.word	0x7e37e43c
 800eaa0:	3ff00000 	.word	0x3ff00000
 800eaa4:	3fd00000 	.word	0x3fd00000
 800eaa8:	3fe00000 	.word	0x3fe00000
 800eaac:	bff00000 	.word	0xbff00000
 800eab0:	408fffff 	.word	0x408fffff
 800eab4:	4bd4      	ldr	r3, [pc, #848]	; (800ee08 <__ieee754_pow+0x728>)
 800eab6:	2200      	movs	r2, #0
 800eab8:	ea09 0303 	and.w	r3, r9, r3
 800eabc:	b943      	cbnz	r3, 800ead0 <__ieee754_pow+0x3f0>
 800eabe:	4658      	mov	r0, fp
 800eac0:	4661      	mov	r1, ip
 800eac2:	4bd2      	ldr	r3, [pc, #840]	; (800ee0c <__ieee754_pow+0x72c>)
 800eac4:	f7f1 fd08 	bl	80004d8 <__aeabi_dmul>
 800eac8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800eacc:	4683      	mov	fp, r0
 800eace:	460c      	mov	r4, r1
 800ead0:	1523      	asrs	r3, r4, #20
 800ead2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ead6:	4413      	add	r3, r2
 800ead8:	930b      	str	r3, [sp, #44]	; 0x2c
 800eada:	4bcd      	ldr	r3, [pc, #820]	; (800ee10 <__ieee754_pow+0x730>)
 800eadc:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800eae0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800eae4:	429c      	cmp	r4, r3
 800eae6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800eaea:	dd08      	ble.n	800eafe <__ieee754_pow+0x41e>
 800eaec:	4bc9      	ldr	r3, [pc, #804]	; (800ee14 <__ieee754_pow+0x734>)
 800eaee:	429c      	cmp	r4, r3
 800eaf0:	f340 819c 	ble.w	800ee2c <__ieee754_pow+0x74c>
 800eaf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eaf6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800eafa:	3301      	adds	r3, #1
 800eafc:	930b      	str	r3, [sp, #44]	; 0x2c
 800eafe:	2600      	movs	r6, #0
 800eb00:	00f3      	lsls	r3, r6, #3
 800eb02:	930d      	str	r3, [sp, #52]	; 0x34
 800eb04:	4bc4      	ldr	r3, [pc, #784]	; (800ee18 <__ieee754_pow+0x738>)
 800eb06:	4658      	mov	r0, fp
 800eb08:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800eb0c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800eb10:	4629      	mov	r1, r5
 800eb12:	461a      	mov	r2, r3
 800eb14:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800eb18:	4623      	mov	r3, r4
 800eb1a:	f7f1 fb25 	bl	8000168 <__aeabi_dsub>
 800eb1e:	46da      	mov	sl, fp
 800eb20:	462b      	mov	r3, r5
 800eb22:	4652      	mov	r2, sl
 800eb24:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800eb28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eb2c:	f7f1 fb1e 	bl	800016c <__adddf3>
 800eb30:	4602      	mov	r2, r0
 800eb32:	460b      	mov	r3, r1
 800eb34:	2000      	movs	r0, #0
 800eb36:	49b9      	ldr	r1, [pc, #740]	; (800ee1c <__ieee754_pow+0x73c>)
 800eb38:	f7f1 fdf8 	bl	800072c <__aeabi_ddiv>
 800eb3c:	4602      	mov	r2, r0
 800eb3e:	460b      	mov	r3, r1
 800eb40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800eb44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800eb48:	f7f1 fcc6 	bl	80004d8 <__aeabi_dmul>
 800eb4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800eb50:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800eb54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800eb58:	2300      	movs	r3, #0
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	46ab      	mov	fp, r5
 800eb5e:	106d      	asrs	r5, r5, #1
 800eb60:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800eb64:	9304      	str	r3, [sp, #16]
 800eb66:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800eb6a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800eb6e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800eb72:	4640      	mov	r0, r8
 800eb74:	4649      	mov	r1, r9
 800eb76:	4614      	mov	r4, r2
 800eb78:	461d      	mov	r5, r3
 800eb7a:	f7f1 fcad 	bl	80004d8 <__aeabi_dmul>
 800eb7e:	4602      	mov	r2, r0
 800eb80:	460b      	mov	r3, r1
 800eb82:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800eb86:	f7f1 faef 	bl	8000168 <__aeabi_dsub>
 800eb8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800eb8e:	4606      	mov	r6, r0
 800eb90:	460f      	mov	r7, r1
 800eb92:	4620      	mov	r0, r4
 800eb94:	4629      	mov	r1, r5
 800eb96:	f7f1 fae7 	bl	8000168 <__aeabi_dsub>
 800eb9a:	4602      	mov	r2, r0
 800eb9c:	460b      	mov	r3, r1
 800eb9e:	4650      	mov	r0, sl
 800eba0:	4659      	mov	r1, fp
 800eba2:	f7f1 fae1 	bl	8000168 <__aeabi_dsub>
 800eba6:	4642      	mov	r2, r8
 800eba8:	464b      	mov	r3, r9
 800ebaa:	f7f1 fc95 	bl	80004d8 <__aeabi_dmul>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	460b      	mov	r3, r1
 800ebb2:	4630      	mov	r0, r6
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	f7f1 fad7 	bl	8000168 <__aeabi_dsub>
 800ebba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ebbe:	f7f1 fc8b 	bl	80004d8 <__aeabi_dmul>
 800ebc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ebca:	4610      	mov	r0, r2
 800ebcc:	4619      	mov	r1, r3
 800ebce:	f7f1 fc83 	bl	80004d8 <__aeabi_dmul>
 800ebd2:	a37b      	add	r3, pc, #492	; (adr r3, 800edc0 <__ieee754_pow+0x6e0>)
 800ebd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd8:	4604      	mov	r4, r0
 800ebda:	460d      	mov	r5, r1
 800ebdc:	f7f1 fc7c 	bl	80004d8 <__aeabi_dmul>
 800ebe0:	a379      	add	r3, pc, #484	; (adr r3, 800edc8 <__ieee754_pow+0x6e8>)
 800ebe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebe6:	f7f1 fac1 	bl	800016c <__adddf3>
 800ebea:	4622      	mov	r2, r4
 800ebec:	462b      	mov	r3, r5
 800ebee:	f7f1 fc73 	bl	80004d8 <__aeabi_dmul>
 800ebf2:	a377      	add	r3, pc, #476	; (adr r3, 800edd0 <__ieee754_pow+0x6f0>)
 800ebf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebf8:	f7f1 fab8 	bl	800016c <__adddf3>
 800ebfc:	4622      	mov	r2, r4
 800ebfe:	462b      	mov	r3, r5
 800ec00:	f7f1 fc6a 	bl	80004d8 <__aeabi_dmul>
 800ec04:	a374      	add	r3, pc, #464	; (adr r3, 800edd8 <__ieee754_pow+0x6f8>)
 800ec06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec0a:	f7f1 faaf 	bl	800016c <__adddf3>
 800ec0e:	4622      	mov	r2, r4
 800ec10:	462b      	mov	r3, r5
 800ec12:	f7f1 fc61 	bl	80004d8 <__aeabi_dmul>
 800ec16:	a372      	add	r3, pc, #456	; (adr r3, 800ede0 <__ieee754_pow+0x700>)
 800ec18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec1c:	f7f1 faa6 	bl	800016c <__adddf3>
 800ec20:	4622      	mov	r2, r4
 800ec22:	462b      	mov	r3, r5
 800ec24:	f7f1 fc58 	bl	80004d8 <__aeabi_dmul>
 800ec28:	a36f      	add	r3, pc, #444	; (adr r3, 800ede8 <__ieee754_pow+0x708>)
 800ec2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec2e:	f7f1 fa9d 	bl	800016c <__adddf3>
 800ec32:	4622      	mov	r2, r4
 800ec34:	4606      	mov	r6, r0
 800ec36:	460f      	mov	r7, r1
 800ec38:	462b      	mov	r3, r5
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	f7f1 fc4b 	bl	80004d8 <__aeabi_dmul>
 800ec42:	4602      	mov	r2, r0
 800ec44:	460b      	mov	r3, r1
 800ec46:	4630      	mov	r0, r6
 800ec48:	4639      	mov	r1, r7
 800ec4a:	f7f1 fc45 	bl	80004d8 <__aeabi_dmul>
 800ec4e:	4604      	mov	r4, r0
 800ec50:	460d      	mov	r5, r1
 800ec52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec56:	4642      	mov	r2, r8
 800ec58:	464b      	mov	r3, r9
 800ec5a:	f7f1 fa87 	bl	800016c <__adddf3>
 800ec5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ec62:	f7f1 fc39 	bl	80004d8 <__aeabi_dmul>
 800ec66:	4622      	mov	r2, r4
 800ec68:	462b      	mov	r3, r5
 800ec6a:	f7f1 fa7f 	bl	800016c <__adddf3>
 800ec6e:	4642      	mov	r2, r8
 800ec70:	4606      	mov	r6, r0
 800ec72:	460f      	mov	r7, r1
 800ec74:	464b      	mov	r3, r9
 800ec76:	4640      	mov	r0, r8
 800ec78:	4649      	mov	r1, r9
 800ec7a:	f7f1 fc2d 	bl	80004d8 <__aeabi_dmul>
 800ec7e:	2200      	movs	r2, #0
 800ec80:	4b67      	ldr	r3, [pc, #412]	; (800ee20 <__ieee754_pow+0x740>)
 800ec82:	4682      	mov	sl, r0
 800ec84:	468b      	mov	fp, r1
 800ec86:	f7f1 fa71 	bl	800016c <__adddf3>
 800ec8a:	4632      	mov	r2, r6
 800ec8c:	463b      	mov	r3, r7
 800ec8e:	f7f1 fa6d 	bl	800016c <__adddf3>
 800ec92:	9c04      	ldr	r4, [sp, #16]
 800ec94:	460d      	mov	r5, r1
 800ec96:	4622      	mov	r2, r4
 800ec98:	460b      	mov	r3, r1
 800ec9a:	4640      	mov	r0, r8
 800ec9c:	4649      	mov	r1, r9
 800ec9e:	f7f1 fc1b 	bl	80004d8 <__aeabi_dmul>
 800eca2:	2200      	movs	r2, #0
 800eca4:	4680      	mov	r8, r0
 800eca6:	4689      	mov	r9, r1
 800eca8:	4620      	mov	r0, r4
 800ecaa:	4629      	mov	r1, r5
 800ecac:	4b5c      	ldr	r3, [pc, #368]	; (800ee20 <__ieee754_pow+0x740>)
 800ecae:	f7f1 fa5b 	bl	8000168 <__aeabi_dsub>
 800ecb2:	4652      	mov	r2, sl
 800ecb4:	465b      	mov	r3, fp
 800ecb6:	f7f1 fa57 	bl	8000168 <__aeabi_dsub>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	4639      	mov	r1, r7
 800ecc2:	f7f1 fa51 	bl	8000168 <__aeabi_dsub>
 800ecc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ecca:	f7f1 fc05 	bl	80004d8 <__aeabi_dmul>
 800ecce:	4622      	mov	r2, r4
 800ecd0:	4606      	mov	r6, r0
 800ecd2:	460f      	mov	r7, r1
 800ecd4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ecd8:	462b      	mov	r3, r5
 800ecda:	f7f1 fbfd 	bl	80004d8 <__aeabi_dmul>
 800ecde:	4602      	mov	r2, r0
 800ece0:	460b      	mov	r3, r1
 800ece2:	4630      	mov	r0, r6
 800ece4:	4639      	mov	r1, r7
 800ece6:	f7f1 fa41 	bl	800016c <__adddf3>
 800ecea:	4606      	mov	r6, r0
 800ecec:	460f      	mov	r7, r1
 800ecee:	4602      	mov	r2, r0
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	4640      	mov	r0, r8
 800ecf4:	4649      	mov	r1, r9
 800ecf6:	f7f1 fa39 	bl	800016c <__adddf3>
 800ecfa:	a33d      	add	r3, pc, #244	; (adr r3, 800edf0 <__ieee754_pow+0x710>)
 800ecfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed00:	9c04      	ldr	r4, [sp, #16]
 800ed02:	460d      	mov	r5, r1
 800ed04:	4620      	mov	r0, r4
 800ed06:	f7f1 fbe7 	bl	80004d8 <__aeabi_dmul>
 800ed0a:	4642      	mov	r2, r8
 800ed0c:	464b      	mov	r3, r9
 800ed0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ed12:	4620      	mov	r0, r4
 800ed14:	4629      	mov	r1, r5
 800ed16:	f7f1 fa27 	bl	8000168 <__aeabi_dsub>
 800ed1a:	4602      	mov	r2, r0
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	4630      	mov	r0, r6
 800ed20:	4639      	mov	r1, r7
 800ed22:	f7f1 fa21 	bl	8000168 <__aeabi_dsub>
 800ed26:	a334      	add	r3, pc, #208	; (adr r3, 800edf8 <__ieee754_pow+0x718>)
 800ed28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed2c:	f7f1 fbd4 	bl	80004d8 <__aeabi_dmul>
 800ed30:	a333      	add	r3, pc, #204	; (adr r3, 800ee00 <__ieee754_pow+0x720>)
 800ed32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed36:	4606      	mov	r6, r0
 800ed38:	460f      	mov	r7, r1
 800ed3a:	4620      	mov	r0, r4
 800ed3c:	4629      	mov	r1, r5
 800ed3e:	f7f1 fbcb 	bl	80004d8 <__aeabi_dmul>
 800ed42:	4602      	mov	r2, r0
 800ed44:	460b      	mov	r3, r1
 800ed46:	4630      	mov	r0, r6
 800ed48:	4639      	mov	r1, r7
 800ed4a:	f7f1 fa0f 	bl	800016c <__adddf3>
 800ed4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed50:	4b34      	ldr	r3, [pc, #208]	; (800ee24 <__ieee754_pow+0x744>)
 800ed52:	4413      	add	r3, r2
 800ed54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed58:	f7f1 fa08 	bl	800016c <__adddf3>
 800ed5c:	4680      	mov	r8, r0
 800ed5e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ed60:	4689      	mov	r9, r1
 800ed62:	f7f1 fb4f 	bl	8000404 <__aeabi_i2d>
 800ed66:	4604      	mov	r4, r0
 800ed68:	460d      	mov	r5, r1
 800ed6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed6c:	4b2e      	ldr	r3, [pc, #184]	; (800ee28 <__ieee754_pow+0x748>)
 800ed6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ed72:	4413      	add	r3, r2
 800ed74:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ed78:	4642      	mov	r2, r8
 800ed7a:	464b      	mov	r3, r9
 800ed7c:	f7f1 f9f6 	bl	800016c <__adddf3>
 800ed80:	4632      	mov	r2, r6
 800ed82:	463b      	mov	r3, r7
 800ed84:	f7f1 f9f2 	bl	800016c <__adddf3>
 800ed88:	4622      	mov	r2, r4
 800ed8a:	462b      	mov	r3, r5
 800ed8c:	f7f1 f9ee 	bl	800016c <__adddf3>
 800ed90:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ed94:	4622      	mov	r2, r4
 800ed96:	462b      	mov	r3, r5
 800ed98:	4650      	mov	r0, sl
 800ed9a:	468b      	mov	fp, r1
 800ed9c:	f7f1 f9e4 	bl	8000168 <__aeabi_dsub>
 800eda0:	4632      	mov	r2, r6
 800eda2:	463b      	mov	r3, r7
 800eda4:	f7f1 f9e0 	bl	8000168 <__aeabi_dsub>
 800eda8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800edac:	f7f1 f9dc 	bl	8000168 <__aeabi_dsub>
 800edb0:	4602      	mov	r2, r0
 800edb2:	460b      	mov	r3, r1
 800edb4:	4640      	mov	r0, r8
 800edb6:	4649      	mov	r1, r9
 800edb8:	e608      	b.n	800e9cc <__ieee754_pow+0x2ec>
 800edba:	bf00      	nop
 800edbc:	f3af 8000 	nop.w
 800edc0:	4a454eef 	.word	0x4a454eef
 800edc4:	3fca7e28 	.word	0x3fca7e28
 800edc8:	93c9db65 	.word	0x93c9db65
 800edcc:	3fcd864a 	.word	0x3fcd864a
 800edd0:	a91d4101 	.word	0xa91d4101
 800edd4:	3fd17460 	.word	0x3fd17460
 800edd8:	518f264d 	.word	0x518f264d
 800eddc:	3fd55555 	.word	0x3fd55555
 800ede0:	db6fabff 	.word	0xdb6fabff
 800ede4:	3fdb6db6 	.word	0x3fdb6db6
 800ede8:	33333303 	.word	0x33333303
 800edec:	3fe33333 	.word	0x3fe33333
 800edf0:	e0000000 	.word	0xe0000000
 800edf4:	3feec709 	.word	0x3feec709
 800edf8:	dc3a03fd 	.word	0xdc3a03fd
 800edfc:	3feec709 	.word	0x3feec709
 800ee00:	145b01f5 	.word	0x145b01f5
 800ee04:	be3e2fe0 	.word	0xbe3e2fe0
 800ee08:	7ff00000 	.word	0x7ff00000
 800ee0c:	43400000 	.word	0x43400000
 800ee10:	0003988e 	.word	0x0003988e
 800ee14:	000bb679 	.word	0x000bb679
 800ee18:	0800ff68 	.word	0x0800ff68
 800ee1c:	3ff00000 	.word	0x3ff00000
 800ee20:	40080000 	.word	0x40080000
 800ee24:	0800ff88 	.word	0x0800ff88
 800ee28:	0800ff78 	.word	0x0800ff78
 800ee2c:	2601      	movs	r6, #1
 800ee2e:	e667      	b.n	800eb00 <__ieee754_pow+0x420>
 800ee30:	a39d      	add	r3, pc, #628	; (adr r3, 800f0a8 <__ieee754_pow+0x9c8>)
 800ee32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee36:	4640      	mov	r0, r8
 800ee38:	4649      	mov	r1, r9
 800ee3a:	f7f1 f997 	bl	800016c <__adddf3>
 800ee3e:	4622      	mov	r2, r4
 800ee40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee44:	462b      	mov	r3, r5
 800ee46:	4650      	mov	r0, sl
 800ee48:	4639      	mov	r1, r7
 800ee4a:	f7f1 f98d 	bl	8000168 <__aeabi_dsub>
 800ee4e:	4602      	mov	r2, r0
 800ee50:	460b      	mov	r3, r1
 800ee52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee56:	f7f1 fdcf 	bl	80009f8 <__aeabi_dcmpgt>
 800ee5a:	2800      	cmp	r0, #0
 800ee5c:	f47f ae01 	bne.w	800ea62 <__ieee754_pow+0x382>
 800ee60:	4aa5      	ldr	r2, [pc, #660]	; (800f0f8 <__ieee754_pow+0xa18>)
 800ee62:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ee66:	4293      	cmp	r3, r2
 800ee68:	f340 8103 	ble.w	800f072 <__ieee754_pow+0x992>
 800ee6c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ee70:	2000      	movs	r0, #0
 800ee72:	151b      	asrs	r3, r3, #20
 800ee74:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ee78:	fa4a f303 	asr.w	r3, sl, r3
 800ee7c:	4433      	add	r3, r6
 800ee7e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ee82:	4f9e      	ldr	r7, [pc, #632]	; (800f0fc <__ieee754_pow+0xa1c>)
 800ee84:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ee88:	4117      	asrs	r7, r2
 800ee8a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ee8e:	ea23 0107 	bic.w	r1, r3, r7
 800ee92:	f1c2 0214 	rsb	r2, r2, #20
 800ee96:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ee9a:	460b      	mov	r3, r1
 800ee9c:	fa4a fa02 	asr.w	sl, sl, r2
 800eea0:	2e00      	cmp	r6, #0
 800eea2:	4602      	mov	r2, r0
 800eea4:	4629      	mov	r1, r5
 800eea6:	4620      	mov	r0, r4
 800eea8:	bfb8      	it	lt
 800eeaa:	f1ca 0a00 	rsblt	sl, sl, #0
 800eeae:	f7f1 f95b 	bl	8000168 <__aeabi_dsub>
 800eeb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eeb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eeba:	2400      	movs	r4, #0
 800eebc:	4642      	mov	r2, r8
 800eebe:	464b      	mov	r3, r9
 800eec0:	f7f1 f954 	bl	800016c <__adddf3>
 800eec4:	a37a      	add	r3, pc, #488	; (adr r3, 800f0b0 <__ieee754_pow+0x9d0>)
 800eec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeca:	4620      	mov	r0, r4
 800eecc:	460d      	mov	r5, r1
 800eece:	f7f1 fb03 	bl	80004d8 <__aeabi_dmul>
 800eed2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eed6:	4606      	mov	r6, r0
 800eed8:	460f      	mov	r7, r1
 800eeda:	4620      	mov	r0, r4
 800eedc:	4629      	mov	r1, r5
 800eede:	f7f1 f943 	bl	8000168 <__aeabi_dsub>
 800eee2:	4602      	mov	r2, r0
 800eee4:	460b      	mov	r3, r1
 800eee6:	4640      	mov	r0, r8
 800eee8:	4649      	mov	r1, r9
 800eeea:	f7f1 f93d 	bl	8000168 <__aeabi_dsub>
 800eeee:	a372      	add	r3, pc, #456	; (adr r3, 800f0b8 <__ieee754_pow+0x9d8>)
 800eef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef4:	f7f1 faf0 	bl	80004d8 <__aeabi_dmul>
 800eef8:	a371      	add	r3, pc, #452	; (adr r3, 800f0c0 <__ieee754_pow+0x9e0>)
 800eefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eefe:	4680      	mov	r8, r0
 800ef00:	4689      	mov	r9, r1
 800ef02:	4620      	mov	r0, r4
 800ef04:	4629      	mov	r1, r5
 800ef06:	f7f1 fae7 	bl	80004d8 <__aeabi_dmul>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	4640      	mov	r0, r8
 800ef10:	4649      	mov	r1, r9
 800ef12:	f7f1 f92b 	bl	800016c <__adddf3>
 800ef16:	4604      	mov	r4, r0
 800ef18:	460d      	mov	r5, r1
 800ef1a:	4602      	mov	r2, r0
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	4630      	mov	r0, r6
 800ef20:	4639      	mov	r1, r7
 800ef22:	f7f1 f923 	bl	800016c <__adddf3>
 800ef26:	4632      	mov	r2, r6
 800ef28:	463b      	mov	r3, r7
 800ef2a:	4680      	mov	r8, r0
 800ef2c:	4689      	mov	r9, r1
 800ef2e:	f7f1 f91b 	bl	8000168 <__aeabi_dsub>
 800ef32:	4602      	mov	r2, r0
 800ef34:	460b      	mov	r3, r1
 800ef36:	4620      	mov	r0, r4
 800ef38:	4629      	mov	r1, r5
 800ef3a:	f7f1 f915 	bl	8000168 <__aeabi_dsub>
 800ef3e:	4642      	mov	r2, r8
 800ef40:	4606      	mov	r6, r0
 800ef42:	460f      	mov	r7, r1
 800ef44:	464b      	mov	r3, r9
 800ef46:	4640      	mov	r0, r8
 800ef48:	4649      	mov	r1, r9
 800ef4a:	f7f1 fac5 	bl	80004d8 <__aeabi_dmul>
 800ef4e:	a35e      	add	r3, pc, #376	; (adr r3, 800f0c8 <__ieee754_pow+0x9e8>)
 800ef50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef54:	4604      	mov	r4, r0
 800ef56:	460d      	mov	r5, r1
 800ef58:	f7f1 fabe 	bl	80004d8 <__aeabi_dmul>
 800ef5c:	a35c      	add	r3, pc, #368	; (adr r3, 800f0d0 <__ieee754_pow+0x9f0>)
 800ef5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef62:	f7f1 f901 	bl	8000168 <__aeabi_dsub>
 800ef66:	4622      	mov	r2, r4
 800ef68:	462b      	mov	r3, r5
 800ef6a:	f7f1 fab5 	bl	80004d8 <__aeabi_dmul>
 800ef6e:	a35a      	add	r3, pc, #360	; (adr r3, 800f0d8 <__ieee754_pow+0x9f8>)
 800ef70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef74:	f7f1 f8fa 	bl	800016c <__adddf3>
 800ef78:	4622      	mov	r2, r4
 800ef7a:	462b      	mov	r3, r5
 800ef7c:	f7f1 faac 	bl	80004d8 <__aeabi_dmul>
 800ef80:	a357      	add	r3, pc, #348	; (adr r3, 800f0e0 <__ieee754_pow+0xa00>)
 800ef82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef86:	f7f1 f8ef 	bl	8000168 <__aeabi_dsub>
 800ef8a:	4622      	mov	r2, r4
 800ef8c:	462b      	mov	r3, r5
 800ef8e:	f7f1 faa3 	bl	80004d8 <__aeabi_dmul>
 800ef92:	a355      	add	r3, pc, #340	; (adr r3, 800f0e8 <__ieee754_pow+0xa08>)
 800ef94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef98:	f7f1 f8e8 	bl	800016c <__adddf3>
 800ef9c:	4622      	mov	r2, r4
 800ef9e:	462b      	mov	r3, r5
 800efa0:	f7f1 fa9a 	bl	80004d8 <__aeabi_dmul>
 800efa4:	4602      	mov	r2, r0
 800efa6:	460b      	mov	r3, r1
 800efa8:	4640      	mov	r0, r8
 800efaa:	4649      	mov	r1, r9
 800efac:	f7f1 f8dc 	bl	8000168 <__aeabi_dsub>
 800efb0:	4604      	mov	r4, r0
 800efb2:	460d      	mov	r5, r1
 800efb4:	4602      	mov	r2, r0
 800efb6:	460b      	mov	r3, r1
 800efb8:	4640      	mov	r0, r8
 800efba:	4649      	mov	r1, r9
 800efbc:	f7f1 fa8c 	bl	80004d8 <__aeabi_dmul>
 800efc0:	2200      	movs	r2, #0
 800efc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800efc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800efca:	4620      	mov	r0, r4
 800efcc:	4629      	mov	r1, r5
 800efce:	f7f1 f8cb 	bl	8000168 <__aeabi_dsub>
 800efd2:	4602      	mov	r2, r0
 800efd4:	460b      	mov	r3, r1
 800efd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800efda:	f7f1 fba7 	bl	800072c <__aeabi_ddiv>
 800efde:	4632      	mov	r2, r6
 800efe0:	4604      	mov	r4, r0
 800efe2:	460d      	mov	r5, r1
 800efe4:	463b      	mov	r3, r7
 800efe6:	4640      	mov	r0, r8
 800efe8:	4649      	mov	r1, r9
 800efea:	f7f1 fa75 	bl	80004d8 <__aeabi_dmul>
 800efee:	4632      	mov	r2, r6
 800eff0:	463b      	mov	r3, r7
 800eff2:	f7f1 f8bb 	bl	800016c <__adddf3>
 800eff6:	4602      	mov	r2, r0
 800eff8:	460b      	mov	r3, r1
 800effa:	4620      	mov	r0, r4
 800effc:	4629      	mov	r1, r5
 800effe:	f7f1 f8b3 	bl	8000168 <__aeabi_dsub>
 800f002:	4642      	mov	r2, r8
 800f004:	464b      	mov	r3, r9
 800f006:	f7f1 f8af 	bl	8000168 <__aeabi_dsub>
 800f00a:	4602      	mov	r2, r0
 800f00c:	460b      	mov	r3, r1
 800f00e:	2000      	movs	r0, #0
 800f010:	493b      	ldr	r1, [pc, #236]	; (800f100 <__ieee754_pow+0xa20>)
 800f012:	f7f1 f8a9 	bl	8000168 <__aeabi_dsub>
 800f016:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f01a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f01e:	da2b      	bge.n	800f078 <__ieee754_pow+0x998>
 800f020:	4652      	mov	r2, sl
 800f022:	f000 f9b9 	bl	800f398 <scalbn>
 800f026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f02a:	f7ff bbf2 	b.w	800e812 <__ieee754_pow+0x132>
 800f02e:	4b35      	ldr	r3, [pc, #212]	; (800f104 <__ieee754_pow+0xa24>)
 800f030:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f034:	429f      	cmp	r7, r3
 800f036:	f77f af13 	ble.w	800ee60 <__ieee754_pow+0x780>
 800f03a:	4b33      	ldr	r3, [pc, #204]	; (800f108 <__ieee754_pow+0xa28>)
 800f03c:	440b      	add	r3, r1
 800f03e:	4303      	orrs	r3, r0
 800f040:	d00b      	beq.n	800f05a <__ieee754_pow+0x97a>
 800f042:	a32b      	add	r3, pc, #172	; (adr r3, 800f0f0 <__ieee754_pow+0xa10>)
 800f044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f048:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f04c:	f7f1 fa44 	bl	80004d8 <__aeabi_dmul>
 800f050:	a327      	add	r3, pc, #156	; (adr r3, 800f0f0 <__ieee754_pow+0xa10>)
 800f052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f056:	f7ff bbdc 	b.w	800e812 <__ieee754_pow+0x132>
 800f05a:	4622      	mov	r2, r4
 800f05c:	462b      	mov	r3, r5
 800f05e:	f7f1 f883 	bl	8000168 <__aeabi_dsub>
 800f062:	4642      	mov	r2, r8
 800f064:	464b      	mov	r3, r9
 800f066:	f7f1 fcbd 	bl	80009e4 <__aeabi_dcmpge>
 800f06a:	2800      	cmp	r0, #0
 800f06c:	f43f aef8 	beq.w	800ee60 <__ieee754_pow+0x780>
 800f070:	e7e7      	b.n	800f042 <__ieee754_pow+0x962>
 800f072:	f04f 0a00 	mov.w	sl, #0
 800f076:	e71e      	b.n	800eeb6 <__ieee754_pow+0x7d6>
 800f078:	4621      	mov	r1, r4
 800f07a:	e7d4      	b.n	800f026 <__ieee754_pow+0x946>
 800f07c:	f04f 0b00 	mov.w	fp, #0
 800f080:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f100 <__ieee754_pow+0xa20>
 800f084:	f7ff bbb0 	b.w	800e7e8 <__ieee754_pow+0x108>
 800f088:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f08c:	f7ff bbac 	b.w	800e7e8 <__ieee754_pow+0x108>
 800f090:	4638      	mov	r0, r7
 800f092:	4641      	mov	r1, r8
 800f094:	f7ff bbbf 	b.w	800e816 <__ieee754_pow+0x136>
 800f098:	9200      	str	r2, [sp, #0]
 800f09a:	f7ff bb7f 	b.w	800e79c <__ieee754_pow+0xbc>
 800f09e:	2300      	movs	r3, #0
 800f0a0:	f7ff bb69 	b.w	800e776 <__ieee754_pow+0x96>
 800f0a4:	f3af 8000 	nop.w
 800f0a8:	652b82fe 	.word	0x652b82fe
 800f0ac:	3c971547 	.word	0x3c971547
 800f0b0:	00000000 	.word	0x00000000
 800f0b4:	3fe62e43 	.word	0x3fe62e43
 800f0b8:	fefa39ef 	.word	0xfefa39ef
 800f0bc:	3fe62e42 	.word	0x3fe62e42
 800f0c0:	0ca86c39 	.word	0x0ca86c39
 800f0c4:	be205c61 	.word	0xbe205c61
 800f0c8:	72bea4d0 	.word	0x72bea4d0
 800f0cc:	3e663769 	.word	0x3e663769
 800f0d0:	c5d26bf1 	.word	0xc5d26bf1
 800f0d4:	3ebbbd41 	.word	0x3ebbbd41
 800f0d8:	af25de2c 	.word	0xaf25de2c
 800f0dc:	3f11566a 	.word	0x3f11566a
 800f0e0:	16bebd93 	.word	0x16bebd93
 800f0e4:	3f66c16c 	.word	0x3f66c16c
 800f0e8:	5555553e 	.word	0x5555553e
 800f0ec:	3fc55555 	.word	0x3fc55555
 800f0f0:	c2f8f359 	.word	0xc2f8f359
 800f0f4:	01a56e1f 	.word	0x01a56e1f
 800f0f8:	3fe00000 	.word	0x3fe00000
 800f0fc:	000fffff 	.word	0x000fffff
 800f100:	3ff00000 	.word	0x3ff00000
 800f104:	4090cbff 	.word	0x4090cbff
 800f108:	3f6f3400 	.word	0x3f6f3400

0800f10c <__ieee754_sqrt>:
 800f10c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800f260 <__ieee754_sqrt+0x154>
 800f110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f114:	ea3c 0c01 	bics.w	ip, ip, r1
 800f118:	460b      	mov	r3, r1
 800f11a:	4606      	mov	r6, r0
 800f11c:	460d      	mov	r5, r1
 800f11e:	460a      	mov	r2, r1
 800f120:	4607      	mov	r7, r0
 800f122:	4604      	mov	r4, r0
 800f124:	d10e      	bne.n	800f144 <__ieee754_sqrt+0x38>
 800f126:	4602      	mov	r2, r0
 800f128:	f7f1 f9d6 	bl	80004d8 <__aeabi_dmul>
 800f12c:	4602      	mov	r2, r0
 800f12e:	460b      	mov	r3, r1
 800f130:	4630      	mov	r0, r6
 800f132:	4629      	mov	r1, r5
 800f134:	f7f1 f81a 	bl	800016c <__adddf3>
 800f138:	4606      	mov	r6, r0
 800f13a:	460d      	mov	r5, r1
 800f13c:	4630      	mov	r0, r6
 800f13e:	4629      	mov	r1, r5
 800f140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f144:	2900      	cmp	r1, #0
 800f146:	dc0d      	bgt.n	800f164 <__ieee754_sqrt+0x58>
 800f148:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f14c:	ea5c 0707 	orrs.w	r7, ip, r7
 800f150:	d0f4      	beq.n	800f13c <__ieee754_sqrt+0x30>
 800f152:	b139      	cbz	r1, 800f164 <__ieee754_sqrt+0x58>
 800f154:	4602      	mov	r2, r0
 800f156:	f7f1 f807 	bl	8000168 <__aeabi_dsub>
 800f15a:	4602      	mov	r2, r0
 800f15c:	460b      	mov	r3, r1
 800f15e:	f7f1 fae5 	bl	800072c <__aeabi_ddiv>
 800f162:	e7e9      	b.n	800f138 <__ieee754_sqrt+0x2c>
 800f164:	1512      	asrs	r2, r2, #20
 800f166:	d074      	beq.n	800f252 <__ieee754_sqrt+0x146>
 800f168:	2000      	movs	r0, #0
 800f16a:	07d5      	lsls	r5, r2, #31
 800f16c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f170:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f174:	bf5e      	ittt	pl
 800f176:	0fe3      	lsrpl	r3, r4, #31
 800f178:	0064      	lslpl	r4, r4, #1
 800f17a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f17e:	0fe3      	lsrs	r3, r4, #31
 800f180:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f184:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f188:	2516      	movs	r5, #22
 800f18a:	4601      	mov	r1, r0
 800f18c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f190:	1076      	asrs	r6, r6, #1
 800f192:	0064      	lsls	r4, r4, #1
 800f194:	188f      	adds	r7, r1, r2
 800f196:	429f      	cmp	r7, r3
 800f198:	bfde      	ittt	le
 800f19a:	1bdb      	suble	r3, r3, r7
 800f19c:	18b9      	addle	r1, r7, r2
 800f19e:	1880      	addle	r0, r0, r2
 800f1a0:	005b      	lsls	r3, r3, #1
 800f1a2:	3d01      	subs	r5, #1
 800f1a4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f1a8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f1ac:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f1b0:	d1f0      	bne.n	800f194 <__ieee754_sqrt+0x88>
 800f1b2:	462a      	mov	r2, r5
 800f1b4:	f04f 0e20 	mov.w	lr, #32
 800f1b8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800f1bc:	428b      	cmp	r3, r1
 800f1be:	eb07 0c05 	add.w	ip, r7, r5
 800f1c2:	dc02      	bgt.n	800f1ca <__ieee754_sqrt+0xbe>
 800f1c4:	d113      	bne.n	800f1ee <__ieee754_sqrt+0xe2>
 800f1c6:	45a4      	cmp	ip, r4
 800f1c8:	d811      	bhi.n	800f1ee <__ieee754_sqrt+0xe2>
 800f1ca:	f1bc 0f00 	cmp.w	ip, #0
 800f1ce:	eb0c 0507 	add.w	r5, ip, r7
 800f1d2:	da43      	bge.n	800f25c <__ieee754_sqrt+0x150>
 800f1d4:	2d00      	cmp	r5, #0
 800f1d6:	db41      	blt.n	800f25c <__ieee754_sqrt+0x150>
 800f1d8:	f101 0801 	add.w	r8, r1, #1
 800f1dc:	1a5b      	subs	r3, r3, r1
 800f1de:	4641      	mov	r1, r8
 800f1e0:	45a4      	cmp	ip, r4
 800f1e2:	bf88      	it	hi
 800f1e4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f1e8:	eba4 040c 	sub.w	r4, r4, ip
 800f1ec:	443a      	add	r2, r7
 800f1ee:	005b      	lsls	r3, r3, #1
 800f1f0:	f1be 0e01 	subs.w	lr, lr, #1
 800f1f4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f1f8:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800f1fc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f200:	d1dc      	bne.n	800f1bc <__ieee754_sqrt+0xb0>
 800f202:	4323      	orrs	r3, r4
 800f204:	d006      	beq.n	800f214 <__ieee754_sqrt+0x108>
 800f206:	1c54      	adds	r4, r2, #1
 800f208:	bf0b      	itete	eq
 800f20a:	4672      	moveq	r2, lr
 800f20c:	3201      	addne	r2, #1
 800f20e:	3001      	addeq	r0, #1
 800f210:	f022 0201 	bicne.w	r2, r2, #1
 800f214:	1043      	asrs	r3, r0, #1
 800f216:	07c1      	lsls	r1, r0, #31
 800f218:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f21c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f220:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f224:	bf48      	it	mi
 800f226:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f22a:	4610      	mov	r0, r2
 800f22c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800f230:	e782      	b.n	800f138 <__ieee754_sqrt+0x2c>
 800f232:	0ae3      	lsrs	r3, r4, #11
 800f234:	3915      	subs	r1, #21
 800f236:	0564      	lsls	r4, r4, #21
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d0fa      	beq.n	800f232 <__ieee754_sqrt+0x126>
 800f23c:	02de      	lsls	r6, r3, #11
 800f23e:	d50a      	bpl.n	800f256 <__ieee754_sqrt+0x14a>
 800f240:	f1c2 0020 	rsb	r0, r2, #32
 800f244:	fa24 f000 	lsr.w	r0, r4, r0
 800f248:	1e55      	subs	r5, r2, #1
 800f24a:	4094      	lsls	r4, r2
 800f24c:	4303      	orrs	r3, r0
 800f24e:	1b4a      	subs	r2, r1, r5
 800f250:	e78a      	b.n	800f168 <__ieee754_sqrt+0x5c>
 800f252:	4611      	mov	r1, r2
 800f254:	e7f0      	b.n	800f238 <__ieee754_sqrt+0x12c>
 800f256:	005b      	lsls	r3, r3, #1
 800f258:	3201      	adds	r2, #1
 800f25a:	e7ef      	b.n	800f23c <__ieee754_sqrt+0x130>
 800f25c:	4688      	mov	r8, r1
 800f25e:	e7bd      	b.n	800f1dc <__ieee754_sqrt+0xd0>
 800f260:	7ff00000 	.word	0x7ff00000

0800f264 <fabs>:
 800f264:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f268:	4770      	bx	lr

0800f26a <finite>:
 800f26a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800f26e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f272:	0fc0      	lsrs	r0, r0, #31
 800f274:	4770      	bx	lr
	...

0800f278 <nan>:
 800f278:	2000      	movs	r0, #0
 800f27a:	4901      	ldr	r1, [pc, #4]	; (800f280 <nan+0x8>)
 800f27c:	4770      	bx	lr
 800f27e:	bf00      	nop
 800f280:	7ff80000 	.word	0x7ff80000

0800f284 <rint>:
 800f284:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800f288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f28a:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800f28e:	2f13      	cmp	r7, #19
 800f290:	4602      	mov	r2, r0
 800f292:	460b      	mov	r3, r1
 800f294:	460c      	mov	r4, r1
 800f296:	4605      	mov	r5, r0
 800f298:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800f29c:	dc59      	bgt.n	800f352 <rint+0xce>
 800f29e:	2f00      	cmp	r7, #0
 800f2a0:	da2a      	bge.n	800f2f8 <rint+0x74>
 800f2a2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f2a6:	4301      	orrs	r1, r0
 800f2a8:	d022      	beq.n	800f2f0 <rint+0x6c>
 800f2aa:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800f2ae:	4301      	orrs	r1, r0
 800f2b0:	424d      	negs	r5, r1
 800f2b2:	430d      	orrs	r5, r1
 800f2b4:	4936      	ldr	r1, [pc, #216]	; (800f390 <rint+0x10c>)
 800f2b6:	0c5c      	lsrs	r4, r3, #17
 800f2b8:	0b2d      	lsrs	r5, r5, #12
 800f2ba:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800f2be:	0464      	lsls	r4, r4, #17
 800f2c0:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f2c4:	ea45 0304 	orr.w	r3, r5, r4
 800f2c8:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	4629      	mov	r1, r5
 800f2d0:	f7f0 ff4c 	bl	800016c <__adddf3>
 800f2d4:	e9cd 0100 	strd	r0, r1, [sp]
 800f2d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f2dc:	462b      	mov	r3, r5
 800f2de:	4622      	mov	r2, r4
 800f2e0:	f7f0 ff42 	bl	8000168 <__aeabi_dsub>
 800f2e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f2e8:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800f2ec:	4602      	mov	r2, r0
 800f2ee:	460b      	mov	r3, r1
 800f2f0:	4610      	mov	r0, r2
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	b003      	add	sp, #12
 800f2f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2f8:	4926      	ldr	r1, [pc, #152]	; (800f394 <rint+0x110>)
 800f2fa:	4139      	asrs	r1, r7
 800f2fc:	ea03 0001 	and.w	r0, r3, r1
 800f300:	4310      	orrs	r0, r2
 800f302:	d0f5      	beq.n	800f2f0 <rint+0x6c>
 800f304:	084b      	lsrs	r3, r1, #1
 800f306:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800f30a:	ea52 0501 	orrs.w	r5, r2, r1
 800f30e:	d00c      	beq.n	800f32a <rint+0xa6>
 800f310:	ea24 0303 	bic.w	r3, r4, r3
 800f314:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800f318:	2f13      	cmp	r7, #19
 800f31a:	bf0c      	ite	eq
 800f31c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800f320:	2500      	movne	r5, #0
 800f322:	fa44 f707 	asr.w	r7, r4, r7
 800f326:	ea43 0407 	orr.w	r4, r3, r7
 800f32a:	4919      	ldr	r1, [pc, #100]	; (800f390 <rint+0x10c>)
 800f32c:	4623      	mov	r3, r4
 800f32e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800f332:	462a      	mov	r2, r5
 800f334:	e9d6 4500 	ldrd	r4, r5, [r6]
 800f338:	4620      	mov	r0, r4
 800f33a:	4629      	mov	r1, r5
 800f33c:	f7f0 ff16 	bl	800016c <__adddf3>
 800f340:	e9cd 0100 	strd	r0, r1, [sp]
 800f344:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f348:	4622      	mov	r2, r4
 800f34a:	462b      	mov	r3, r5
 800f34c:	f7f0 ff0c 	bl	8000168 <__aeabi_dsub>
 800f350:	e7cc      	b.n	800f2ec <rint+0x68>
 800f352:	2f33      	cmp	r7, #51	; 0x33
 800f354:	dd05      	ble.n	800f362 <rint+0xde>
 800f356:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800f35a:	d1c9      	bne.n	800f2f0 <rint+0x6c>
 800f35c:	f7f0 ff06 	bl	800016c <__adddf3>
 800f360:	e7c4      	b.n	800f2ec <rint+0x68>
 800f362:	f04f 31ff 	mov.w	r1, #4294967295
 800f366:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800f36a:	fa21 f10c 	lsr.w	r1, r1, ip
 800f36e:	4208      	tst	r0, r1
 800f370:	d0be      	beq.n	800f2f0 <rint+0x6c>
 800f372:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800f376:	bf18      	it	ne
 800f378:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800f37c:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800f380:	bf1e      	ittt	ne
 800f382:	ea20 0303 	bicne.w	r3, r0, r3
 800f386:	fa45 fc0c 	asrne.w	ip, r5, ip
 800f38a:	ea43 050c 	orrne.w	r5, r3, ip
 800f38e:	e7cc      	b.n	800f32a <rint+0xa6>
 800f390:	0800ff98 	.word	0x0800ff98
 800f394:	000fffff 	.word	0x000fffff

0800f398 <scalbn>:
 800f398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800f39e:	4604      	mov	r4, r0
 800f3a0:	460d      	mov	r5, r1
 800f3a2:	4617      	mov	r7, r2
 800f3a4:	460b      	mov	r3, r1
 800f3a6:	b996      	cbnz	r6, 800f3ce <scalbn+0x36>
 800f3a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f3ac:	4303      	orrs	r3, r0
 800f3ae:	d039      	beq.n	800f424 <scalbn+0x8c>
 800f3b0:	4b35      	ldr	r3, [pc, #212]	; (800f488 <scalbn+0xf0>)
 800f3b2:	2200      	movs	r2, #0
 800f3b4:	f7f1 f890 	bl	80004d8 <__aeabi_dmul>
 800f3b8:	4b34      	ldr	r3, [pc, #208]	; (800f48c <scalbn+0xf4>)
 800f3ba:	4604      	mov	r4, r0
 800f3bc:	429f      	cmp	r7, r3
 800f3be:	460d      	mov	r5, r1
 800f3c0:	da0f      	bge.n	800f3e2 <scalbn+0x4a>
 800f3c2:	a32d      	add	r3, pc, #180	; (adr r3, 800f478 <scalbn+0xe0>)
 800f3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c8:	f7f1 f886 	bl	80004d8 <__aeabi_dmul>
 800f3cc:	e006      	b.n	800f3dc <scalbn+0x44>
 800f3ce:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f3d2:	4296      	cmp	r6, r2
 800f3d4:	d10a      	bne.n	800f3ec <scalbn+0x54>
 800f3d6:	4602      	mov	r2, r0
 800f3d8:	f7f0 fec8 	bl	800016c <__adddf3>
 800f3dc:	4604      	mov	r4, r0
 800f3de:	460d      	mov	r5, r1
 800f3e0:	e020      	b.n	800f424 <scalbn+0x8c>
 800f3e2:	460b      	mov	r3, r1
 800f3e4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f3e8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800f3ec:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800f3f0:	19b9      	adds	r1, r7, r6
 800f3f2:	4291      	cmp	r1, r2
 800f3f4:	dd0e      	ble.n	800f414 <scalbn+0x7c>
 800f3f6:	a322      	add	r3, pc, #136	; (adr r3, 800f480 <scalbn+0xe8>)
 800f3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3fc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800f400:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800f404:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800f408:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800f40c:	4820      	ldr	r0, [pc, #128]	; (800f490 <scalbn+0xf8>)
 800f40e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800f412:	e7d9      	b.n	800f3c8 <scalbn+0x30>
 800f414:	2900      	cmp	r1, #0
 800f416:	dd08      	ble.n	800f42a <scalbn+0x92>
 800f418:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f41c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f420:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f424:	4620      	mov	r0, r4
 800f426:	4629      	mov	r1, r5
 800f428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f42a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800f42e:	da16      	bge.n	800f45e <scalbn+0xc6>
 800f430:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f434:	429f      	cmp	r7, r3
 800f436:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800f43a:	dd08      	ble.n	800f44e <scalbn+0xb6>
 800f43c:	4c15      	ldr	r4, [pc, #84]	; (800f494 <scalbn+0xfc>)
 800f43e:	4814      	ldr	r0, [pc, #80]	; (800f490 <scalbn+0xf8>)
 800f440:	f363 74df 	bfi	r4, r3, #31, #1
 800f444:	a30e      	add	r3, pc, #56	; (adr r3, 800f480 <scalbn+0xe8>)
 800f446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44a:	4621      	mov	r1, r4
 800f44c:	e7bc      	b.n	800f3c8 <scalbn+0x30>
 800f44e:	4c12      	ldr	r4, [pc, #72]	; (800f498 <scalbn+0x100>)
 800f450:	4812      	ldr	r0, [pc, #72]	; (800f49c <scalbn+0x104>)
 800f452:	f363 74df 	bfi	r4, r3, #31, #1
 800f456:	a308      	add	r3, pc, #32	; (adr r3, 800f478 <scalbn+0xe0>)
 800f458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f45c:	e7f5      	b.n	800f44a <scalbn+0xb2>
 800f45e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f462:	3136      	adds	r1, #54	; 0x36
 800f464:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f468:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f46c:	4620      	mov	r0, r4
 800f46e:	4629      	mov	r1, r5
 800f470:	2200      	movs	r2, #0
 800f472:	4b0b      	ldr	r3, [pc, #44]	; (800f4a0 <scalbn+0x108>)
 800f474:	e7a8      	b.n	800f3c8 <scalbn+0x30>
 800f476:	bf00      	nop
 800f478:	c2f8f359 	.word	0xc2f8f359
 800f47c:	01a56e1f 	.word	0x01a56e1f
 800f480:	8800759c 	.word	0x8800759c
 800f484:	7e37e43c 	.word	0x7e37e43c
 800f488:	43500000 	.word	0x43500000
 800f48c:	ffff3cb0 	.word	0xffff3cb0
 800f490:	8800759c 	.word	0x8800759c
 800f494:	7e37e43c 	.word	0x7e37e43c
 800f498:	01a56e1f 	.word	0x01a56e1f
 800f49c:	c2f8f359 	.word	0xc2f8f359
 800f4a0:	3c900000 	.word	0x3c900000

0800f4a4 <_init>:
 800f4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4a6:	bf00      	nop
 800f4a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4aa:	bc08      	pop	{r3}
 800f4ac:	469e      	mov	lr, r3
 800f4ae:	4770      	bx	lr

0800f4b0 <_fini>:
 800f4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4b2:	bf00      	nop
 800f4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4b6:	bc08      	pop	{r3}
 800f4b8:	469e      	mov	lr, r3
 800f4ba:	4770      	bx	lr
