
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.113217                       # Number of seconds simulated
sim_ticks                                1113217299000                       # Number of ticks simulated
final_tick                               1613550270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124883                       # Simulator instruction rate (inst/s)
host_op_rate                                   124883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46340736                       # Simulator tick rate (ticks/s)
host_mem_usage                                2331248                       # Number of bytes of host memory used
host_seconds                                 24022.43                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       113536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        99520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           99520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1555                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       101989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                102909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           89399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                89399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           89399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       101989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               192307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1790                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1555                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1790                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1555                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     114560                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   99520                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               114560                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                99520                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 113                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 138                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  63                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 125                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                 100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 221                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 124                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 153                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 142                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 109                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 54                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 99                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 92                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 61                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 101                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 118                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  54                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 114                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  97                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 179                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                 105                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 145                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 139                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  99                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 62                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 88                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 74                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 58                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1109685660000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1790                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1555                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.440181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.994121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.144551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1482     83.63%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128            105      5.93%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             30      1.69%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             22      1.24%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             13      0.73%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             19      1.07%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             14      0.79%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             12      0.68%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              8      0.45%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             11      0.62%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              6      0.34%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768             10      0.56%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              6      0.34%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              5      0.28%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.23%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             4      0.23%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             4      0.23%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             5      0.28%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             3      0.17%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             2      0.11%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             3      0.17%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             3      0.17%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1772                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     37629000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                80489000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    8870000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  33990000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     21211.39                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19160.09                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                45371.48                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.10                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.10                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.09                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.14                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1384                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                10.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  331744591.93                       # Average gap between requests
system.membus.throughput                       192307                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 382                       # Transaction distribution
system.membus.trans_dist::ReadResp                382                       # Transaction distribution
system.membus.trans_dist::Writeback              1555                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1408                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1408                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5135                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       214080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              214080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 214080                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7892500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8479000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       904424387                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    887177517                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     90103566                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    552880315                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       552496383                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.930558                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15361138                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          322                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            981740989                       # DTB read hits
system.switch_cpus.dtb.read_misses            8307065                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        990048054                       # DTB read accesses
system.switch_cpus.dtb.write_hits           129545706                       # DTB write hits
system.switch_cpus.dtb.write_misses            802916                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       130348622                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1111286695                       # DTB hits
system.switch_cpus.dtb.data_misses            9109981                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1120396676                       # DTB accesses
system.switch_cpus.itb.fetch_hits           854859633                       # ITB hits
system.switch_cpus.itb.fetch_misses              1535                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       854861168                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2226434598                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    902741095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5321304028                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           904424387                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    567857521                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             983924286                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       424722529                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6652491                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        10300                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         854859633                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37385886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2226426225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.390065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.126879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1242501939     55.81%     55.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100738700      4.52%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82640627      3.71%     64.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13375457      0.60%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         96886953      4.35%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        246081602     11.05%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         75090996      3.37%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6223703      0.28%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        362886248     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2226426225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.406221                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.390056                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        951212844                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5278019                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         935143013                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1694719                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      333097629                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1658224                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           374                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5070334280                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           420                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      333097629                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        998880939                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          447214                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        86792                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         889078753                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4834897                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4819352949                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           256                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           8710                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       4393856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3829123299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6944680853                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6944595328                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        85525                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643231                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2245480022                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3242                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2916                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          14974986                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1166361317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    157566946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28468274                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       276212                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4317521509                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3589738605                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     12926947                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2257513755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1304077943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2226426225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.612332                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.713806                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    931949875     41.86%     41.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    240604774     10.81%     52.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    366953305     16.48%     69.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    342226361     15.37%     84.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189930815      8.53%     93.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111284123      5.00%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     33173919      1.49%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9063675      0.41%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1239378      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2226426225                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          367540      6.27%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5482042     93.46%     99.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15986      0.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2399089436     66.83%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         8200      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18893      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13627      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7208      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1054864917     29.39%     96.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    135736324      3.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3589738605                       # Type of FU issued
system.switch_cpus.iq.rate                   1.612326                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5865573                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001634                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9424598627                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6574960266                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3286753355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        97323                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        87691                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45134                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3595555517                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           48661                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       760669                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    617922148                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2610                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9199                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     82824139                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       129826                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      333097629                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles            1250                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          1214                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4318562809                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2175372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1166361317                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    157566946                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2643                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9199                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     76062312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44133823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    120196135                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3451479428                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     990048105                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    138259172                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1036994                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1120396738                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        467259996                       # Number of branches executed
system.switch_cpus.iew.exec_stores          130348633                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.550227                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3349149913                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3286798489                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2480285397                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2902458655                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.476261                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.854546                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2267305785                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     90103209                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1893328596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.056666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.917748                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1144861486     60.47%     60.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    348670911     18.42%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    146671023      7.75%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     30482618      1.61%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     91868362      4.85%     93.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30843340      1.63%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20330536      1.07%     95.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13320855      0.70%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     66279465      3.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1893328596                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615880                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856070                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      66279465                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6076453648                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8873621673                       # The number of ROB writes
system.switch_cpus.timesIdled                      64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    8373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.113217                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.113217                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.898297                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.898297                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4989293408                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2743499004                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42122                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41636                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 3227100529                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         8227366.640723                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8227366.640723                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1790                       # number of replacements
system.l2.tags.tagsinuse                 32466.531945                       # Cycle average of tags in use
system.l2.tags.total_refs                    61720885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1801.648812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7001.093509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    11.942092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   156.604258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         51.481080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25245.411006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.213656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.770429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990800                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     30324436                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30324436                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         19668064                       # number of Writeback hits
system.l2.Writeback_hits::total              19668064                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       286017                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                286017                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      30610453                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30610453                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     30610453                       # number of overall hits
system.l2.overall_hits::total                30610453                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          366                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   382                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1408                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1408                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1774                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1790                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1774                       # number of overall misses
system.l2.overall_misses::total                  1790                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1658500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     35123250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        36781750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    103465250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     103465250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    138588500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        140247000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1658500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    138588500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       140247000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     30324802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            30324818                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     19668064                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          19668064                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       287425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287425                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     30612227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30612243                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     30612227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30612243                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000012                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000013                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.004899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004899                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000058                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000058                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 103656.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 95965.163934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 96287.303665                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 73483.842330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73483.842330                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 103656.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 78122.040586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78350.279330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 103656.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 78122.040586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78350.279330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1555                       # number of writebacks
system.l2.writebacks::total                      1555                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              382                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1408                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1790                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1790                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1474500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     30925750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32400250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     87308750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     87308750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    118234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    119709000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    118234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    119709000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000013                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.004899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004899                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000058                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 92156.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84496.584699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 84817.408377                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 62009.055398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62009.055398                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 92156.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 66648.534386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66876.536313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 92156.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 66648.534386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66876.536313                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2890666226                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           30324818                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30324818                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         19668064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287425                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80892518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80892550                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3217938624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3217939648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3217939648                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        44808217500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45918748750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3227100540                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 22286190.515825                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  22286190.515825                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           832.824108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1855335341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2206106.231867                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    13.472531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   819.351577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.013157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.800148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.813305                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    854859608                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       854859608                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    854859608                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        854859608                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    854859608                       # number of overall hits
system.cpu.icache.overall_hits::total       854859608                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           25                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           25                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           25                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2812750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2812750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2812750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2812750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2812750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2812750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    854859633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    854859633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    854859633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    854859633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    854859633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    854859633                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst       112510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       112510                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst       112510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       112510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst       112510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       112510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1675500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1675500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 104718.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104718.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 104718.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104718.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 104718.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104718.750000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         3227100538                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 24130921.480167                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  24130921.480167                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          30612227                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1022                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1018681014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30613249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.275822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.682784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.317216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.997737                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    929882613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       929882613                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74437333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74437333                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          755                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          755                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1004319946                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1004319946                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1004319946                       # number of overall hits
system.cpu.dcache.overall_hits::total      1004319946                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     50969386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      50969386                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       304467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       304467                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          285                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     51273853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       51273853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     51273853                       # number of overall misses
system.cpu.dcache.overall_misses::total      51273853                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 246478705500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 246478705500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2106337985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2106337985                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 248585043485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 248585043485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 248585043485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 248585043485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    980851999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    980851999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1055593799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1055593799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1055593799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1055593799                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.051964                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051964                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004074                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.274038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.274038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.048573                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048573                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.048573                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048573                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4835.818613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4835.818613                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  6918.115871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6918.115871                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4848.183410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4848.183410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4848.183410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4848.183410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       327220                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            182519                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     1.792800                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   868.038462                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     19668064                       # number of writebacks
system.cpu.dcache.writebacks::total          19668064                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     20644862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20644862                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        17049                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17049                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     20661911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20661911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     20661911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20661911                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     30324524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30324524                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       287418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287418                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     30611942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30611942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     30611942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30611942                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  95497788250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  95497788250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    970734487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    970734487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  96468522737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96468522737                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  96468522737                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96468522737                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.274038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.274038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3149.193315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3149.193315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3377.431083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3377.431083                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3151.336257                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3151.336257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3151.336257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3151.336257                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
