.title kicad schematic

* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ port
* u30 net-_u1-pad15_ net-_u21-pad2_ net-_u30-pad3_ d_nor
* u31 net-_u1-pad1_ net-_u22-pad2_ net-_u31-pad3_ d_nor
* u28 net-_u1-pad2_ net-_u21-pad2_ net-_u28-pad3_ d_nor
* u29 net-_u1-pad3_ net-_u22-pad2_ net-_u29-pad3_ d_nor
* u35 net-_u30-pad3_ net-_u31-pad3_ net-_u35-pad3_ d_xnor
* u23 net-_u21-pad2_ net-_u22-pad2_ net-_u23-pad3_ d_nand
* u22 net-_u1-pad14_ net-_u22-pad2_ d_inverter
* u21 net-_u1-pad9_ net-_u21-pad2_ d_inverter
* u26 net-_u1-pad4_ net-_u21-pad2_ net-_u26-pad3_ d_nor
* u27 net-_u1-pad5_ net-_u22-pad2_ net-_u27-pad3_ d_nor
* u24 net-_u1-pad6_ net-_u21-pad2_ net-_u24-pad3_ d_nor
* u25 net-_u1-pad7_ net-_u22-pad2_ net-_u25-pad3_ d_nor
* u32 net-_u24-pad3_ net-_u25-pad3_ net-_u32-pad3_ d_xnor
* u41 net-_u37-pad3_ net-_u1-pad11_ d_inverter
* u33 net-_u26-pad3_ net-_u27-pad3_ net-_u33-pad3_ d_xnor
* u39 net-_u23-pad3_ net-_u35-pad3_ net-_u39-pad3_ d_nand
* u43 net-_u39-pad3_ net-_u1-pad13_ d_inverter
* u38 net-_u23-pad3_ net-_u34-pad3_ net-_u38-pad3_ d_nand
* u34 net-_u28-pad3_ net-_u29-pad3_ net-_u34-pad3_ d_xnor
* u42 net-_u38-pad3_ net-_u1-pad12_ d_inverter
* u37 net-_u23-pad3_ net-_u33-pad3_ net-_u37-pad3_ d_nand
* u40 net-_u36-pad3_ net-_u1-pad10_ d_inverter
* u36 net-_u23-pad3_ net-_u32-pad3_ net-_u36-pad3_ d_nand
a1 [net-_u1-pad15_ net-_u21-pad2_ ] net-_u30-pad3_ u30
a2 [net-_u1-pad1_ net-_u22-pad2_ ] net-_u31-pad3_ u31
a3 [net-_u1-pad2_ net-_u21-pad2_ ] net-_u28-pad3_ u28
a4 [net-_u1-pad3_ net-_u22-pad2_ ] net-_u29-pad3_ u29
a5 [net-_u30-pad3_ net-_u31-pad3_ ] net-_u35-pad3_ u35
a6 [net-_u21-pad2_ net-_u22-pad2_ ] net-_u23-pad3_ u23
a7 net-_u1-pad14_ net-_u22-pad2_ u22
a8 net-_u1-pad9_ net-_u21-pad2_ u21
a9 [net-_u1-pad4_ net-_u21-pad2_ ] net-_u26-pad3_ u26
a10 [net-_u1-pad5_ net-_u22-pad2_ ] net-_u27-pad3_ u27
a11 [net-_u1-pad6_ net-_u21-pad2_ ] net-_u24-pad3_ u24
a12 [net-_u1-pad7_ net-_u22-pad2_ ] net-_u25-pad3_ u25
a13 [net-_u24-pad3_ net-_u25-pad3_ ] net-_u32-pad3_ u32
a14 net-_u37-pad3_ net-_u1-pad11_ u41
a15 [net-_u26-pad3_ net-_u27-pad3_ ] net-_u33-pad3_ u33
a16 [net-_u23-pad3_ net-_u35-pad3_ ] net-_u39-pad3_ u39
a17 net-_u39-pad3_ net-_u1-pad13_ u43
a18 [net-_u23-pad3_ net-_u34-pad3_ ] net-_u38-pad3_ u38
a19 [net-_u28-pad3_ net-_u29-pad3_ ] net-_u34-pad3_ u34
a20 net-_u38-pad3_ net-_u1-pad12_ u42
a21 [net-_u23-pad3_ net-_u33-pad3_ ] net-_u37-pad3_ u37
a22 net-_u36-pad3_ net-_u1-pad10_ u40
a23 [net-_u23-pad3_ net-_u32-pad3_ ] net-_u36-pad3_ u36
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u30 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u31 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u28 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u29 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xnor, Ngspice Name: d_xnor
.model u35 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u23 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u26 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u27 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u24 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nor, Ngspice Name: d_nor
.model u25 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xnor, Ngspice Name: d_xnor
.model u32 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xnor, Ngspice Name: d_xnor
.model u33 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u39 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u43 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u38 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_xnor, Ngspice Name: d_xnor
.model u34 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u42 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u37 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u40 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u36 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
