// Seed: 1907807027
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wor id_10,
    output tri id_11,
    input supply1 id_12,
    output wor id_13,
    input uwire id_14
);
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input wire id_2
    , id_6,
    input supply0 id_3,
    input wire id_4
);
  module_0(
      id_1, id_0, id_2, id_3, id_0, id_1, id_4, id_4, id_2, id_1, id_4, id_1, id_2, id_1, id_3
  );
endmodule
