#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed May 03 13:29:57 2017
# Process ID: 7716
# Current directory: H:/project_dft/project_dft.runs/bd_fc5c_0_iomodule_0_0_synth_1
# Command line: vivado.exe -log bd_fc5c_0_iomodule_0_0.vds -mode batch -messageDb vivado.pb -notrace -source bd_fc5c_0_iomodule_0_0.tcl
# Log file: H:/project_dft/project_dft.runs/bd_fc5c_0_iomodule_0_0_synth_1/bd_fc5c_0_iomodule_0_0.vds
# Journal file: H:/project_dft/project_dft.runs/bd_fc5c_0_iomodule_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_fc5c_0_iomodule_0_0.tcl -notrace
Command: synth_design -top bd_fc5c_0_iomodule_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 313.332 ; gain = 104.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_fc5c_0_iomodule_0_0' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_0_iomodule_0_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:95' bound to instance 'U0' of component 'iomodule' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_0_iomodule_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'iomodule' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:286]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:569]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:597]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_io' of component 'pselect_mask' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:628]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (1#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:92' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:284]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Transmit' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:89' bound to instance 'UART_TX_I1' of component 'UART_Transmit' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:586]
INFO: [Synth 8-638] synthesizing module 'UART_Transmit' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:116]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'DIV16_SRL16E' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:180]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E' (2#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:195]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:247]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:247]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:255]
INFO: [Synth 8-113] binding component instance 'MUX_F5_1' to cell 'MUXF5' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:329]
INFO: [Synth 8-113] binding component instance 'MUX_F5_2' to cell 'MUXF5' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:336]
INFO: [Synth 8-113] binding component instance 'MUXF6_I' to cell 'MUXF6' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'UART_Transmit' (3#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_transmit.vhd:116]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Receive' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:89' bound to instance 'UART_RX_I1' of component 'UART_Receive' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:613]
INFO: [Synth 8-638] synthesizing module 'UART_Receive' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:117]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:107]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:109]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:160]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'Mid_Start_Bit_SRL16' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized1' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized1' (3#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'Delay_16' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:270]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized3' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized3' (3#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'First_Bit_I' to cell 'FDSE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:369]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Others_I' to cell 'FDRE' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'UART_Receive' (4#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_receive.vhd:117]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 651 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'UART_FIT_I' of component 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:650]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 1 - type: integer 
	Parameter C_NO_CLOCKS bound to: 651 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 7 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 7 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (5#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 3 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 3 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_I' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (5#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 31 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:89' bound to instance 'Divide_I' of component 'Divide_Part' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:404]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter Ratio bound to: 31 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-3491] module 'XIL_SRLC16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:167' bound to instance 'SRLC16E_1' of component 'XIL_SRLC16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:196]
INFO: [Synth 8-638] synthesizing module 'XIL_SRLC16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16CE_I1' to cell 'SRLC16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRLC16E' (6#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:190]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'XIL_SRL16E' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:89' bound to instance 'SRL16E_2' of component 'XIL_SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:212]
INFO: [Synth 8-638] synthesizing module 'XIL_SRL16E__parameterized7' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'XIL_SRL16E_I1' to cell 'SRL16E' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'XIL_SRL16E__parameterized7' (6#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/xilinx_primitives.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (6#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/divide_part.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (7#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Uart_Control_Status' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:90' bound to instance 'Uart_Control_Status_I1' of component 'Uart_Control_Status' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:693]
INFO: [Synth 8-638] synthesizing module 'Uart_Control_Status' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:120]
	Parameter C_USE_UART_RX bound to: 1 - type: integer 
	Parameter C_USE_UART_TX bound to: 1 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Uart_Control_Status' (8#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/uart_control_status.vhd:120]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I1' of component 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized1' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized1' (8#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I2' of component 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:744]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized3' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized3' (8#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I3' of component 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:759]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized5' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized5' (8#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I4' of component 'FIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:774]
INFO: [Synth 8-638] synthesizing module 'FIT_Module__parameterized7' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module__parameterized7' (8#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I1' of component 'PIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:804]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (9#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I2' of component 'PIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:834]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I3' of component 'PIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:864]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I4' of component 'PIT_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:894]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I1' of component 'GPO_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:913]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (10#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I2' of component 'GPO_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:925]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I3' of component 'GPO_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:937]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I4' of component 'GPO_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I1' of component 'GPI_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (11#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I2' of component 'GPI_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:979]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I3' of component 'GPI_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:994]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I4' of component 'GPI_Module' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:1009]
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:91' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:126]
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (12#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/intr_ctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (13#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (14#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/iomodule_v3_0_5/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-256] done synthesizing module 'bd_fc5c_0_iomodule_0_0' (15#1) [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/synth/bd_fc5c_0_iomodule_0_0.vhd:87]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[2]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[9]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[10]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[11]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[12]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[13]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[14]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[15]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[16]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[17]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[18]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[19]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[20]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[21]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[22]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[23]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[24]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[25]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[26]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[27]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[28]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[29]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[30]
WARNING: [Synth 8-3331] design pselect_mask__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design XIL_SRL16E__parameterized7 has unconnected port Config_Reset
WARNING: [Synth 8-3331] design XIL_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design Divide_part__parameterized1 has unconnected port Rst
WARNING: [Synth 8-3331] design XIL_SRL16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design Divide_part__parameterized0 has unconnected port Rst
WARNING: [Synth 8-3331] design Divide_part has unconnected port Rst
WARNING: [Synth 8-3331] design Uart_Control_Status has unconnected port RX_Parity_Error
WARNING: [Synth 8-3331] design XIL_SRL16E__parameterized3 has unconnected port Config_Reset
WARNING: [Synth 8-3331] design XIL_SRL16E__parameterized1 has unconnected port Config_Reset
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Reset
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[31]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[30]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[29]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[28]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[27]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[26]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[25]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[24]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[23]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[22]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[21]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[20]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[19]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[18]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[17]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[16]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[15]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[14]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[13]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[12]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[11]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[10]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[9]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[8]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[7]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[6]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[5]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[4]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[3]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[2]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[1]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR[0]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR_ACK[1]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTR_ACK[0]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_WRITE_CIAR
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_WRITE_CIER
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_WRITE_CIMR
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_WRITE_CIVAR
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_CIVAR_ADDR[4]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_CIVAR_ADDR[3]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_CIVAR_ADDR[2]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_CIVAR_ADDR[1]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port INTC_CIVAR_ADDR[0]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[31]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[30]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[29]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[28]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[27]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[26]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[25]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[24]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[23]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[22]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[21]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[20]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[19]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[18]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[17]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[16]
WARNING: [Synth 8-3331] design intr_ctrl has unconnected port Write_Data[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 351.766 ; gain = 143.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 351.766 ; gain = 143.168
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'U0'
Parsing XDC File [H:/project_dft/project_dft.runs/bd_fc5c_0_iomodule_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/project_dft/project_dft.runs/bd_fc5c_0_iomodule_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDR => FDRE: 32 instances
  MUXCY_L => MUXCY: 2 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 653.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module UART_Transmit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module UART_Receive 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module Uart_Control_Status 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Divide_part__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module FIT_Module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 653.730 ; gain = 445.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[1]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[2]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[4]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i )
INFO: [Synth 8-3886] merging instance 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_reg[7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]) is unused and will be removed from module iomodule.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 653.730 ; gain = 445.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     6|
|2     |LUT2    |     7|
|3     |LUT3    |    17|
|4     |LUT4    |    23|
|5     |LUT5    |     3|
|6     |LUT6    |     4|
|7     |MUXCY_L |     2|
|8     |MUXF5   |     2|
|9     |MUXF6   |     1|
|10    |SRL16E  |     6|
|11    |SRLC16E |     1|
|12    |XORCY   |     3|
|13    |FDRE    |   201|
|14    |FDSE    |     7|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+----------------------------+------+
|      |Instance                                                |Module                      |Cells |
+------+--------------------------------------------------------+----------------------------+------+
|1     |top                                                     |                            |   283|
|2     |  U0                                                    |iomodule                    |   283|
|3     |    IOModule_Core_I1                                    |Iomodule_core               |   123|
|4     |      \Using_UART.No_Dynamic_BaudRate.UART_FIT_I        |FIT_Module                  |     9|
|5     |        \Implement_FIT.Using_SRL16s.SRL16s[1].Divide_I  |Divide_part                 |     1|
|6     |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_1                |     1|
|7     |        \Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized0 |     3|
|8     |          \One_SRL16.SRL16E_I                           |XIL_SRL16E_0                |     1|
|9     |        \Implement_FIT.Using_SRL16s.SRL16s[3].Divide_I  |Divide_part__parameterized1 |     5|
|10    |          \Two_SRL16.SRL16E_2                           |XIL_SRL16E__parameterized7  |     1|
|11    |          \Two_SRL16.SRLC16E_1                          |XIL_SRLC16E                 |     1|
|12    |      \Using_UART.Uart_Control_Status_I1                |Uart_Control_Status         |    15|
|13    |      \Using_UART_RX.UART_RX_I1                         |UART_Receive                |    58|
|14    |        Delay_16                                        |XIL_SRL16E__parameterized3  |    12|
|15    |        Mid_Start_Bit_SRL16                             |XIL_SRL16E__parameterized1  |     1|
|16    |      \Using_UART_TX.UART_TX_I1                         |UART_Transmit               |    41|
|17    |        DIV16_SRL16E                                    |XIL_SRL16E                  |     1|
+------+--------------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 653.730 ; gain = 445.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 653.730 ; gain = 114.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 653.730 ; gain = 445.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [h:/project_dft/project_dft.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_7/bd_fc5c_0_iomodule_0_0_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  MUXF5 => LUT3: 2 instances
  MUXF6 => LUT3: 1 instances
  SRLC32E => SRLC32E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 653.730 ; gain = 418.895
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 653.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 03 13:30:54 2017...
