
GPIO_REGISTRADORES_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000834  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20000000  00400834  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000094  20000438  00400c6c  00010438  2**2
                  ALLOC
  3 .stack        00003004  200004cc  00400d00  00010438  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010462  2**0
                  CONTENTS, READONLY
  6 .debug_info   000061b8  00000000  00000000  000104bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010d8  00000000  00000000  00016675  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000023b9  00000000  00000000  0001774d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000550  00000000  00000000  00019b06  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004b0  00000000  00000000  0001a056  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001197d  00000000  00000000  0001a506  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007272  00000000  00000000  0002be83  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00050aa7  00000000  00000000  000330f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000bd4  00000000  00000000  00083b9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200034d0 	.word	0x200034d0
  400004:	00400329 	.word	0x00400329
  400008:	00400325 	.word	0x00400325
  40000c:	00400325 	.word	0x00400325
  400010:	00400325 	.word	0x00400325
  400014:	00400325 	.word	0x00400325
  400018:	00400325 	.word	0x00400325
	...
  40002c:	00400325 	.word	0x00400325
  400030:	00400325 	.word	0x00400325
  400034:	00000000 	.word	0x00000000
  400038:	00400325 	.word	0x00400325
  40003c:	00400325 	.word	0x00400325
  400040:	00400325 	.word	0x00400325
  400044:	00400325 	.word	0x00400325
  400048:	00400325 	.word	0x00400325
  40004c:	00400325 	.word	0x00400325
  400050:	00400325 	.word	0x00400325
  400054:	00400325 	.word	0x00400325
  400058:	00400325 	.word	0x00400325
  40005c:	00400325 	.word	0x00400325
  400060:	00400325 	.word	0x00400325
  400064:	00400325 	.word	0x00400325
  400068:	00000000 	.word	0x00000000
  40006c:	004001fd 	.word	0x004001fd
  400070:	00400211 	.word	0x00400211
  400074:	00400225 	.word	0x00400225
  400078:	00400325 	.word	0x00400325
  40007c:	00400325 	.word	0x00400325
	...
  400088:	00400325 	.word	0x00400325
  40008c:	00400325 	.word	0x00400325
  400090:	00400325 	.word	0x00400325
  400094:	00400325 	.word	0x00400325
  400098:	00400325 	.word	0x00400325
  40009c:	00400325 	.word	0x00400325
  4000a0:	00400325 	.word	0x00400325
  4000a4:	00400325 	.word	0x00400325
  4000a8:	00400325 	.word	0x00400325
  4000ac:	00400325 	.word	0x00400325
  4000b0:	00400325 	.word	0x00400325
  4000b4:	00400325 	.word	0x00400325
  4000b8:	00400325 	.word	0x00400325
  4000bc:	00400325 	.word	0x00400325
  4000c0:	00400325 	.word	0x00400325
  4000c4:	00400325 	.word	0x00400325
  4000c8:	00400325 	.word	0x00400325

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000438 	.word	0x20000438
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00400834 	.word	0x00400834

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00400834 	.word	0x00400834
  40011c:	2000043c 	.word	0x2000043c
  400120:	00400834 	.word	0x00400834
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
  400128:	b510      	push	{r4, lr}
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004004ed 	.word	0x004004ed
  40016c:	004002a1 	.word	0x004002a1
  400170:	004002f5 	.word	0x004002f5
  400174:	00400305 	.word	0x00400305
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400315 	.word	0x00400315
  400184:	00400239 	.word	0x00400239
  400188:	004003d9 	.word	0x004003d9

0040018c <pio_get_interrupt_status>:
  40018c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  40018e:	4770      	bx	lr

00400190 <pio_get_interrupt_mask>:
  400190:	6c80      	ldr	r0, [r0, #72]	; 0x48
  400192:	4770      	bx	lr

00400194 <pio_handler_process>:
  400194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400198:	4681      	mov	r9, r0
  40019a:	4688      	mov	r8, r1
  40019c:	4b12      	ldr	r3, [pc, #72]	; (4001e8 <pio_handler_process+0x54>)
  40019e:	4798      	blx	r3
  4001a0:	4605      	mov	r5, r0
  4001a2:	4648      	mov	r0, r9
  4001a4:	4b11      	ldr	r3, [pc, #68]	; (4001ec <pio_handler_process+0x58>)
  4001a6:	4798      	blx	r3
  4001a8:	4005      	ands	r5, r0
  4001aa:	d013      	beq.n	4001d4 <pio_handler_process+0x40>
  4001ac:	4c10      	ldr	r4, [pc, #64]	; (4001f0 <pio_handler_process+0x5c>)
  4001ae:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4001b2:	6823      	ldr	r3, [r4, #0]
  4001b4:	4543      	cmp	r3, r8
  4001b6:	d108      	bne.n	4001ca <pio_handler_process+0x36>
  4001b8:	6861      	ldr	r1, [r4, #4]
  4001ba:	4229      	tst	r1, r5
  4001bc:	d005      	beq.n	4001ca <pio_handler_process+0x36>
  4001be:	68e3      	ldr	r3, [r4, #12]
  4001c0:	4640      	mov	r0, r8
  4001c2:	4798      	blx	r3
  4001c4:	6863      	ldr	r3, [r4, #4]
  4001c6:	ea25 0503 	bic.w	r5, r5, r3
  4001ca:	42b4      	cmp	r4, r6
  4001cc:	d002      	beq.n	4001d4 <pio_handler_process+0x40>
  4001ce:	3410      	adds	r4, #16
  4001d0:	2d00      	cmp	r5, #0
  4001d2:	d1ee      	bne.n	4001b2 <pio_handler_process+0x1e>
  4001d4:	4b07      	ldr	r3, [pc, #28]	; (4001f4 <pio_handler_process+0x60>)
  4001d6:	681b      	ldr	r3, [r3, #0]
  4001d8:	b123      	cbz	r3, 4001e4 <pio_handler_process+0x50>
  4001da:	4b07      	ldr	r3, [pc, #28]	; (4001f8 <pio_handler_process+0x64>)
  4001dc:	681b      	ldr	r3, [r3, #0]
  4001de:	b10b      	cbz	r3, 4001e4 <pio_handler_process+0x50>
  4001e0:	4648      	mov	r0, r9
  4001e2:	4798      	blx	r3
  4001e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4001e8:	0040018d 	.word	0x0040018d
  4001ec:	00400191 	.word	0x00400191
  4001f0:	20000458 	.word	0x20000458
  4001f4:	200004c8 	.word	0x200004c8
  4001f8:	20000454 	.word	0x20000454

004001fc <PIOA_Handler>:
  4001fc:	b508      	push	{r3, lr}
  4001fe:	4802      	ldr	r0, [pc, #8]	; (400208 <PIOA_Handler+0xc>)
  400200:	210b      	movs	r1, #11
  400202:	4b02      	ldr	r3, [pc, #8]	; (40020c <PIOA_Handler+0x10>)
  400204:	4798      	blx	r3
  400206:	bd08      	pop	{r3, pc}
  400208:	400e0e00 	.word	0x400e0e00
  40020c:	00400195 	.word	0x00400195

00400210 <PIOB_Handler>:
  400210:	b508      	push	{r3, lr}
  400212:	4802      	ldr	r0, [pc, #8]	; (40021c <PIOB_Handler+0xc>)
  400214:	210c      	movs	r1, #12
  400216:	4b02      	ldr	r3, [pc, #8]	; (400220 <PIOB_Handler+0x10>)
  400218:	4798      	blx	r3
  40021a:	bd08      	pop	{r3, pc}
  40021c:	400e1000 	.word	0x400e1000
  400220:	00400195 	.word	0x00400195

00400224 <PIOC_Handler>:
  400224:	b508      	push	{r3, lr}
  400226:	4802      	ldr	r0, [pc, #8]	; (400230 <PIOC_Handler+0xc>)
  400228:	210d      	movs	r1, #13
  40022a:	4b02      	ldr	r3, [pc, #8]	; (400234 <PIOC_Handler+0x10>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	400e1200 	.word	0x400e1200
  400234:	00400195 	.word	0x00400195

00400238 <pmc_switch_mck_to_pllack>:
  400238:	4a18      	ldr	r2, [pc, #96]	; (40029c <pmc_switch_mck_to_pllack+0x64>)
  40023a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40023c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400240:	4318      	orrs	r0, r3
  400242:	6310      	str	r0, [r2, #48]	; 0x30
  400244:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400246:	f013 0f08 	tst.w	r3, #8
  40024a:	d003      	beq.n	400254 <pmc_switch_mck_to_pllack+0x1c>
  40024c:	e009      	b.n	400262 <pmc_switch_mck_to_pllack+0x2a>
  40024e:	3b01      	subs	r3, #1
  400250:	d103      	bne.n	40025a <pmc_switch_mck_to_pllack+0x22>
  400252:	e01e      	b.n	400292 <pmc_switch_mck_to_pllack+0x5a>
  400254:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400258:	4910      	ldr	r1, [pc, #64]	; (40029c <pmc_switch_mck_to_pllack+0x64>)
  40025a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40025c:	f012 0f08 	tst.w	r2, #8
  400260:	d0f5      	beq.n	40024e <pmc_switch_mck_to_pllack+0x16>
  400262:	4a0e      	ldr	r2, [pc, #56]	; (40029c <pmc_switch_mck_to_pllack+0x64>)
  400264:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400266:	f023 0303 	bic.w	r3, r3, #3
  40026a:	f043 0302 	orr.w	r3, r3, #2
  40026e:	6313      	str	r3, [r2, #48]	; 0x30
  400270:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400272:	f010 0008 	ands.w	r0, r0, #8
  400276:	d004      	beq.n	400282 <pmc_switch_mck_to_pllack+0x4a>
  400278:	2000      	movs	r0, #0
  40027a:	4770      	bx	lr
  40027c:	3b01      	subs	r3, #1
  40027e:	d103      	bne.n	400288 <pmc_switch_mck_to_pllack+0x50>
  400280:	e009      	b.n	400296 <pmc_switch_mck_to_pllack+0x5e>
  400282:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400286:	4905      	ldr	r1, [pc, #20]	; (40029c <pmc_switch_mck_to_pllack+0x64>)
  400288:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40028a:	f012 0f08 	tst.w	r2, #8
  40028e:	d0f5      	beq.n	40027c <pmc_switch_mck_to_pllack+0x44>
  400290:	4770      	bx	lr
  400292:	2001      	movs	r0, #1
  400294:	4770      	bx	lr
  400296:	2001      	movs	r0, #1
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	400e0400 	.word	0x400e0400

004002a0 <pmc_switch_mainck_to_xtal>:
  4002a0:	b138      	cbz	r0, 4002b2 <pmc_switch_mainck_to_xtal+0x12>
  4002a2:	4911      	ldr	r1, [pc, #68]	; (4002e8 <pmc_switch_mainck_to_xtal+0x48>)
  4002a4:	6a0b      	ldr	r3, [r1, #32]
  4002a6:	4a11      	ldr	r2, [pc, #68]	; (4002ec <pmc_switch_mainck_to_xtal+0x4c>)
  4002a8:	401a      	ands	r2, r3
  4002aa:	4b11      	ldr	r3, [pc, #68]	; (4002f0 <pmc_switch_mainck_to_xtal+0x50>)
  4002ac:	4313      	orrs	r3, r2
  4002ae:	620b      	str	r3, [r1, #32]
  4002b0:	4770      	bx	lr
  4002b2:	4a0d      	ldr	r2, [pc, #52]	; (4002e8 <pmc_switch_mainck_to_xtal+0x48>)
  4002b4:	6a13      	ldr	r3, [r2, #32]
  4002b6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4002ba:	f023 0303 	bic.w	r3, r3, #3
  4002be:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002c2:	f043 0301 	orr.w	r3, r3, #1
  4002c6:	0209      	lsls	r1, r1, #8
  4002c8:	b289      	uxth	r1, r1
  4002ca:	430b      	orrs	r3, r1
  4002cc:	6213      	str	r3, [r2, #32]
  4002ce:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002d0:	f013 0f01 	tst.w	r3, #1
  4002d4:	d0fb      	beq.n	4002ce <pmc_switch_mainck_to_xtal+0x2e>
  4002d6:	4a04      	ldr	r2, [pc, #16]	; (4002e8 <pmc_switch_mainck_to_xtal+0x48>)
  4002d8:	6a13      	ldr	r3, [r2, #32]
  4002da:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4002de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4002e2:	6213      	str	r3, [r2, #32]
  4002e4:	4770      	bx	lr
  4002e6:	bf00      	nop
  4002e8:	400e0400 	.word	0x400e0400
  4002ec:	fec8fffc 	.word	0xfec8fffc
  4002f0:	01370002 	.word	0x01370002

004002f4 <pmc_osc_is_ready_mainck>:
  4002f4:	4b02      	ldr	r3, [pc, #8]	; (400300 <pmc_osc_is_ready_mainck+0xc>)
  4002f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4002f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	400e0400 	.word	0x400e0400

00400304 <pmc_disable_pllack>:
  400304:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400308:	4b01      	ldr	r3, [pc, #4]	; (400310 <pmc_disable_pllack+0xc>)
  40030a:	629a      	str	r2, [r3, #40]	; 0x28
  40030c:	4770      	bx	lr
  40030e:	bf00      	nop
  400310:	400e0400 	.word	0x400e0400

00400314 <pmc_is_locked_pllack>:
  400314:	4b02      	ldr	r3, [pc, #8]	; (400320 <pmc_is_locked_pllack+0xc>)
  400316:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400318:	f000 0002 	and.w	r0, r0, #2
  40031c:	4770      	bx	lr
  40031e:	bf00      	nop
  400320:	400e0400 	.word	0x400e0400

00400324 <Dummy_Handler>:
  400324:	e7fe      	b.n	400324 <Dummy_Handler>
  400326:	bf00      	nop

00400328 <Reset_Handler>:
  400328:	b508      	push	{r3, lr}
  40032a:	4b20      	ldr	r3, [pc, #128]	; (4003ac <Reset_Handler+0x84>)
  40032c:	4a20      	ldr	r2, [pc, #128]	; (4003b0 <Reset_Handler+0x88>)
  40032e:	429a      	cmp	r2, r3
  400330:	d913      	bls.n	40035a <Reset_Handler+0x32>
  400332:	4b20      	ldr	r3, [pc, #128]	; (4003b4 <Reset_Handler+0x8c>)
  400334:	4a1d      	ldr	r2, [pc, #116]	; (4003ac <Reset_Handler+0x84>)
  400336:	429a      	cmp	r2, r3
  400338:	d21f      	bcs.n	40037a <Reset_Handler+0x52>
  40033a:	4611      	mov	r1, r2
  40033c:	3204      	adds	r2, #4
  40033e:	3303      	adds	r3, #3
  400340:	1a9b      	subs	r3, r3, r2
  400342:	f023 0303 	bic.w	r3, r3, #3
  400346:	3304      	adds	r3, #4
  400348:	4a19      	ldr	r2, [pc, #100]	; (4003b0 <Reset_Handler+0x88>)
  40034a:	4413      	add	r3, r2
  40034c:	f852 0b04 	ldr.w	r0, [r2], #4
  400350:	f841 0b04 	str.w	r0, [r1], #4
  400354:	429a      	cmp	r2, r3
  400356:	d1f9      	bne.n	40034c <Reset_Handler+0x24>
  400358:	e00f      	b.n	40037a <Reset_Handler+0x52>
  40035a:	4b14      	ldr	r3, [pc, #80]	; (4003ac <Reset_Handler+0x84>)
  40035c:	4a14      	ldr	r2, [pc, #80]	; (4003b0 <Reset_Handler+0x88>)
  40035e:	429a      	cmp	r2, r3
  400360:	d20b      	bcs.n	40037a <Reset_Handler+0x52>
  400362:	4b14      	ldr	r3, [pc, #80]	; (4003b4 <Reset_Handler+0x8c>)
  400364:	4a11      	ldr	r2, [pc, #68]	; (4003ac <Reset_Handler+0x84>)
  400366:	1a9a      	subs	r2, r3, r2
  400368:	4813      	ldr	r0, [pc, #76]	; (4003b8 <Reset_Handler+0x90>)
  40036a:	1881      	adds	r1, r0, r2
  40036c:	b12a      	cbz	r2, 40037a <Reset_Handler+0x52>
  40036e:	f851 2904 	ldr.w	r2, [r1], #-4
  400372:	f843 2d04 	str.w	r2, [r3, #-4]!
  400376:	4281      	cmp	r1, r0
  400378:	d1f9      	bne.n	40036e <Reset_Handler+0x46>
  40037a:	bf00      	nop
  40037c:	4b0f      	ldr	r3, [pc, #60]	; (4003bc <Reset_Handler+0x94>)
  40037e:	4a10      	ldr	r2, [pc, #64]	; (4003c0 <Reset_Handler+0x98>)
  400380:	429a      	cmp	r2, r3
  400382:	d20b      	bcs.n	40039c <Reset_Handler+0x74>
  400384:	1d13      	adds	r3, r2, #4
  400386:	4a0f      	ldr	r2, [pc, #60]	; (4003c4 <Reset_Handler+0x9c>)
  400388:	1ad2      	subs	r2, r2, r3
  40038a:	f022 0203 	bic.w	r2, r2, #3
  40038e:	441a      	add	r2, r3
  400390:	3b04      	subs	r3, #4
  400392:	2100      	movs	r1, #0
  400394:	f843 1b04 	str.w	r1, [r3], #4
  400398:	4293      	cmp	r3, r2
  40039a:	d1fb      	bne.n	400394 <Reset_Handler+0x6c>
  40039c:	4b0a      	ldr	r3, [pc, #40]	; (4003c8 <Reset_Handler+0xa0>)
  40039e:	4a0b      	ldr	r2, [pc, #44]	; (4003cc <Reset_Handler+0xa4>)
  4003a0:	609a      	str	r2, [r3, #8]
  4003a2:	4b0b      	ldr	r3, [pc, #44]	; (4003d0 <Reset_Handler+0xa8>)
  4003a4:	4798      	blx	r3
  4003a6:	4b0b      	ldr	r3, [pc, #44]	; (4003d4 <Reset_Handler+0xac>)
  4003a8:	4798      	blx	r3
  4003aa:	e7fe      	b.n	4003aa <Reset_Handler+0x82>
  4003ac:	20000000 	.word	0x20000000
  4003b0:	00400834 	.word	0x00400834
  4003b4:	20000438 	.word	0x20000438
  4003b8:	00400830 	.word	0x00400830
  4003bc:	200004cc 	.word	0x200004cc
  4003c0:	20000438 	.word	0x20000438
  4003c4:	200004cf 	.word	0x200004cf
  4003c8:	e000ed00 	.word	0xe000ed00
  4003cc:	00400000 	.word	0x00400000
  4003d0:	004006c9 	.word	0x004006c9
  4003d4:	004005e9 	.word	0x004005e9

004003d8 <SystemCoreClockUpdate>:
  4003d8:	4b3d      	ldr	r3, [pc, #244]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  4003da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4003dc:	f003 0303 	and.w	r3, r3, #3
  4003e0:	2b03      	cmp	r3, #3
  4003e2:	d85d      	bhi.n	4004a0 <SystemCoreClockUpdate+0xc8>
  4003e4:	e8df f003 	tbb	[pc, r3]
  4003e8:	2b2b0e02 	.word	0x2b2b0e02
  4003ec:	4b39      	ldr	r3, [pc, #228]	; (4004d4 <SystemCoreClockUpdate+0xfc>)
  4003ee:	695b      	ldr	r3, [r3, #20]
  4003f0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4003f4:	bf14      	ite	ne
  4003f6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  4003fa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4003fe:	4b36      	ldr	r3, [pc, #216]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  400400:	601a      	str	r2, [r3, #0]
  400402:	e04d      	b.n	4004a0 <SystemCoreClockUpdate+0xc8>
  400404:	4b32      	ldr	r3, [pc, #200]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  400406:	6a1b      	ldr	r3, [r3, #32]
  400408:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40040c:	d003      	beq.n	400416 <SystemCoreClockUpdate+0x3e>
  40040e:	4a33      	ldr	r2, [pc, #204]	; (4004dc <SystemCoreClockUpdate+0x104>)
  400410:	4b31      	ldr	r3, [pc, #196]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  400412:	601a      	str	r2, [r3, #0]
  400414:	e044      	b.n	4004a0 <SystemCoreClockUpdate+0xc8>
  400416:	4a32      	ldr	r2, [pc, #200]	; (4004e0 <SystemCoreClockUpdate+0x108>)
  400418:	4b2f      	ldr	r3, [pc, #188]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  40041a:	601a      	str	r2, [r3, #0]
  40041c:	4b2c      	ldr	r3, [pc, #176]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  40041e:	6a1b      	ldr	r3, [r3, #32]
  400420:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400424:	2b10      	cmp	r3, #16
  400426:	d002      	beq.n	40042e <SystemCoreClockUpdate+0x56>
  400428:	2b20      	cmp	r3, #32
  40042a:	d004      	beq.n	400436 <SystemCoreClockUpdate+0x5e>
  40042c:	e038      	b.n	4004a0 <SystemCoreClockUpdate+0xc8>
  40042e:	4a2d      	ldr	r2, [pc, #180]	; (4004e4 <SystemCoreClockUpdate+0x10c>)
  400430:	4b29      	ldr	r3, [pc, #164]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  400432:	601a      	str	r2, [r3, #0]
  400434:	e034      	b.n	4004a0 <SystemCoreClockUpdate+0xc8>
  400436:	4a29      	ldr	r2, [pc, #164]	; (4004dc <SystemCoreClockUpdate+0x104>)
  400438:	4b27      	ldr	r3, [pc, #156]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  40043a:	601a      	str	r2, [r3, #0]
  40043c:	e030      	b.n	4004a0 <SystemCoreClockUpdate+0xc8>
  40043e:	4b24      	ldr	r3, [pc, #144]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  400440:	6a1b      	ldr	r3, [r3, #32]
  400442:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400446:	d003      	beq.n	400450 <SystemCoreClockUpdate+0x78>
  400448:	4a24      	ldr	r2, [pc, #144]	; (4004dc <SystemCoreClockUpdate+0x104>)
  40044a:	4b23      	ldr	r3, [pc, #140]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  40044c:	601a      	str	r2, [r3, #0]
  40044e:	e012      	b.n	400476 <SystemCoreClockUpdate+0x9e>
  400450:	4a23      	ldr	r2, [pc, #140]	; (4004e0 <SystemCoreClockUpdate+0x108>)
  400452:	4b21      	ldr	r3, [pc, #132]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  400454:	601a      	str	r2, [r3, #0]
  400456:	4b1e      	ldr	r3, [pc, #120]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  400458:	6a1b      	ldr	r3, [r3, #32]
  40045a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40045e:	2b10      	cmp	r3, #16
  400460:	d002      	beq.n	400468 <SystemCoreClockUpdate+0x90>
  400462:	2b20      	cmp	r3, #32
  400464:	d004      	beq.n	400470 <SystemCoreClockUpdate+0x98>
  400466:	e006      	b.n	400476 <SystemCoreClockUpdate+0x9e>
  400468:	4a1e      	ldr	r2, [pc, #120]	; (4004e4 <SystemCoreClockUpdate+0x10c>)
  40046a:	4b1b      	ldr	r3, [pc, #108]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  40046c:	601a      	str	r2, [r3, #0]
  40046e:	e002      	b.n	400476 <SystemCoreClockUpdate+0x9e>
  400470:	4a1a      	ldr	r2, [pc, #104]	; (4004dc <SystemCoreClockUpdate+0x104>)
  400472:	4b19      	ldr	r3, [pc, #100]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  400474:	601a      	str	r2, [r3, #0]
  400476:	4b16      	ldr	r3, [pc, #88]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  400478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40047a:	f003 0303 	and.w	r3, r3, #3
  40047e:	2b02      	cmp	r3, #2
  400480:	4a13      	ldr	r2, [pc, #76]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  400482:	bf07      	ittee	eq
  400484:	6a93      	ldreq	r3, [r2, #40]	; 0x28
  400486:	6a92      	ldreq	r2, [r2, #40]	; 0x28
  400488:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
  40048a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40048c:	4812      	ldr	r0, [pc, #72]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  40048e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400492:	6803      	ldr	r3, [r0, #0]
  400494:	fb01 3303 	mla	r3, r1, r3, r3
  400498:	b2d2      	uxtb	r2, r2
  40049a:	fbb3 f3f2 	udiv	r3, r3, r2
  40049e:	6003      	str	r3, [r0, #0]
  4004a0:	4b0b      	ldr	r3, [pc, #44]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  4004a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4004a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4004a8:	2b70      	cmp	r3, #112	; 0x70
  4004aa:	d107      	bne.n	4004bc <SystemCoreClockUpdate+0xe4>
  4004ac:	4a0a      	ldr	r2, [pc, #40]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  4004ae:	6813      	ldr	r3, [r2, #0]
  4004b0:	490d      	ldr	r1, [pc, #52]	; (4004e8 <SystemCoreClockUpdate+0x110>)
  4004b2:	fba1 1303 	umull	r1, r3, r1, r3
  4004b6:	085b      	lsrs	r3, r3, #1
  4004b8:	6013      	str	r3, [r2, #0]
  4004ba:	4770      	bx	lr
  4004bc:	4b04      	ldr	r3, [pc, #16]	; (4004d0 <SystemCoreClockUpdate+0xf8>)
  4004be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4004c0:	4905      	ldr	r1, [pc, #20]	; (4004d8 <SystemCoreClockUpdate+0x100>)
  4004c2:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4004c6:	680b      	ldr	r3, [r1, #0]
  4004c8:	40d3      	lsrs	r3, r2
  4004ca:	600b      	str	r3, [r1, #0]
  4004cc:	4770      	bx	lr
  4004ce:	bf00      	nop
  4004d0:	400e0400 	.word	0x400e0400
  4004d4:	400e1410 	.word	0x400e1410
  4004d8:	2000000c 	.word	0x2000000c
  4004dc:	00b71b00 	.word	0x00b71b00
  4004e0:	003d0900 	.word	0x003d0900
  4004e4:	007a1200 	.word	0x007a1200
  4004e8:	aaaaaaab 	.word	0xaaaaaaab

004004ec <system_init_flash>:
  4004ec:	4b1a      	ldr	r3, [pc, #104]	; (400558 <system_init_flash+0x6c>)
  4004ee:	4298      	cmp	r0, r3
  4004f0:	d807      	bhi.n	400502 <system_init_flash+0x16>
  4004f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4004f6:	4a19      	ldr	r2, [pc, #100]	; (40055c <system_init_flash+0x70>)
  4004f8:	6013      	str	r3, [r2, #0]
  4004fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4004fe:	6013      	str	r3, [r2, #0]
  400500:	4770      	bx	lr
  400502:	4b17      	ldr	r3, [pc, #92]	; (400560 <system_init_flash+0x74>)
  400504:	4298      	cmp	r0, r3
  400506:	d806      	bhi.n	400516 <system_init_flash+0x2a>
  400508:	4b16      	ldr	r3, [pc, #88]	; (400564 <system_init_flash+0x78>)
  40050a:	4a14      	ldr	r2, [pc, #80]	; (40055c <system_init_flash+0x70>)
  40050c:	6013      	str	r3, [r2, #0]
  40050e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400512:	6013      	str	r3, [r2, #0]
  400514:	4770      	bx	lr
  400516:	4b14      	ldr	r3, [pc, #80]	; (400568 <system_init_flash+0x7c>)
  400518:	4298      	cmp	r0, r3
  40051a:	d806      	bhi.n	40052a <system_init_flash+0x3e>
  40051c:	4b13      	ldr	r3, [pc, #76]	; (40056c <system_init_flash+0x80>)
  40051e:	4a0f      	ldr	r2, [pc, #60]	; (40055c <system_init_flash+0x70>)
  400520:	6013      	str	r3, [r2, #0]
  400522:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400526:	6013      	str	r3, [r2, #0]
  400528:	4770      	bx	lr
  40052a:	4b11      	ldr	r3, [pc, #68]	; (400570 <system_init_flash+0x84>)
  40052c:	4298      	cmp	r0, r3
  40052e:	d806      	bhi.n	40053e <system_init_flash+0x52>
  400530:	4b10      	ldr	r3, [pc, #64]	; (400574 <system_init_flash+0x88>)
  400532:	4a0a      	ldr	r2, [pc, #40]	; (40055c <system_init_flash+0x70>)
  400534:	6013      	str	r3, [r2, #0]
  400536:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40053a:	6013      	str	r3, [r2, #0]
  40053c:	4770      	bx	lr
  40053e:	4b0e      	ldr	r3, [pc, #56]	; (400578 <system_init_flash+0x8c>)
  400540:	4298      	cmp	r0, r3
  400542:	bf94      	ite	ls
  400544:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
  400548:	4b0c      	ldrhi	r3, [pc, #48]	; (40057c <system_init_flash+0x90>)
  40054a:	4a04      	ldr	r2, [pc, #16]	; (40055c <system_init_flash+0x70>)
  40054c:	6013      	str	r3, [r2, #0]
  40054e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400552:	6013      	str	r3, [r2, #0]
  400554:	4770      	bx	lr
  400556:	bf00      	nop
  400558:	01312cff 	.word	0x01312cff
  40055c:	400e0a00 	.word	0x400e0a00
  400560:	026259ff 	.word	0x026259ff
  400564:	04000100 	.word	0x04000100
  400568:	039386ff 	.word	0x039386ff
  40056c:	04000200 	.word	0x04000200
  400570:	04c4b3ff 	.word	0x04c4b3ff
  400574:	04000300 	.word	0x04000300
  400578:	05f5e0ff 	.word	0x05f5e0ff
  40057c:	04000500 	.word	0x04000500

00400580 <_pio_set_output>:

#include "Driver/pio_maua.h"

void _pio_set_output( Pio *p_pio, const uint32_t ul_mask, const uint32_t ul_default_level, const uint32_t ul_pull_up_enable){
  400580:	b410      	push	{r4}
	//31.6.1 PIO Enable Register
	// 1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).
	p_pio->PIO_PER |= ul_default_level << ul_mask;
  400582:	6804      	ldr	r4, [r0, #0]
  400584:	408a      	lsls	r2, r1
  400586:	4314      	orrs	r4, r2
  400588:	6004      	str	r4, [r0, #0]
	
	// 31.6.46 PIO Write Protection Mode Register
	// 0: Disables the write protection if WPKEY corresponds to 0x50494F (PIO in ASCII).
	p_pio->PIO_WPMR = 0;
  40058a:	2400      	movs	r4, #0
  40058c:	f8c0 40e4 	str.w	r4, [r0, #228]	; 0xe4
	
	// 31.6.4 PIO Output Enable Register
	// 1: Enables the output on the I/O line.
	p_pio->PIO_OER |= ul_default_level << ul_mask;
  400590:	6904      	ldr	r4, [r0, #16]
  400592:	4322      	orrs	r2, r4
  400594:	6102      	str	r2, [r0, #16]
	
	if (ul_pull_up_enable == 1)
  400596:	2b01      	cmp	r3, #1
		_pio_pull_up(p_pio,ul_mask, ul_attribute);
	}	
}

void _pio_pull_up(	Pio *p_pio, const uint32_t ul_mask, const uint32_t ul_pull_up_enable) {
	p_pio->PIO_PUER = ul_pull_up_enable << ul_mask;
  400598:	bf04      	itt	eq
  40059a:	408b      	lsleq	r3, r1
  40059c:	6643      	streq	r3, [r0, #100]	; 0x64
	
	if (ul_pull_up_enable == 1)
	{
		_pio_pull_up(p_pio,ul_mask, ul_pull_up_enable);
	}
}
  40059e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005a2:	4770      	bx	lr

004005a4 <_pio_set>:
}
void _pio_pull_down( Pio *p_pio, const uint32_t ul_mask, const uint32_t ul_pull_down_enable){
	p_pio->PIO_PPDER = ul_pull_down_enable << ul_mask;
}
void _pio_set( Pio *p_pio, const uint32_t ul_mask) {
	p_pio->PIO_SODR = (1 << ul_mask );
  4005a4:	2301      	movs	r3, #1
  4005a6:	408b      	lsls	r3, r1
  4005a8:	6303      	str	r3, [r0, #48]	; 0x30
  4005aa:	4770      	bx	lr

004005ac <_pio_get_output_data_status>:
void _pio_clear( Pio *p_pio, const uint32_t ul_mask) {
	p_pio->PIO_CODR = (1 << ul_mask );
}

uint32_t _pio_get_output_data_status(const Pio *p_pio, const uint32_t ul_mask) {
	return (p_pio->PIO_PDSR >> ul_mask) & 1;
  4005ac:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  4005ae:	40c8      	lsrs	r0, r1
}
  4005b0:	f000 0001 	and.w	r0, r0, #1
  4005b4:	4770      	bx	lr
  4005b6:	bf00      	nop

004005b8 <config_pin_input>:
void config_pin_input(Pio *PIO, int pinos){
	
	//31.6.1 PIO Enable Register
	// 1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).
	PIO->PIO_PER = pinos;
  4005b8:	6001      	str	r1, [r0, #0]
	
	// 31.6.46 PIO Write Protection Mode Register
	// 0: Disables the write protection if WPKEY corresponds to 0x50494F (PIO in ASCII).
	PIO->PIO_WPMR = 0;
  4005ba:	2300      	movs	r3, #0
  4005bc:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	
	// 31.6.4 PIO Output Disable Register
	// 1: Disable the output on the I/O line.
	PIO->PIO_ODR = pinos;
  4005c0:	6141      	str	r1, [r0, #20]
	
	// Enable pull-up
	PIO->PIO_PUER = pinos;
  4005c2:	6641      	str	r1, [r0, #100]	; 0x64
	
	// Ativando o Debouncing
	PIO->PIO_IFSCER = pinos;
  4005c4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4005c8:	4770      	bx	lr
  4005ca:	bf00      	nop

004005cc <_pmc_enable_clock_periferico>:
     * os clocks dos perifericos, √© necess√°rio testarmos
     * antes para saber em qual deve ser salvo.
     *
     * O ID m√°ximo para o PMC_PCER0 √© 32
     */
    if(ID< 32){
  4005cc:	281f      	cmp	r0, #31
        PMC->PMC_PCER0 = (1 << ID);
  4005ce:	f04f 0301 	mov.w	r3, #1
  4005d2:	fa03 f300 	lsl.w	r3, r3, r0
  4005d6:	4a03      	ldr	r2, [pc, #12]	; (4005e4 <_pmc_enable_clock_periferico+0x18>)
  4005d8:	bf94      	ite	ls
  4005da:	6113      	strls	r3, [r2, #16]
    }
    else{
        PMC->PMC_PCER1 = (1 << ID);
  4005dc:	f8c2 3100 	strhi.w	r3, [r2, #256]	; 0x100

    /**
     * @brief qual seria a situa√ß√£o que retornariamos 1 ?
     */
    return(0);
}
  4005e0:	2000      	movs	r0, #0
  4005e2:	4770      	bx	lr
  4005e4:	400e0400 	.word	0x400e0400

004005e8 <main>:
 * 6. ativa a o pino como modo output
 * 7. coloca o HIGH no pino
 */

int main (void)
{
  4005e8:	b580      	push	{r7, lr}

	/**
	* Inicializando o clock do uP
	*/
	sysclk_init();
  4005ea:	4b2c      	ldr	r3, [pc, #176]	; (40069c <main+0xb4>)
  4005ec:	4798      	blx	r3
	
	/** 
	*  Desabilitando o WathDog do uP
	*/
	WDT->WDT_MR = WDT_MR_WDDIS;
  4005ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4005f2:	4b2b      	ldr	r3, [pc, #172]	; (4006a0 <main+0xb8>)
  4005f4:	605a      	str	r2, [r3, #4]
		

	_pmc_enable_clock_periferico(ID_PIOA);
  4005f6:	200b      	movs	r0, #11
  4005f8:	4c2a      	ldr	r4, [pc, #168]	; (4006a4 <main+0xbc>)
  4005fa:	47a0      	blx	r4
	_pmc_enable_clock_periferico(ID_PIOC);
  4005fc:	200d      	movs	r0, #13
  4005fe:	47a0      	blx	r4
	_pmc_enable_clock_periferico(ID_PIOB);
  400600:	200c      	movs	r0, #12
  400602:	47a0      	blx	r4
	
	_pio_set_output(PIOA, PIN_LED_BLUE,1,0);
  400604:	4d28      	ldr	r5, [pc, #160]	; (4006a8 <main+0xc0>)
  400606:	4628      	mov	r0, r5
  400608:	2113      	movs	r1, #19
  40060a:	2201      	movs	r2, #1
  40060c:	2300      	movs	r3, #0
  40060e:	4c27      	ldr	r4, [pc, #156]	; (4006ac <main+0xc4>)
  400610:	47a0      	blx	r4
	_pio_set_output(PIOA, PIN_LED_GREEN,1,0);
  400612:	4628      	mov	r0, r5
  400614:	2114      	movs	r1, #20
  400616:	2201      	movs	r2, #1
  400618:	2300      	movs	r3, #0
  40061a:	47a0      	blx	r4
	_pio_set_output(PIOC, PIN_LED_RED,1,0);
  40061c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
  400620:	4628      	mov	r0, r5
  400622:	2114      	movs	r1, #20
  400624:	2201      	movs	r2, #1
  400626:	2300      	movs	r3, #0
  400628:	47a0      	blx	r4
	//PIOC->PIO_OER |=  (1 << PIN_LED_RED );

	// 31.6.10 PIO Set Output Data Register
	// 1: Sets the data to be driven on the I/O line.
	//PIOA->PIO_SODR = (0 << PIN_LED_BLUE );
	PIOC->PIO_SODR = (1 << PIN_LED_RED);
  40062a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  40062e:	632b      	str	r3, [r5, #48]	; 0x30

	config_pin_input(PIOB, 1 << PIN_BUTTON);
  400630:	481f      	ldr	r0, [pc, #124]	; (4006b0 <main+0xc8>)
  400632:	2108      	movs	r1, #8
  400634:	4b1f      	ldr	r3, [pc, #124]	; (4006b4 <main+0xcc>)
  400636:	4798      	blx	r3
			Estamos setando os dois pinos set e clear em nÌvel alto, com o delay de 1000 segundos.
			*/

				
			//if (((PIOB->PIO_PDSR >> 3) & 1 ) == 0) {
			if (_pio_get_output_data_status(PIOB, PIN_BUTTON) == 0) {
  400638:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4006b0 <main+0xc8>
				delay_ms(time);
				//_pio_set(PIOA, PORT_LED_GREEN);
				PIOA->PIO_SODR = (1 << PIN_LED_GREEN );
				delay_ms(time);
			} else {
				PIOC->PIO_CODR = (1 << PIN_LED_RED );
  40063c:	462f      	mov	r7, r5
				PIOA->PIO_SODR = (1 << PIN_LED_BLUE );
  40063e:	4c1a      	ldr	r4, [pc, #104]	; (4006a8 <main+0xc0>)
			Estamos setando os dois pinos set e clear em nÌvel alto, com o delay de 1000 segundos.
			*/

				
			//if (((PIOB->PIO_PDSR >> 3) & 1 ) == 0) {
			if (_pio_get_output_data_status(PIOB, PIN_BUTTON) == 0) {
  400640:	4640      	mov	r0, r8
  400642:	2103      	movs	r1, #3
  400644:	4b1c      	ldr	r3, [pc, #112]	; (4006b8 <main+0xd0>)
  400646:	4798      	blx	r3
  400648:	bb00      	cbnz	r0, 40068c <main+0xa4>
				_pio_set(PIOC, PORT_LED_RED);
  40064a:	4638      	mov	r0, r7
  40064c:	4639      	mov	r1, r7
  40064e:	4b1b      	ldr	r3, [pc, #108]	; (4006bc <main+0xd4>)
  400650:	4798      	blx	r3
				//PIOC->PIO_SODR = (1 << PIN_LED_RED );
				delay_ms(time);
  400652:	4e1b      	ldr	r6, [pc, #108]	; (4006c0 <main+0xd8>)
  400654:	4630      	mov	r0, r6
  400656:	4d1b      	ldr	r5, [pc, #108]	; (4006c4 <main+0xdc>)
  400658:	47a8      	blx	r5
				//_pio_clear(PIOA, PORT_LED_BLUE);
				PIOA->PIO_CODR = (1 << PIN_LED_BLUE );
  40065a:	f44f 2a00 	mov.w	sl, #524288	; 0x80000
  40065e:	f8c4 a034 	str.w	sl, [r4, #52]	; 0x34
				delay_ms(time);
  400662:	4630      	mov	r0, r6
  400664:	47a8      	blx	r5
				//_pio_clear(PIOA, PORT_LED_GREEN);
				PIOA->PIO_CODR = (1 << PIN_LED_GREEN );
  400666:	f44f 1980 	mov.w	r9, #1048576	; 0x100000
  40066a:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
				delay_ms(time);
  40066e:	4630      	mov	r0, r6
  400670:	47a8      	blx	r5
				//_pio_clear(PIOC, PORT_LED_RED);
				PIOC->PIO_CODR = (1 << PIN_LED_RED );
  400672:	f8c7 9034 	str.w	r9, [r7, #52]	; 0x34
				delay_ms(time);
  400676:	4630      	mov	r0, r6
  400678:	47a8      	blx	r5
				//_pio_set(PIOA, PORT_LED_BLUE);
				PIOA->PIO_SODR = (1 << PIN_LED_BLUE );
  40067a:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
				delay_ms(time);
  40067e:	4630      	mov	r0, r6
  400680:	47a8      	blx	r5
				//_pio_set(PIOA, PORT_LED_GREEN);
				PIOA->PIO_SODR = (1 << PIN_LED_GREEN );
  400682:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
				delay_ms(time);
  400686:	4630      	mov	r0, r6
  400688:	47a8      	blx	r5
  40068a:	e7d9      	b.n	400640 <main+0x58>
			} else {
				PIOC->PIO_CODR = (1 << PIN_LED_RED );
  40068c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400690:	637b      	str	r3, [r7, #52]	; 0x34
				PIOA->PIO_SODR = (1 << PIN_LED_BLUE );
  400692:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400696:	6322      	str	r2, [r4, #48]	; 0x30
				PIOA->PIO_SODR = (1 << PIN_LED_GREEN );
  400698:	6323      	str	r3, [r4, #48]	; 0x30
  40069a:	e7d1      	b.n	400640 <main+0x58>
  40069c:	00400129 	.word	0x00400129
  4006a0:	400e1450 	.word	0x400e1450
  4006a4:	004005cd 	.word	0x004005cd
  4006a8:	400e0e00 	.word	0x400e0e00
  4006ac:	00400581 	.word	0x00400581
  4006b0:	400e1000 	.word	0x400e1000
  4006b4:	004005b9 	.word	0x004005b9
  4006b8:	004005ad 	.word	0x004005ad
  4006bc:	004005a5 	.word	0x004005a5
  4006c0:	000d1437 	.word	0x000d1437
  4006c4:	20000001 	.word	0x20000001

004006c8 <__libc_init_array>:
  4006c8:	b570      	push	{r4, r5, r6, lr}
  4006ca:	4e0f      	ldr	r6, [pc, #60]	; (400708 <__libc_init_array+0x40>)
  4006cc:	4d0f      	ldr	r5, [pc, #60]	; (40070c <__libc_init_array+0x44>)
  4006ce:	1b76      	subs	r6, r6, r5
  4006d0:	10b6      	asrs	r6, r6, #2
  4006d2:	bf18      	it	ne
  4006d4:	2400      	movne	r4, #0
  4006d6:	d005      	beq.n	4006e4 <__libc_init_array+0x1c>
  4006d8:	3401      	adds	r4, #1
  4006da:	f855 3b04 	ldr.w	r3, [r5], #4
  4006de:	4798      	blx	r3
  4006e0:	42a6      	cmp	r6, r4
  4006e2:	d1f9      	bne.n	4006d8 <__libc_init_array+0x10>
  4006e4:	4e0a      	ldr	r6, [pc, #40]	; (400710 <__libc_init_array+0x48>)
  4006e6:	4d0b      	ldr	r5, [pc, #44]	; (400714 <__libc_init_array+0x4c>)
  4006e8:	1b76      	subs	r6, r6, r5
  4006ea:	f000 f891 	bl	400810 <_init>
  4006ee:	10b6      	asrs	r6, r6, #2
  4006f0:	bf18      	it	ne
  4006f2:	2400      	movne	r4, #0
  4006f4:	d006      	beq.n	400704 <__libc_init_array+0x3c>
  4006f6:	3401      	adds	r4, #1
  4006f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4006fc:	4798      	blx	r3
  4006fe:	42a6      	cmp	r6, r4
  400700:	d1f9      	bne.n	4006f6 <__libc_init_array+0x2e>
  400702:	bd70      	pop	{r4, r5, r6, pc}
  400704:	bd70      	pop	{r4, r5, r6, pc}
  400706:	bf00      	nop
  400708:	0040081c 	.word	0x0040081c
  40070c:	0040081c 	.word	0x0040081c
  400710:	00400824 	.word	0x00400824
  400714:	0040081c 	.word	0x0040081c

00400718 <register_fini>:
  400718:	4b02      	ldr	r3, [pc, #8]	; (400724 <register_fini+0xc>)
  40071a:	b113      	cbz	r3, 400722 <register_fini+0xa>
  40071c:	4802      	ldr	r0, [pc, #8]	; (400728 <register_fini+0x10>)
  40071e:	f000 b805 	b.w	40072c <atexit>
  400722:	4770      	bx	lr
  400724:	00000000 	.word	0x00000000
  400728:	00400739 	.word	0x00400739

0040072c <atexit>:
  40072c:	4601      	mov	r1, r0
  40072e:	2000      	movs	r0, #0
  400730:	4602      	mov	r2, r0
  400732:	4603      	mov	r3, r0
  400734:	f000 b816 	b.w	400764 <__register_exitproc>

00400738 <__libc_fini_array>:
  400738:	b538      	push	{r3, r4, r5, lr}
  40073a:	4b08      	ldr	r3, [pc, #32]	; (40075c <__libc_fini_array+0x24>)
  40073c:	4d08      	ldr	r5, [pc, #32]	; (400760 <__libc_fini_array+0x28>)
  40073e:	1aed      	subs	r5, r5, r3
  400740:	10ac      	asrs	r4, r5, #2
  400742:	bf18      	it	ne
  400744:	18ed      	addne	r5, r5, r3
  400746:	d005      	beq.n	400754 <__libc_fini_array+0x1c>
  400748:	3c01      	subs	r4, #1
  40074a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40074e:	4798      	blx	r3
  400750:	2c00      	cmp	r4, #0
  400752:	d1f9      	bne.n	400748 <__libc_fini_array+0x10>
  400754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400758:	f000 b864 	b.w	400824 <_fini>
  40075c:	00400830 	.word	0x00400830
  400760:	00400834 	.word	0x00400834

00400764 <__register_exitproc>:
  400764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400768:	4c25      	ldr	r4, [pc, #148]	; (400800 <__register_exitproc+0x9c>)
  40076a:	6825      	ldr	r5, [r4, #0]
  40076c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  400770:	4606      	mov	r6, r0
  400772:	4688      	mov	r8, r1
  400774:	4692      	mov	sl, r2
  400776:	4699      	mov	r9, r3
  400778:	b3cc      	cbz	r4, 4007ee <__register_exitproc+0x8a>
  40077a:	6860      	ldr	r0, [r4, #4]
  40077c:	281f      	cmp	r0, #31
  40077e:	dc18      	bgt.n	4007b2 <__register_exitproc+0x4e>
  400780:	1c43      	adds	r3, r0, #1
  400782:	b17e      	cbz	r6, 4007a4 <__register_exitproc+0x40>
  400784:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  400788:	2101      	movs	r1, #1
  40078a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40078e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  400792:	fa01 f200 	lsl.w	r2, r1, r0
  400796:	4317      	orrs	r7, r2
  400798:	2e02      	cmp	r6, #2
  40079a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40079e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4007a2:	d01e      	beq.n	4007e2 <__register_exitproc+0x7e>
  4007a4:	3002      	adds	r0, #2
  4007a6:	6063      	str	r3, [r4, #4]
  4007a8:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4007ac:	2000      	movs	r0, #0
  4007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007b2:	4b14      	ldr	r3, [pc, #80]	; (400804 <__register_exitproc+0xa0>)
  4007b4:	b303      	cbz	r3, 4007f8 <__register_exitproc+0x94>
  4007b6:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4007ba:	f3af 8000 	nop.w
  4007be:	4604      	mov	r4, r0
  4007c0:	b1d0      	cbz	r0, 4007f8 <__register_exitproc+0x94>
  4007c2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4007c6:	2700      	movs	r7, #0
  4007c8:	e880 0088 	stmia.w	r0, {r3, r7}
  4007cc:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4007d0:	4638      	mov	r0, r7
  4007d2:	2301      	movs	r3, #1
  4007d4:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4007d8:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4007dc:	2e00      	cmp	r6, #0
  4007de:	d0e1      	beq.n	4007a4 <__register_exitproc+0x40>
  4007e0:	e7d0      	b.n	400784 <__register_exitproc+0x20>
  4007e2:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4007e6:	430a      	orrs	r2, r1
  4007e8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4007ec:	e7da      	b.n	4007a4 <__register_exitproc+0x40>
  4007ee:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4007f2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4007f6:	e7c0      	b.n	40077a <__register_exitproc+0x16>
  4007f8:	f04f 30ff 	mov.w	r0, #4294967295
  4007fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400800:	0040080c 	.word	0x0040080c
  400804:	00000000 	.word	0x00000000
  400808:	00000043 	.word	0x00000043

0040080c <_global_impure_ptr>:
  40080c:	20000010                                ... 

00400810 <_init>:
  400810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400812:	bf00      	nop
  400814:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400816:	bc08      	pop	{r3}
  400818:	469e      	mov	lr, r3
  40081a:	4770      	bx	lr

0040081c <__init_array_start>:
  40081c:	00400719 	.word	0x00400719

00400820 <__frame_dummy_init_array_entry>:
  400820:	004000f1                                ..@.

00400824 <_fini>:
  400824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400826:	bf00      	nop
  400828:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40082a:	bc08      	pop	{r3}
  40082c:	469e      	mov	lr, r3
  40082e:	4770      	bx	lr

00400830 <__fini_array_start>:
  400830:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <impure_data>:
20000010:	0000 0000 02fc 2000 0364 2000 03cc 2000     ....... d.. ... 
	...
20000044:	0808 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
