#ifndef __DT_BINDINGS_CV181X_DMAMAP_H__
#define __DT_BINDINGS_CV181X_DMAMAP_H__

#define CVI_I2S0_RX     0
#define CVI_I2S0_TX     1
#define CVI_I2S1_RX     2
#define CVI_I2S1_TX     3
#define CVI_I2S2_RX     4
#define CVI_I2S2_TX     5
#define CVI_I2S3_RX     6
#define CVI_I2S3_TX     7
#define CVI_UART0_RX    8
#define CVI_UART0_TX    9
#define CVI_UART1_RX    10
#define CVI_UART1_TX    11
#define CVI_UART2_RX    12
#define CVI_UART2_TX    13
#define CVI_UART3_RX    14
#define CVI_UART3_TX    15
#define CVI_SPI0_RX     16
#define CVI_SPI0_TX     17
#define CVI_SPI1_RX     18
#define CVI_SPI1_TX     19
#define CVI_SPI2_RX     20
#define CVI_SPI2_TX     21
#define CVI_SPI3_RX     22
#define CVI_SPI3_TX     23
#define CVI_I2C0_RX     24
#define CVI_I2C0_TX     25
#define CVI_I2C1_RX     26
#define CVI_I2C1_TX     27
#define CVI_I2C2_RX     28
#define CVI_I2C2_TX     29
#define CVI_I2C3_RX     30
#define CVI_I2C3_TX     31
#define CVI_I2C4_RX     32
#define CVI_I2C4_TX     33
#define CVI_TDM0_RX     34
#define CVI_TDM0_TX     35
#define CVI_TDM1_RX     36
#define CVI_AUDSRC      37
#define CVI_SPI_NAND    38
#define CVI_SPI_NOR     39
#define CVI_UART4_RX    40
#define CVI_UART4_TX    41
#define CVI_SPI_NOR1    42

#endif
