<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_llwu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_llwu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_LLWU_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_LLWU_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 LLWU</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Low leakage wakeup unit</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_LLWU_PE1 - LLWU Pin Enable 1 register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_LLWU_PE2 - LLWU Pin Enable 2 register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_LLWU_PE3 - LLWU Pin Enable 3 register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_LLWU_PE4 - LLWU Pin Enable 4 register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_LLWU_ME - LLWU Module Enable register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_LLWU_F1 - LLWU Flag 1 register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_LLWU_F2 - LLWU Flag 2 register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_LLWU_F3 - LLWU Flag 3 register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_LLWU_FILT1 - LLWU Pin Filter 1 register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_LLWU_FILT2 - LLWU Pin Filter 2 register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_LLWU_RST - LLWU Reset Enable register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - hw_llwu_t - Struct containing all module registers.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HW_LLWU_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * HW_LLWU_PE1 - LLWU Pin Enable 1 register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="union__hw__llwu__pe1.html">  126</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__pe1.html">_hw_llwu_pe1</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint8_t U;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html">  129</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html">_hw_llwu_pe1_bitfields</a></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    {</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#ada0fef926e46c42317cb212bf8a719fc">  131</a></span>&#160;        uint8_t <a class="code" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#ada0fef926e46c42317cb212bf8a719fc">WUPE0</a> : 2;             </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a13c9579f5c69b2929a8a219fcebd815c">  132</a></span>&#160;        uint8_t <a class="code" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a13c9579f5c69b2929a8a219fcebd815c">WUPE1</a> : 2;             </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a7989c97c33caa1c9d314ff9b05ab4c7e">  133</a></span>&#160;        uint8_t <a class="code" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a7989c97c33caa1c9d314ff9b05ab4c7e">WUPE2</a> : 2;             </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a2820d33f1de85071a95eb0493834c9a9">  134</a></span>&#160;        uint8_t <a class="code" href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a2820d33f1de85071a95eb0493834c9a9">WUPE3</a> : 2;             </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    } B;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;} <a class="code" href="union__hw__llwu__pe1.html">hw_llwu_pe1_t</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_ADDR(x)      ((x) + 0x0U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1(x)           (*(__IO hw_llwu_pe1_t *) HW_LLWU_PE1_ADDR(x))</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_RD(x)        (HW_LLWU_PE1(x).U)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_WR(x, v)     (HW_LLWU_PE1(x).U = (v))</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_SET(x, v)    (HW_LLWU_PE1_WR(x, HW_LLWU_PE1_RD(x) |  (v)))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_CLR(x, v)    (HW_LLWU_PE1_WR(x, HW_LLWU_PE1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define HW_LLWU_PE1_TOG(x, v)    (HW_LLWU_PE1_WR(x, HW_LLWU_PE1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE1 bitfields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BP_LLWU_PE1_WUPE0    (0U)          </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define BM_LLWU_PE1_WUPE0    (0x03U)       </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define BS_LLWU_PE1_WUPE0    (2U)          </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define BR_LLWU_PE1_WUPE0(x) (HW_LLWU_PE1(x).B.WUPE0)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define BF_LLWU_PE1_WUPE0(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE1_WUPE0) &amp; BM_LLWU_PE1_WUPE0)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define BW_LLWU_PE1_WUPE0(x, v) (HW_LLWU_PE1_WR(x, (HW_LLWU_PE1_RD(x) &amp; ~BM_LLWU_PE1_WUPE0) | BF_LLWU_PE1_WUPE0(v)))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define BP_LLWU_PE1_WUPE1    (2U)          </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define BM_LLWU_PE1_WUPE1    (0x0CU)       </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define BS_LLWU_PE1_WUPE1    (2U)          </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BR_LLWU_PE1_WUPE1(x) (HW_LLWU_PE1(x).B.WUPE1)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define BF_LLWU_PE1_WUPE1(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE1_WUPE1) &amp; BM_LLWU_PE1_WUPE1)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define BW_LLWU_PE1_WUPE1(x, v) (HW_LLWU_PE1_WR(x, (HW_LLWU_PE1_RD(x) &amp; ~BM_LLWU_PE1_WUPE1) | BF_LLWU_PE1_WUPE1(v)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BP_LLWU_PE1_WUPE2    (4U)          </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define BM_LLWU_PE1_WUPE2    (0x30U)       </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BS_LLWU_PE1_WUPE2    (2U)          </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define BR_LLWU_PE1_WUPE2(x) (HW_LLWU_PE1(x).B.WUPE2)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define BF_LLWU_PE1_WUPE2(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE1_WUPE2) &amp; BM_LLWU_PE1_WUPE2)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define BW_LLWU_PE1_WUPE2(x, v) (HW_LLWU_PE1_WR(x, (HW_LLWU_PE1_RD(x) &amp; ~BM_LLWU_PE1_WUPE2) | BF_LLWU_PE1_WUPE2(v)))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define BP_LLWU_PE1_WUPE3    (6U)          </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define BM_LLWU_PE1_WUPE3    (0xC0U)       </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define BS_LLWU_PE1_WUPE3    (2U)          </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define BR_LLWU_PE1_WUPE3(x) (HW_LLWU_PE1(x).B.WUPE3)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BF_LLWU_PE1_WUPE3(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE1_WUPE3) &amp; BM_LLWU_PE1_WUPE3)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define BW_LLWU_PE1_WUPE3(x, v) (HW_LLWU_PE1_WR(x, (HW_LLWU_PE1_RD(x) &amp; ~BM_LLWU_PE1_WUPE3) | BF_LLWU_PE1_WUPE3(v)))</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * HW_LLWU_PE2 - LLWU Pin Enable 2 register</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="union__hw__llwu__pe2.html">  277</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__pe2.html">_hw_llwu_pe2</a></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    uint8_t U;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html">  280</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html">_hw_llwu_pe2_bitfields</a></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    {</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html#a64d7b7aa108854c2ba6eb5cd9d1ad392">  282</a></span>&#160;        uint8_t WUPE4 : 2;             </div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html#a956f50db922f189891bd03057e07fb66">  283</a></span>&#160;        uint8_t WUPE5 : 2;             </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html#a9bc4fa718569c0296c4655166e0a21d8">  284</a></span>&#160;        uint8_t WUPE6 : 2;             </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html#a130e2de1f0ce3c3dd2dc34b101518b85">  285</a></span>&#160;        uint8_t WUPE7 : 2;             </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    } B;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} <a class="code" href="union__hw__llwu__pe2.html">hw_llwu_pe2_t</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_ADDR(x)      ((x) + 0x1U)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2(x)           (*(__IO hw_llwu_pe2_t *) HW_LLWU_PE2_ADDR(x))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_RD(x)        (HW_LLWU_PE2(x).U)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_WR(x, v)     (HW_LLWU_PE2(x).U = (v))</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_SET(x, v)    (HW_LLWU_PE2_WR(x, HW_LLWU_PE2_RD(x) |  (v)))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_CLR(x, v)    (HW_LLWU_PE2_WR(x, HW_LLWU_PE2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define HW_LLWU_PE2_TOG(x, v)    (HW_LLWU_PE2_WR(x, HW_LLWU_PE2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE2 bitfields</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define BP_LLWU_PE2_WUPE4    (0U)          </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define BM_LLWU_PE2_WUPE4    (0x03U)       </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BS_LLWU_PE2_WUPE4    (2U)          </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BR_LLWU_PE2_WUPE4(x) (HW_LLWU_PE2(x).B.WUPE4)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BF_LLWU_PE2_WUPE4(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE2_WUPE4) &amp; BM_LLWU_PE2_WUPE4)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BW_LLWU_PE2_WUPE4(x, v) (HW_LLWU_PE2_WR(x, (HW_LLWU_PE2_RD(x) &amp; ~BM_LLWU_PE2_WUPE4) | BF_LLWU_PE2_WUPE4(v)))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BP_LLWU_PE2_WUPE5    (2U)          </span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BM_LLWU_PE2_WUPE5    (0x0CU)       </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BS_LLWU_PE2_WUPE5    (2U)          </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BR_LLWU_PE2_WUPE5(x) (HW_LLWU_PE2(x).B.WUPE5)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BF_LLWU_PE2_WUPE5(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE2_WUPE5) &amp; BM_LLWU_PE2_WUPE5)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define BW_LLWU_PE2_WUPE5(x, v) (HW_LLWU_PE2_WR(x, (HW_LLWU_PE2_RD(x) &amp; ~BM_LLWU_PE2_WUPE5) | BF_LLWU_PE2_WUPE5(v)))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BP_LLWU_PE2_WUPE6    (4U)          </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BM_LLWU_PE2_WUPE6    (0x30U)       </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define BS_LLWU_PE2_WUPE6    (2U)          </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define BR_LLWU_PE2_WUPE6(x) (HW_LLWU_PE2(x).B.WUPE6)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define BF_LLWU_PE2_WUPE6(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE2_WUPE6) &amp; BM_LLWU_PE2_WUPE6)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BW_LLWU_PE2_WUPE6(x, v) (HW_LLWU_PE2_WR(x, (HW_LLWU_PE2_RD(x) &amp; ~BM_LLWU_PE2_WUPE6) | BF_LLWU_PE2_WUPE6(v)))</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BP_LLWU_PE2_WUPE7    (6U)          </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BM_LLWU_PE2_WUPE7    (0xC0U)       </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BS_LLWU_PE2_WUPE7    (2U)          </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BR_LLWU_PE2_WUPE7(x) (HW_LLWU_PE2(x).B.WUPE7)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BF_LLWU_PE2_WUPE7(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE2_WUPE7) &amp; BM_LLWU_PE2_WUPE7)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define BW_LLWU_PE2_WUPE7(x, v) (HW_LLWU_PE2_WR(x, (HW_LLWU_PE2_RD(x) &amp; ~BM_LLWU_PE2_WUPE7) | BF_LLWU_PE2_WUPE7(v)))</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * HW_LLWU_PE3 - LLWU Pin Enable 3 register</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="union__hw__llwu__pe3.html">  428</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__pe3.html">_hw_llwu_pe3</a></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    uint8_t U;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html">  431</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html">_hw_llwu_pe3_bitfields</a></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    {</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html#a7053f3489594321e08a9a05dbf66ec4a">  433</a></span>&#160;        uint8_t WUPE8 : 2;             </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html#a5d9eaa15f46674d331e5aa21344b5544">  434</a></span>&#160;        uint8_t WUPE9 : 2;             </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html#abc40668b0b1c154b5e3b2fe699f9e842">  435</a></span>&#160;        uint8_t WUPE10 : 2;            </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html#ae95bb26546bfa7807a2504c87d960767">  436</a></span>&#160;        uint8_t WUPE11 : 2;            </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    } B;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;} <a class="code" href="union__hw__llwu__pe3.html">hw_llwu_pe3_t</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_ADDR(x)      ((x) + 0x2U)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3(x)           (*(__IO hw_llwu_pe3_t *) HW_LLWU_PE3_ADDR(x))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_RD(x)        (HW_LLWU_PE3(x).U)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_WR(x, v)     (HW_LLWU_PE3(x).U = (v))</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_SET(x, v)    (HW_LLWU_PE3_WR(x, HW_LLWU_PE3_RD(x) |  (v)))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_CLR(x, v)    (HW_LLWU_PE3_WR(x, HW_LLWU_PE3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define HW_LLWU_PE3_TOG(x, v)    (HW_LLWU_PE3_WR(x, HW_LLWU_PE3_RD(x) ^  (v)))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE3 bitfields</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define BP_LLWU_PE3_WUPE8    (0U)          </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BM_LLWU_PE3_WUPE8    (0x03U)       </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BS_LLWU_PE3_WUPE8    (2U)          </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BR_LLWU_PE3_WUPE8(x) (HW_LLWU_PE3(x).B.WUPE8)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BF_LLWU_PE3_WUPE8(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE3_WUPE8) &amp; BM_LLWU_PE3_WUPE8)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BW_LLWU_PE3_WUPE8(x, v) (HW_LLWU_PE3_WR(x, (HW_LLWU_PE3_RD(x) &amp; ~BM_LLWU_PE3_WUPE8) | BF_LLWU_PE3_WUPE8(v)))</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define BP_LLWU_PE3_WUPE9    (2U)          </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define BM_LLWU_PE3_WUPE9    (0x0CU)       </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define BS_LLWU_PE3_WUPE9    (2U)          </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BR_LLWU_PE3_WUPE9(x) (HW_LLWU_PE3(x).B.WUPE9)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BF_LLWU_PE3_WUPE9(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE3_WUPE9) &amp; BM_LLWU_PE3_WUPE9)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define BW_LLWU_PE3_WUPE9(x, v) (HW_LLWU_PE3_WR(x, (HW_LLWU_PE3_RD(x) &amp; ~BM_LLWU_PE3_WUPE9) | BF_LLWU_PE3_WUPE9(v)))</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define BP_LLWU_PE3_WUPE10   (4U)          </span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define BM_LLWU_PE3_WUPE10   (0x30U)       </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BS_LLWU_PE3_WUPE10   (2U)          </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BR_LLWU_PE3_WUPE10(x) (HW_LLWU_PE3(x).B.WUPE10)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define BF_LLWU_PE3_WUPE10(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE3_WUPE10) &amp; BM_LLWU_PE3_WUPE10)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BW_LLWU_PE3_WUPE10(x, v) (HW_LLWU_PE3_WR(x, (HW_LLWU_PE3_RD(x) &amp; ~BM_LLWU_PE3_WUPE10) | BF_LLWU_PE3_WUPE10(v)))</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define BP_LLWU_PE3_WUPE11   (6U)          </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BM_LLWU_PE3_WUPE11   (0xC0U)       </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define BS_LLWU_PE3_WUPE11   (2U)          </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BR_LLWU_PE3_WUPE11(x) (HW_LLWU_PE3(x).B.WUPE11)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BF_LLWU_PE3_WUPE11(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE3_WUPE11) &amp; BM_LLWU_PE3_WUPE11)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define BW_LLWU_PE3_WUPE11(x, v) (HW_LLWU_PE3_WR(x, (HW_LLWU_PE3_RD(x) &amp; ~BM_LLWU_PE3_WUPE11) | BF_LLWU_PE3_WUPE11(v)))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * HW_LLWU_PE4 - LLWU Pin Enable 4 register</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="union__hw__llwu__pe4.html">  579</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__pe4.html">_hw_llwu_pe4</a></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    uint8_t U;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html">  582</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html">_hw_llwu_pe4_bitfields</a></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    {</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html#a44b3de7152a8ec07eedd8c72014891f4">  584</a></span>&#160;        uint8_t WUPE12 : 2;            </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html#a1e7e3046a7b70044049bd31ef5629645">  585</a></span>&#160;        uint8_t WUPE13 : 2;            </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html#adfd71d498c1e6849541b91b03e5c6b86">  586</a></span>&#160;        uint8_t WUPE14 : 2;            </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html#a908b3defdf802ad700b31f0e95dba431">  587</a></span>&#160;        uint8_t WUPE15 : 2;            </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    } B;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;} <a class="code" href="union__hw__llwu__pe4.html">hw_llwu_pe4_t</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_ADDR(x)      ((x) + 0x3U)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4(x)           (*(__IO hw_llwu_pe4_t *) HW_LLWU_PE4_ADDR(x))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_RD(x)        (HW_LLWU_PE4(x).U)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_WR(x, v)     (HW_LLWU_PE4(x).U = (v))</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_SET(x, v)    (HW_LLWU_PE4_WR(x, HW_LLWU_PE4_RD(x) |  (v)))</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_CLR(x, v)    (HW_LLWU_PE4_WR(x, HW_LLWU_PE4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define HW_LLWU_PE4_TOG(x, v)    (HW_LLWU_PE4_WR(x, HW_LLWU_PE4_RD(x) ^  (v)))</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_PE4 bitfields</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define BP_LLWU_PE4_WUPE12   (0U)          </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BM_LLWU_PE4_WUPE12   (0x03U)       </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BS_LLWU_PE4_WUPE12   (2U)          </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BR_LLWU_PE4_WUPE12(x) (HW_LLWU_PE4(x).B.WUPE12)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define BF_LLWU_PE4_WUPE12(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE4_WUPE12) &amp; BM_LLWU_PE4_WUPE12)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define BW_LLWU_PE4_WUPE12(x, v) (HW_LLWU_PE4_WR(x, (HW_LLWU_PE4_RD(x) &amp; ~BM_LLWU_PE4_WUPE12) | BF_LLWU_PE4_WUPE12(v)))</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define BP_LLWU_PE4_WUPE13   (2U)          </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BM_LLWU_PE4_WUPE13   (0x0CU)       </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BS_LLWU_PE4_WUPE13   (2U)          </span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BR_LLWU_PE4_WUPE13(x) (HW_LLWU_PE4(x).B.WUPE13)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define BF_LLWU_PE4_WUPE13(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE4_WUPE13) &amp; BM_LLWU_PE4_WUPE13)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define BW_LLWU_PE4_WUPE13(x, v) (HW_LLWU_PE4_WR(x, (HW_LLWU_PE4_RD(x) &amp; ~BM_LLWU_PE4_WUPE13) | BF_LLWU_PE4_WUPE13(v)))</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BP_LLWU_PE4_WUPE14   (4U)          </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BM_LLWU_PE4_WUPE14   (0x30U)       </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BS_LLWU_PE4_WUPE14   (2U)          </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BR_LLWU_PE4_WUPE14(x) (HW_LLWU_PE4(x).B.WUPE14)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define BF_LLWU_PE4_WUPE14(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE4_WUPE14) &amp; BM_LLWU_PE4_WUPE14)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define BW_LLWU_PE4_WUPE14(x, v) (HW_LLWU_PE4_WR(x, (HW_LLWU_PE4_RD(x) &amp; ~BM_LLWU_PE4_WUPE14) | BF_LLWU_PE4_WUPE14(v)))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define BP_LLWU_PE4_WUPE15   (6U)          </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define BM_LLWU_PE4_WUPE15   (0xC0U)       </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BS_LLWU_PE4_WUPE15   (2U)          </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BR_LLWU_PE4_WUPE15(x) (HW_LLWU_PE4(x).B.WUPE15)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define BF_LLWU_PE4_WUPE15(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_PE4_WUPE15) &amp; BM_LLWU_PE4_WUPE15)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BW_LLWU_PE4_WUPE15(x, v) (HW_LLWU_PE4_WR(x, (HW_LLWU_PE4_RD(x) &amp; ~BM_LLWU_PE4_WUPE15) | BF_LLWU_PE4_WUPE15(v)))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> * HW_LLWU_ME - LLWU Module Enable register</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="union__hw__llwu__me.html">  730</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__me.html">_hw_llwu_me</a></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;{</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    uint8_t U;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html">  733</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html">_hw_llwu_me_bitfields</a></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    {</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#ac998606bcbbc615ccc4af6b6af0f77d4">  735</a></span>&#160;        uint8_t WUME0 : 1;             </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#a276ed857267bdbc60086c83567047759">  736</a></span>&#160;        uint8_t WUME1 : 1;             </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#ac23025a4b3ded4c378bd377b8d10da80">  737</a></span>&#160;        uint8_t WUME2 : 1;             </div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#ac4bff710122b915f9d37b79938125955">  738</a></span>&#160;        uint8_t WUME3 : 1;             </div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#a1165cb0b9eb28b2e611ba1354757de8e">  739</a></span>&#160;        uint8_t WUME4 : 1;             </div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#ac774f1aa0f7441b662042962ad74311e">  740</a></span>&#160;        uint8_t WUME5 : 1;             </div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#a476931b76842b0d4d226ce94b72e1524">  741</a></span>&#160;        uint8_t WUME6 : 1;             </div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html#ac7dfa0e8f68b07c40fefb0c6a0147db0">  742</a></span>&#160;        uint8_t WUME7 : 1;             </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    } B;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;} <a class="code" href="union__hw__llwu__me.html">hw_llwu_me_t</a>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_ADDR(x)       ((x) + 0x4U)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define HW_LLWU_ME(x)            (*(__IO hw_llwu_me_t *) HW_LLWU_ME_ADDR(x))</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_RD(x)         (HW_LLWU_ME(x).U)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_WR(x, v)      (HW_LLWU_ME(x).U = (v))</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_SET(x, v)     (HW_LLWU_ME_WR(x, HW_LLWU_ME_RD(x) |  (v)))</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_CLR(x, v)     (HW_LLWU_ME_WR(x, HW_LLWU_ME_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define HW_LLWU_ME_TOG(x, v)     (HW_LLWU_ME_WR(x, HW_LLWU_ME_RD(x) ^  (v)))</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_ME bitfields</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME0     (0U)          </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME0     (0x01U)       </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME0     (1U)          </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME0(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME0))</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME0(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME0) &amp; BM_LLWU_ME_WUME0)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME0(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME0) = (v))</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME1     (1U)          </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME1     (0x02U)       </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME1     (1U)          </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME1(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME1))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME1(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME1) &amp; BM_LLWU_ME_WUME1)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME1(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME1) = (v))</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME2     (2U)          </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME2     (0x04U)       </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME2     (1U)          </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME2(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME2))</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME2(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME2) &amp; BM_LLWU_ME_WUME2)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME2(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME2) = (v))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME3     (3U)          </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME3     (0x08U)       </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME3     (1U)          </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME3(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME3))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME3(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME3) &amp; BM_LLWU_ME_WUME3)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME3(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME3) = (v))</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME4     (4U)          </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME4     (0x10U)       </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME4     (1U)          </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME4(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME4))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME4(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME4) &amp; BM_LLWU_ME_WUME4)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME4(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME4) = (v))</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME5     (5U)          </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME5     (0x20U)       </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME5     (1U)          </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME5(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME5))</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME5(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME5) &amp; BM_LLWU_ME_WUME5)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME5(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME5) = (v))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME6     (6U)          </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME6     (0x40U)       </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME6     (1U)          </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME6(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME6))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME6(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME6) &amp; BM_LLWU_ME_WUME6)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME6(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME6) = (v))</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BP_LLWU_ME_WUME7     (7U)          </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BM_LLWU_ME_WUME7     (0x80U)       </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define BS_LLWU_ME_WUME7     (1U)          </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define BR_LLWU_ME_WUME7(x)  (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME7))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define BF_LLWU_ME_WUME7(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_ME_WUME7) &amp; BM_LLWU_ME_WUME7)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define BW_LLWU_ME_WUME7(x, v) (BITBAND_ACCESS8(HW_LLWU_ME_ADDR(x), BP_LLWU_ME_WUME7) = (v))</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"> * HW_LLWU_F1 - LLWU Flag 1 register</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="union__hw__llwu__f1.html">  977</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__f1.html">_hw_llwu_f1</a></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;{</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    uint8_t U;</div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html">  980</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html">_hw_llwu_f1_bitfields</a></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    {</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#ace9d04d82c3c714bc6bfb12a5cf3aef2">  982</a></span>&#160;        uint8_t WUF0 : 1;              </div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#a0de4ff6ac1cef02d3c1e9be7d88f2b5e">  983</a></span>&#160;        uint8_t WUF1 : 1;              </div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#a92f8194705d32bc118ad551f7a7cc5b1">  984</a></span>&#160;        uint8_t WUF2 : 1;              </div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#ac790e40120b3a63b94e5095824d94c3e">  985</a></span>&#160;        uint8_t WUF3 : 1;              </div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#ab14bcd8fdda4f31d0d38d185ab94914f">  986</a></span>&#160;        uint8_t WUF4 : 1;              </div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#a5e3a24451d9ee51cfcc0bf41ff3c8000">  987</a></span>&#160;        uint8_t WUF5 : 1;              </div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#a6f2adcae900115eb57f01b08b8662b3f">  988</a></span>&#160;        uint8_t WUF6 : 1;              </div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html#a820a54fd12d8150cc533d4ba28a0a5d0">  989</a></span>&#160;        uint8_t WUF7 : 1;              </div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    } B;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;} <a class="code" href="union__hw__llwu__f1.html">hw_llwu_f1_t</a>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_ADDR(x)       ((x) + 0x5U)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define HW_LLWU_F1(x)            (*(__IO hw_llwu_f1_t *) HW_LLWU_F1_ADDR(x))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_RD(x)         (HW_LLWU_F1(x).U)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_WR(x, v)      (HW_LLWU_F1(x).U = (v))</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_SET(x, v)     (HW_LLWU_F1_WR(x, HW_LLWU_F1_RD(x) |  (v)))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_CLR(x, v)     (HW_LLWU_F1_WR(x, HW_LLWU_F1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define HW_LLWU_F1_TOG(x, v)     (HW_LLWU_F1_WR(x, HW_LLWU_F1_RD(x) ^  (v)))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F1 bitfields</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF0      (0U)          </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF0      (0x01U)       </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF0      (1U)          </span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF0(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF0))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF0(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF0) &amp; BM_LLWU_F1_WUF0)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF0(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF0) = (v))</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF1      (1U)          </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF1      (0x02U)       </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF1      (1U)          </span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF1(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF1))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF1(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF1) &amp; BM_LLWU_F1_WUF1)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF1(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF1) = (v))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF2      (2U)          </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF2      (0x04U)       </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF2      (1U)          </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF2(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF2))</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF2(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF2) &amp; BM_LLWU_F1_WUF2)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF2(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF2) = (v))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF3      (3U)          </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF3      (0x08U)       </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF3      (1U)          </span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF3(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF3))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF3(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF3) &amp; BM_LLWU_F1_WUF3)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF3(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF3) = (v))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF4      (4U)          </span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF4      (0x10U)       </span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF4      (1U)          </span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF4(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF4))</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF4(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF4) &amp; BM_LLWU_F1_WUF4)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF4(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF4) = (v))</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF5      (5U)          </span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF5      (0x20U)       </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF5      (1U)          </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF5(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF5))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF5(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF5) &amp; BM_LLWU_F1_WUF5)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF5(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF5) = (v))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF6      (6U)          </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF6      (0x40U)       </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF6      (1U)          </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF6(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF6))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF6(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF6) &amp; BM_LLWU_F1_WUF6)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF6(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF6) = (v))</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BP_LLWU_F1_WUF7      (7U)          </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BM_LLWU_F1_WUF7      (0x80U)       </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BS_LLWU_F1_WUF7      (1U)          </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BR_LLWU_F1_WUF7(x)   (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF7))</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define BF_LLWU_F1_WUF7(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F1_WUF7) &amp; BM_LLWU_F1_WUF7)</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define BW_LLWU_F1_WUF7(x, v) (BITBAND_ACCESS8(HW_LLWU_F1_ADDR(x), BP_LLWU_F1_WUF7) = (v))</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment"> * HW_LLWU_F2 - LLWU Flag 2 register</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="union__hw__llwu__f2.html"> 1232</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__f2.html">_hw_llwu_f2</a></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;{</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    uint8_t U;</div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html"> 1235</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html">_hw_llwu_f2_bitfields</a></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    {</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a9c1dcedec50f772fced12ad75cabed7c"> 1237</a></span>&#160;        uint8_t WUF8 : 1;              </div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a00dafbf02b05fcefa0e92465bcaf44af"> 1238</a></span>&#160;        uint8_t WUF9 : 1;              </div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a48cd9cc90a3bd737c3e94d22e8e54dc4"> 1239</a></span>&#160;        uint8_t WUF10 : 1;             </div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a8e4babad8292d78f82dcd80ff677996d"> 1240</a></span>&#160;        uint8_t WUF11 : 1;             </div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a76e6c77b7e6b817dfe0fa733f7bc0d9d"> 1241</a></span>&#160;        uint8_t WUF12 : 1;             </div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a57b28157acdd10dd4f26160c45a18b78"> 1242</a></span>&#160;        uint8_t WUF13 : 1;             </div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a13e1ae53515a6764c98ed94fea0cc6ff"> 1243</a></span>&#160;        uint8_t WUF14 : 1;             </div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html#a7bb001a54cf03b67f5daec309d6b9406"> 1244</a></span>&#160;        uint8_t WUF15 : 1;             </div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    } B;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;} <a class="code" href="union__hw__llwu__f2.html">hw_llwu_f2_t</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_ADDR(x)       ((x) + 0x6U)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define HW_LLWU_F2(x)            (*(__IO hw_llwu_f2_t *) HW_LLWU_F2_ADDR(x))</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_RD(x)         (HW_LLWU_F2(x).U)</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_WR(x, v)      (HW_LLWU_F2(x).U = (v))</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_SET(x, v)     (HW_LLWU_F2_WR(x, HW_LLWU_F2_RD(x) |  (v)))</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_CLR(x, v)     (HW_LLWU_F2_WR(x, HW_LLWU_F2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define HW_LLWU_F2_TOG(x, v)     (HW_LLWU_F2_WR(x, HW_LLWU_F2_RD(x) ^  (v)))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F2 bitfields</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF8      (0U)          </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF8      (0x01U)       </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF8      (1U)          </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF8(x)   (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF8))</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF8(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF8) &amp; BM_LLWU_F2_WUF8)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF8(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF8) = (v))</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF9      (1U)          </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF9      (0x02U)       </span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF9      (1U)          </span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF9(x)   (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF9))</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF9(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF9) &amp; BM_LLWU_F2_WUF9)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF9(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF9) = (v))</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF10     (2U)          </span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF10     (0x04U)       </span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF10     (1U)          </span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF10(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF10))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF10(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF10) &amp; BM_LLWU_F2_WUF10)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF10(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF10) = (v))</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF11     (3U)          </span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF11     (0x08U)       </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF11     (1U)          </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF11(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF11))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF11(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF11) &amp; BM_LLWU_F2_WUF11)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF11(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF11) = (v))</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF12     (4U)          </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF12     (0x10U)       </span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF12     (1U)          </span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF12(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF12))</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF12(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF12) &amp; BM_LLWU_F2_WUF12)</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF12(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF12) = (v))</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF13     (5U)          </span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF13     (0x20U)       </span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF13     (1U)          </span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF13(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF13))</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF13(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF13) &amp; BM_LLWU_F2_WUF13)</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF13(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF13) = (v))</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF14     (6U)          </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF14     (0x40U)       </span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF14     (1U)          </span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF14(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF14))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF14(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF14) &amp; BM_LLWU_F2_WUF14)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF14(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF14) = (v))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define BP_LLWU_F2_WUF15     (7U)          </span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define BM_LLWU_F2_WUF15     (0x80U)       </span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define BS_LLWU_F2_WUF15     (1U)          </span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define BR_LLWU_F2_WUF15(x)  (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF15))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BF_LLWU_F2_WUF15(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_F2_WUF15) &amp; BM_LLWU_F2_WUF15)</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define BW_LLWU_F2_WUF15(x, v) (BITBAND_ACCESS8(HW_LLWU_F2_ADDR(x), BP_LLWU_F2_WUF15) = (v))</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment"> * HW_LLWU_F3 - LLWU Flag 3 register</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="union__hw__llwu__f3.html"> 1489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__f3.html">_hw_llwu_f3</a></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;{</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    uint8_t U;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html"> 1492</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html">_hw_llwu_f3_bitfields</a></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    {</div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#aa52c97e005b7bcc61d10bb184e0bc37d"> 1494</a></span>&#160;        uint8_t MWUF0 : 1;             </div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#a6a17ddc07f82f9699efa006bd0cdec85"> 1495</a></span>&#160;        uint8_t MWUF1 : 1;             </div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#a73dc5f5628435a62a037dbb9d345d4ff"> 1496</a></span>&#160;        uint8_t MWUF2 : 1;             </div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#ad82e7bab8dbd0f6a4eec962ca998483f"> 1497</a></span>&#160;        uint8_t MWUF3 : 1;             </div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#a863bf168501b10548f81944f0a4f4932"> 1498</a></span>&#160;        uint8_t MWUF4 : 1;             </div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#ac56a8be6685f93025e110c2214ae08b6"> 1499</a></span>&#160;        uint8_t MWUF5 : 1;             </div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#a1abbbb977b3512a66be8b32b509c3527"> 1500</a></span>&#160;        uint8_t MWUF6 : 1;             </div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html#a989738f1aa84a4eb097d728b89471f34"> 1501</a></span>&#160;        uint8_t MWUF7 : 1;             </div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    } B;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;} <a class="code" href="union__hw__llwu__f3.html">hw_llwu_f3_t</a>;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define HW_LLWU_F3_ADDR(x)       ((x) + 0x7U)</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define HW_LLWU_F3(x)            (*(__I hw_llwu_f3_t *) HW_LLWU_F3_ADDR(x))</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define HW_LLWU_F3_RD(x)         (HW_LLWU_F3(x).U)</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_F3 bitfields</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF0     (0U)          </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF0     (0x01U)       </span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF0     (1U)          </span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF0(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF0))</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF1     (1U)          </span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF1     (0x02U)       </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF1     (1U)          </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF1(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF1))</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF2     (2U)          </span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF2     (0x04U)       </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF2     (1U)          </span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF2(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF2))</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF3     (3U)          </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF3     (0x08U)       </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF3     (1U)          </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF3(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF3))</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF4     (4U)          </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF4     (0x10U)       </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF4     (1U)          </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF4(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF4))</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF5     (5U)          </span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF5     (0x20U)       </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF5     (1U)          </span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF5(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF5))</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF6     (6U)          </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF6     (0x40U)       </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF6     (1U)          </span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF6(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF6))</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define BP_LLWU_F3_MWUF7     (7U)          </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define BM_LLWU_F3_MWUF7     (0x80U)       </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define BS_LLWU_F3_MWUF7     (1U)          </span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define BR_LLWU_F3_MWUF7(x)  (BITBAND_ACCESS8(HW_LLWU_F3_ADDR(x), BP_LLWU_F3_MWUF7))</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"> * HW_LLWU_FILT1 - LLWU Pin Filter 1 register</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="union__hw__llwu__filt1.html"> 1696</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__filt1.html">_hw_llwu_filt1</a></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;{</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    uint8_t U;</div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html"> 1699</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html">_hw_llwu_filt1_bitfields</a></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    {</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html#a6a6546d535e0fbb2af24f93571a42c05"> 1701</a></span>&#160;        uint8_t FILTSEL : 4;           </div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html#a2a04eefbee21b8f75345ea1af2353395"> 1702</a></span>&#160;        uint8_t RESERVED0 : 1;         </div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html#a6b4114cf4b28906d66a56e198e0c7ff4"> 1703</a></span>&#160;        uint8_t FILTE : 2;             </div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html#ad8512ac49e8cc5a14cf4cb03d7868e9b"> 1704</a></span>&#160;        uint8_t FILTF : 1;             </div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    } B;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;} <a class="code" href="union__hw__llwu__filt1.html">hw_llwu_filt1_t</a>;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_ADDR(x)    ((x) + 0x8U)</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1(x)         (*(__IO hw_llwu_filt1_t *) HW_LLWU_FILT1_ADDR(x))</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_RD(x)      (HW_LLWU_FILT1(x).U)</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_WR(x, v)   (HW_LLWU_FILT1(x).U = (v))</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_SET(x, v)  (HW_LLWU_FILT1_WR(x, HW_LLWU_FILT1_RD(x) |  (v)))</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_CLR(x, v)  (HW_LLWU_FILT1_WR(x, HW_LLWU_FILT1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT1_TOG(x, v)  (HW_LLWU_FILT1_WR(x, HW_LLWU_FILT1_RD(x) ^  (v)))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_FILT1 bitfields</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT1_FILTSEL (0U)         </span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT1_FILTSEL (0x0FU)      </span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT1_FILTSEL (4U)         </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT1_FILTSEL(x) (HW_LLWU_FILT1(x).B.FILTSEL)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT1_FILTSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT1_FILTSEL) &amp; BM_LLWU_FILT1_FILTSEL)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT1_FILTSEL(x, v) (HW_LLWU_FILT1_WR(x, (HW_LLWU_FILT1_RD(x) &amp; ~BM_LLWU_FILT1_FILTSEL) | BF_LLWU_FILT1_FILTSEL(v)))</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT1_FILTE  (5U)          </span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT1_FILTE  (0x60U)       </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT1_FILTE  (2U)          </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT1_FILTE(x) (HW_LLWU_FILT1(x).B.FILTE)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT1_FILTE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT1_FILTE) &amp; BM_LLWU_FILT1_FILTE)</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT1_FILTE(x, v) (HW_LLWU_FILT1_WR(x, (HW_LLWU_FILT1_RD(x) &amp; ~BM_LLWU_FILT1_FILTE) | BF_LLWU_FILT1_FILTE(v)))</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT1_FILTF  (7U)          </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT1_FILTF  (0x80U)       </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT1_FILTF  (1U)          </span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT1_FILTF(x) (BITBAND_ACCESS8(HW_LLWU_FILT1_ADDR(x), BP_LLWU_FILT1_FILTF))</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT1_FILTF(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT1_FILTF) &amp; BM_LLWU_FILT1_FILTF)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT1_FILTF(x, v) (BITBAND_ACCESS8(HW_LLWU_FILT1_ADDR(x), BP_LLWU_FILT1_FILTF) = (v))</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"> * HW_LLWU_FILT2 - LLWU Pin Filter 2 register</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="union__hw__llwu__filt2.html"> 1819</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__filt2.html">_hw_llwu_filt2</a></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;{</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    uint8_t U;</div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html"> 1822</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html">_hw_llwu_filt2_bitfields</a></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    {</div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html#ad27c71c68f9aa0314dc5ffbc75186556"> 1824</a></span>&#160;        uint8_t FILTSEL : 4;           </div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html#a6c7bfa78af736cf2f90c09049979378a"> 1825</a></span>&#160;        uint8_t RESERVED0 : 1;         </div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html#a42c09de32143991f6967f916f941d515"> 1826</a></span>&#160;        uint8_t FILTE : 2;             </div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html#ad9d1c360910f9b1018a8cfd38fdf9ec2"> 1827</a></span>&#160;        uint8_t FILTF : 1;             </div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    } B;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;} <a class="code" href="union__hw__llwu__filt2.html">hw_llwu_filt2_t</a>;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_ADDR(x)    ((x) + 0x9U)</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2(x)         (*(__IO hw_llwu_filt2_t *) HW_LLWU_FILT2_ADDR(x))</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_RD(x)      (HW_LLWU_FILT2(x).U)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_WR(x, v)   (HW_LLWU_FILT2(x).U = (v))</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_SET(x, v)  (HW_LLWU_FILT2_WR(x, HW_LLWU_FILT2_RD(x) |  (v)))</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_CLR(x, v)  (HW_LLWU_FILT2_WR(x, HW_LLWU_FILT2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define HW_LLWU_FILT2_TOG(x, v)  (HW_LLWU_FILT2_WR(x, HW_LLWU_FILT2_RD(x) ^  (v)))</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_FILT2 bitfields</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT2_FILTSEL (0U)         </span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT2_FILTSEL (0x0FU)      </span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT2_FILTSEL (4U)         </span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT2_FILTSEL(x) (HW_LLWU_FILT2(x).B.FILTSEL)</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT2_FILTSEL(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT2_FILTSEL) &amp; BM_LLWU_FILT2_FILTSEL)</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT2_FILTSEL(x, v) (HW_LLWU_FILT2_WR(x, (HW_LLWU_FILT2_RD(x) &amp; ~BM_LLWU_FILT2_FILTSEL) | BF_LLWU_FILT2_FILTSEL(v)))</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT2_FILTE  (5U)          </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT2_FILTE  (0x60U)       </span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT2_FILTE  (2U)          </span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT2_FILTE(x) (HW_LLWU_FILT2(x).B.FILTE)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT2_FILTE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT2_FILTE) &amp; BM_LLWU_FILT2_FILTE)</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT2_FILTE(x, v) (HW_LLWU_FILT2_WR(x, (HW_LLWU_FILT2_RD(x) &amp; ~BM_LLWU_FILT2_FILTE) | BF_LLWU_FILT2_FILTE(v)))</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define BP_LLWU_FILT2_FILTF  (7U)          </span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define BM_LLWU_FILT2_FILTF  (0x80U)       </span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define BS_LLWU_FILT2_FILTF  (1U)          </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define BR_LLWU_FILT2_FILTF(x) (BITBAND_ACCESS8(HW_LLWU_FILT2_ADDR(x), BP_LLWU_FILT2_FILTF))</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define BF_LLWU_FILT2_FILTF(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_FILT2_FILTF) &amp; BM_LLWU_FILT2_FILTF)</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define BW_LLWU_FILT2_FILTF(x, v) (BITBAND_ACCESS8(HW_LLWU_FILT2_ADDR(x), BP_LLWU_FILT2_FILTF) = (v))</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment"> * HW_LLWU_RST - LLWU Reset Enable register</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="union__hw__llwu__rst.html"> 1942</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__llwu__rst.html">_hw_llwu_rst</a></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;{</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    uint8_t U;</div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html"> 1945</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html">_hw_llwu_rst_bitfields</a></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    {</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html#a01cc751dffb5e790ae8d84c15335e840"> 1947</a></span>&#160;        uint8_t RSTFILT : 1;           </div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html#a62067bda4bdac67b3c9687e9ede0845c"> 1948</a></span>&#160;        uint8_t LLRSTE : 1;            </div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html#a298570a5081dd64611bda13729d155f1"> 1949</a></span>&#160;        uint8_t RESERVED0 : 6;         </div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    } B;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;} <a class="code" href="union__hw__llwu__rst.html">hw_llwu_rst_t</a>;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_ADDR(x)      ((x) + 0xAU)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define HW_LLWU_RST(x)           (*(__IO hw_llwu_rst_t *) HW_LLWU_RST_ADDR(x))</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_RD(x)        (HW_LLWU_RST(x).U)</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_WR(x, v)     (HW_LLWU_RST(x).U = (v))</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_SET(x, v)    (HW_LLWU_RST_WR(x, HW_LLWU_RST_RD(x) |  (v)))</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_CLR(x, v)    (HW_LLWU_RST_WR(x, HW_LLWU_RST_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define HW_LLWU_RST_TOG(x, v)    (HW_LLWU_RST_WR(x, HW_LLWU_RST_RD(x) ^  (v)))</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment"> * Constants &amp; macros for individual LLWU_RST bitfields</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define BP_LLWU_RST_RSTFILT  (0U)          </span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define BM_LLWU_RST_RSTFILT  (0x01U)       </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define BS_LLWU_RST_RSTFILT  (1U)          </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define BR_LLWU_RST_RSTFILT(x) (BITBAND_ACCESS8(HW_LLWU_RST_ADDR(x), BP_LLWU_RST_RSTFILT))</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define BF_LLWU_RST_RSTFILT(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_RST_RSTFILT) &amp; BM_LLWU_RST_RSTFILT)</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define BW_LLWU_RST_RSTFILT(x, v) (BITBAND_ACCESS8(HW_LLWU_RST_ADDR(x), BP_LLWU_RST_RSTFILT) = (v))</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define BP_LLWU_RST_LLRSTE   (1U)          </span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define BM_LLWU_RST_LLRSTE   (0x02U)       </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BS_LLWU_RST_LLRSTE   (1U)          </span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define BR_LLWU_RST_LLRSTE(x) (BITBAND_ACCESS8(HW_LLWU_RST_ADDR(x), BP_LLWU_RST_LLRSTE))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define BF_LLWU_RST_LLRSTE(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_LLWU_RST_LLRSTE) &amp; BM_LLWU_RST_LLRSTE)</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define BW_LLWU_RST_LLRSTE(x, v) (BITBAND_ACCESS8(HW_LLWU_RST_ADDR(x), BP_LLWU_RST_LLRSTE) = (v))</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment"> * hw_llwu_t - module struct</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html"> 2029</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__llwu.html">_hw_llwu</a></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;{</div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a919d3c299fbf9a369c323e66f0baf353"> 2031</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__pe1.html">hw_llwu_pe1_t</a> <a class="code" href="struct__hw__llwu.html#a919d3c299fbf9a369c323e66f0baf353">PE1</a>;                </div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a6745bd0c612c7272886c21d303d37973"> 2032</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__pe2.html">hw_llwu_pe2_t</a> <a class="code" href="struct__hw__llwu.html#a6745bd0c612c7272886c21d303d37973">PE2</a>;                </div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a0261c5c9bb1706337c4cc90ce2a46282"> 2033</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__pe3.html">hw_llwu_pe3_t</a> <a class="code" href="struct__hw__llwu.html#a0261c5c9bb1706337c4cc90ce2a46282">PE3</a>;                </div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a5235d0d009bb58cc911218ca4ee6c6a7"> 2034</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__pe4.html">hw_llwu_pe4_t</a> <a class="code" href="struct__hw__llwu.html#a5235d0d009bb58cc911218ca4ee6c6a7">PE4</a>;                </div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#afca5cd2cbba10399297253ca2a5dfd0c"> 2035</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__me.html">hw_llwu_me_t</a> <a class="code" href="struct__hw__llwu.html#afca5cd2cbba10399297253ca2a5dfd0c">ME</a>;                  </div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a21025fca0fce838798ca5595769de593"> 2036</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__f1.html">hw_llwu_f1_t</a> <a class="code" href="struct__hw__llwu.html#a21025fca0fce838798ca5595769de593">F1</a>;                  </div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#ab16169cedbd4f447c4e970b57db3991c"> 2037</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__f2.html">hw_llwu_f2_t</a> <a class="code" href="struct__hw__llwu.html#ab16169cedbd4f447c4e970b57db3991c">F2</a>;                  </div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a2995519e3e570ce0e7dd4dc8c9cf09f8"> 2038</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__llwu__f3.html">hw_llwu_f3_t</a> <a class="code" href="struct__hw__llwu.html#a2995519e3e570ce0e7dd4dc8c9cf09f8">F3</a>;                   </div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a5836bdd72737ae9f62d0ef81ff0409a0"> 2039</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__filt1.html">hw_llwu_filt1_t</a> <a class="code" href="struct__hw__llwu.html#a5836bdd72737ae9f62d0ef81ff0409a0">FILT1</a>;            </div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#ac3e9a2961f137ca9b99f64cc2ff27a58"> 2040</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__filt2.html">hw_llwu_filt2_t</a> <a class="code" href="struct__hw__llwu.html#ac3e9a2961f137ca9b99f64cc2ff27a58">FILT2</a>;            </div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="struct__hw__llwu.html#a59e2cbe447901fec76eb71487e74b888"> 2041</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__llwu__rst.html">hw_llwu_rst_t</a> <a class="code" href="struct__hw__llwu.html#a59e2cbe447901fec76eb71487e74b888">RST</a>;                </div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;} <a class="code" href="struct__hw__llwu.html">hw_llwu_t</a>;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define HW_LLWU(x)     (*(hw_llwu_t *)(x))</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_LLWU_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__filt1_1_1__hw__llwu__filt1__bitfields.html">_hw_llwu_filt1::_hw_llwu_filt1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1699</div></div>
<div class="ttc" id="struct__hw__llwu_html"><div class="ttname"><a href="struct__hw__llwu.html">_hw_llwu</a></div><div class="ttdoc">All LLWU module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2029</div></div>
<div class="ttc" id="struct__hw__llwu_html_a0261c5c9bb1706337c4cc90ce2a46282"><div class="ttname"><a href="struct__hw__llwu.html#a0261c5c9bb1706337c4cc90ce2a46282">_hw_llwu::PE3</a></div><div class="ttdeci">__IO hw_llwu_pe3_t PE3</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2033</div></div>
<div class="ttc" id="struct__hw__llwu_html_a5235d0d009bb58cc911218ca4ee6c6a7"><div class="ttname"><a href="struct__hw__llwu.html#a5235d0d009bb58cc911218ca4ee6c6a7">_hw_llwu::PE4</a></div><div class="ttdeci">__IO hw_llwu_pe4_t PE4</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2034</div></div>
<div class="ttc" id="union__hw__llwu__filt1_html"><div class="ttname"><a href="union__hw__llwu__filt1.html">_hw_llwu_filt1</a></div><div class="ttdoc">HW_LLWU_FILT1 - LLWU Pin Filter 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1696</div></div>
<div class="ttc" id="union__hw__llwu__filt2_html"><div class="ttname"><a href="union__hw__llwu__filt2.html">_hw_llwu_filt2</a></div><div class="ttdoc">HW_LLWU_FILT2 - LLWU Pin Filter 2 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1819</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__llwu__f2_html"><div class="ttname"><a href="union__hw__llwu__f2.html">_hw_llwu_f2</a></div><div class="ttdoc">HW_LLWU_F2 - LLWU Flag 2 register (W1C) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1232</div></div>
<div class="ttc" id="struct__hw__llwu_html_a919d3c299fbf9a369c323e66f0baf353"><div class="ttname"><a href="struct__hw__llwu.html#a919d3c299fbf9a369c323e66f0baf353">_hw_llwu::PE1</a></div><div class="ttdeci">__IO hw_llwu_pe1_t PE1</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2031</div></div>
<div class="ttc" id="struct__hw__llwu_html_ab16169cedbd4f447c4e970b57db3991c"><div class="ttname"><a href="struct__hw__llwu.html#ab16169cedbd4f447c4e970b57db3991c">_hw_llwu::F2</a></div><div class="ttdeci">__IO hw_llwu_f2_t F2</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2037</div></div>
<div class="ttc" id="struct__hw__llwu_html_a5836bdd72737ae9f62d0ef81ff0409a0"><div class="ttname"><a href="struct__hw__llwu.html#a5836bdd72737ae9f62d0ef81ff0409a0">_hw_llwu::FILT1</a></div><div class="ttdeci">__IO hw_llwu_filt1_t FILT1</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2039</div></div>
<div class="ttc" id="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__pe2_1_1__hw__llwu__pe2__bitfields.html">_hw_llwu_pe2::_hw_llwu_pe2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:280</div></div>
<div class="ttc" id="struct__hw__llwu_html_afca5cd2cbba10399297253ca2a5dfd0c"><div class="ttname"><a href="struct__hw__llwu.html#afca5cd2cbba10399297253ca2a5dfd0c">_hw_llwu::ME</a></div><div class="ttdeci">__IO hw_llwu_me_t ME</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2035</div></div>
<div class="ttc" id="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__pe4_1_1__hw__llwu__pe4__bitfields.html">_hw_llwu_pe4::_hw_llwu_pe4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:582</div></div>
<div class="ttc" id="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__filt2_1_1__hw__llwu__filt2__bitfields.html">_hw_llwu_filt2::_hw_llwu_filt2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1822</div></div>
<div class="ttc" id="union__hw__llwu__f1_html"><div class="ttname"><a href="union__hw__llwu__f1.html">_hw_llwu_f1</a></div><div class="ttdoc">HW_LLWU_F1 - LLWU Flag 1 register (W1C) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:977</div></div>
<div class="ttc" id="union__hw__llwu__rst_html"><div class="ttname"><a href="union__hw__llwu__rst.html">_hw_llwu_rst</a></div><div class="ttdoc">HW_LLWU_RST - LLWU Reset Enable register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1942</div></div>
<div class="ttc" id="struct__hw__llwu_html_a21025fca0fce838798ca5595769de593"><div class="ttname"><a href="struct__hw__llwu.html#a21025fca0fce838798ca5595769de593">_hw_llwu::F1</a></div><div class="ttdeci">__IO hw_llwu_f1_t F1</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2036</div></div>
<div class="ttc" id="union__hw__llwu__pe4_html"><div class="ttname"><a href="union__hw__llwu__pe4.html">_hw_llwu_pe4</a></div><div class="ttdoc">HW_LLWU_PE4 - LLWU Pin Enable 4 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:579</div></div>
<div class="ttc" id="union__hw__llwu__me_html"><div class="ttname"><a href="union__hw__llwu__me.html">_hw_llwu_me</a></div><div class="ttdoc">HW_LLWU_ME - LLWU Module Enable register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:730</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="union__hw__llwu__f3_html"><div class="ttname"><a href="union__hw__llwu__f3.html">_hw_llwu_f3</a></div><div class="ttdoc">HW_LLWU_F3 - LLWU Flag 3 register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1489</div></div>
<div class="ttc" id="struct__hw__llwu_html_ac3e9a2961f137ca9b99f64cc2ff27a58"><div class="ttname"><a href="struct__hw__llwu.html#ac3e9a2961f137ca9b99f64cc2ff27a58">_hw_llwu::FILT2</a></div><div class="ttdeci">__IO hw_llwu_filt2_t FILT2</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2040</div></div>
<div class="ttc" id="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_html_a7989c97c33caa1c9d314ff9b05ab4c7e"><div class="ttname"><a href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a7989c97c33caa1c9d314ff9b05ab4c7e">_hw_llwu_pe1::_hw_llwu_pe1_bitfields::WUPE2</a></div><div class="ttdeci">uint8_t WUPE2</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:133</div></div>
<div class="ttc" id="struct__hw__llwu_html_a6745bd0c612c7272886c21d303d37973"><div class="ttname"><a href="struct__hw__llwu.html#a6745bd0c612c7272886c21d303d37973">_hw_llwu::PE2</a></div><div class="ttdeci">__IO hw_llwu_pe2_t PE2</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2032</div></div>
<div class="ttc" id="union__hw__llwu__pe2_html"><div class="ttname"><a href="union__hw__llwu__pe2.html">_hw_llwu_pe2</a></div><div class="ttdoc">HW_LLWU_PE2 - LLWU Pin Enable 2 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:277</div></div>
<div class="ttc" id="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__f3_1_1__hw__llwu__f3__bitfields.html">_hw_llwu_f3::_hw_llwu_f3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1492</div></div>
<div class="ttc" id="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__me_1_1__hw__llwu__me__bitfields.html">_hw_llwu_me::_hw_llwu_me_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:733</div></div>
<div class="ttc" id="union__hw__llwu__pe3_html"><div class="ttname"><a href="union__hw__llwu__pe3.html">_hw_llwu_pe3</a></div><div class="ttdoc">HW_LLWU_PE3 - LLWU Pin Enable 3 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:428</div></div>
<div class="ttc" id="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_html_ada0fef926e46c42317cb212bf8a719fc"><div class="ttname"><a href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#ada0fef926e46c42317cb212bf8a719fc">_hw_llwu_pe1::_hw_llwu_pe1_bitfields::WUPE0</a></div><div class="ttdeci">uint8_t WUPE0</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:131</div></div>
<div class="ttc" id="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields.html">_hw_llwu_f2::_hw_llwu_f2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1235</div></div>
<div class="ttc" id="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_html_a2820d33f1de85071a95eb0493834c9a9"><div class="ttname"><a href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a2820d33f1de85071a95eb0493834c9a9">_hw_llwu_pe1::_hw_llwu_pe1_bitfields::WUPE3</a></div><div class="ttdeci">uint8_t WUPE3</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:134</div></div>
<div class="ttc" id="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_html_a13c9579f5c69b2929a8a219fcebd815c"><div class="ttname"><a href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html#a13c9579f5c69b2929a8a219fcebd815c">_hw_llwu_pe1::_hw_llwu_pe1_bitfields::WUPE1</a></div><div class="ttdeci">uint8_t WUPE1</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:132</div></div>
<div class="ttc" id="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__pe1_1_1__hw__llwu__pe1__bitfields.html">_hw_llwu_pe1::_hw_llwu_pe1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:129</div></div>
<div class="ttc" id="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__f1_1_1__hw__llwu__f1__bitfields.html">_hw_llwu_f1::_hw_llwu_f1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:980</div></div>
<div class="ttc" id="union__hw__llwu__pe1_html"><div class="ttname"><a href="union__hw__llwu__pe1.html">_hw_llwu_pe1</a></div><div class="ttdoc">HW_LLWU_PE1 - LLWU Pin Enable 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:126</div></div>
<div class="ttc" id="struct__hw__llwu_html_a2995519e3e570ce0e7dd4dc8c9cf09f8"><div class="ttname"><a href="struct__hw__llwu.html#a2995519e3e570ce0e7dd4dc8c9cf09f8">_hw_llwu::F3</a></div><div class="ttdeci">__I hw_llwu_f3_t F3</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2038</div></div>
<div class="ttc" id="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__pe3_1_1__hw__llwu__pe3__bitfields.html">_hw_llwu_pe3::_hw_llwu_pe3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:431</div></div>
<div class="ttc" id="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields_html"><div class="ttname"><a href="struct__hw__llwu__rst_1_1__hw__llwu__rst__bitfields.html">_hw_llwu_rst::_hw_llwu_rst_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:1945</div></div>
<div class="ttc" id="struct__hw__llwu_html_a59e2cbe447901fec76eb71487e74b888"><div class="ttname"><a href="struct__hw__llwu.html#a59e2cbe447901fec76eb71487e74b888">_hw_llwu::RST</a></div><div class="ttdeci">__IO hw_llwu_rst_t RST</div><div class="ttdef"><b>Definition:</b> MK64F12_llwu.h:2041</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
