INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ipshared/d2a3/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_0/sim/design_1_Half_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Half_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_1/sim/design_1_Half_adder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Half_adder_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/schematic_design/schematic_design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
