Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 15:19:51 2023
| Host         : DESKTOP-AVPI1T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BD_wrapper_timing_summary_routed.rpt -pb BD_wrapper_timing_summary_routed.pb -rpx BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BD_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.028        0.000                      0                 1526        0.018        0.000                      0                 1526        3.000        0.000                       0                   682  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
sys_clock                  {0.000 5.000}      10.000          100.000         
  clk_out1_BD_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_BD_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_BD_clk_wiz_0_0        5.028        0.000                      0                 1348        0.018        0.000                      0                 1348        4.020        0.000                       0                   678  
  clkfbout_BD_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_BD_clk_wiz_0_0  clk_out1_BD_clk_wiz_0_0        5.792        0.000                      0                  178        0.670        0.000                      0                  178  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BD_clk_wiz_0_0
  To Clock:  clk_out1_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.058ns (25.711%)  route 3.057ns (74.289%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.947     3.343    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y38         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.483     8.488    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -3.343    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.642ns (15.472%)  route 3.508ns (84.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.552    -0.960    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y94         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.442 f  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.915     1.473    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X31Y86         LUT4 (Prop_lut4_I2_O)        0.124     1.597 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.592     3.190    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.483     8.488    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.058ns (26.158%)  route 2.987ns (73.842%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.877     3.273    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y38         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.483     8.488    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.491     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.461    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.254ns (30.175%)  route 2.902ns (69.825%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.737    -0.775    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y100        FDCE                                         r  BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.319 r  BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=14, routed)          0.889     0.570    BD_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I0_O)        0.118     0.688 r  BD_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=7, routed)           0.868     1.556    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.354     1.910 f  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4/O
                         net (fo=2, routed)           0.449     2.359    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I5_O)        0.326     2.685 r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.696     3.381    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X31Y98         FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y98         FDRE (Setup_fdre_C_CE)      -0.205     8.651    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.254ns (30.175%)  route 2.902ns (69.825%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.737    -0.775    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y100        FDCE                                         r  BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.319 r  BD_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=14, routed)          0.889     0.570    BD_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X31Y100        LUT3 (Prop_lut3_I0_O)        0.118     0.688 r  BD_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=7, routed)           0.868     1.556    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X29Y101        LUT3 (Prop_lut3_I2_O)        0.354     1.910 f  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4/O
                         net (fo=2, routed)           0.449     2.359    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_4_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I5_O)        0.326     2.685 r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.696     3.381    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X31Y98         FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y98         FDRE (Setup_fdre_C_CE)      -0.205     8.651    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.058ns (25.461%)  route 3.097ns (74.539%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.988     3.384    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.441     8.445    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.656    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.058ns (25.461%)  route 3.097ns (74.539%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.988     3.384    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.441     8.445    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.656    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.058ns (25.461%)  route 3.097ns (74.539%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.988     3.384    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.441     8.445    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.656    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.058ns (25.461%)  route 3.097ns (74.539%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.740    -0.772    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X20Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.316 r  BD_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.854     0.539    BD_i/jstk_uart_bridge_0/U0/tx_state__0[1]
    SLICE_X20Y101        LUT3 (Prop_lut3_I0_O)        0.152     0.691 r  BD_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.763     1.453    BD_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X14Y98         LUT3 (Prop_lut3_I2_O)        0.326     1.779 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.493     2.272    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124     2.396 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.988     3.384    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.441     8.445    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y96         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.205     8.656    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.927ns (24.596%)  route 2.842ns (75.404%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.232     0.913    BD_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     1.063 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.671     1.734    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.321     2.055 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.938     2.993    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.475     8.480    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.568     8.328    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 BD_i/digilent_jstk2_0/U0/led_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.292%)  route 0.257ns (52.708%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.562    -0.619    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X32Y98         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.363    BD_i/digilent_jstk2_0/U0/led_g_reg[7]
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.318 r  BD_i/digilent_jstk2_0/U0/m_axis_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.142    -0.176    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tdata[7]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.131 r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.131    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_2_n_0
    SLICE_X30Y100        FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.917    -0.772    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X30Y100        FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/C
                         clock pessimism              0.503    -0.269    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120    -0.149    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.584%)  route 0.197ns (46.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.559    -0.622    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y89         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.197    -0.298    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X33Y88         LUT5 (Prop_lut5_I1_O)        0.099    -0.199 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.199    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[1]
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.827    -0.862    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092    -0.266    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.457%)  route 0.197ns (46.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.560    -0.621    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y90         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=4, routed)           0.197    -0.297    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X35Y92         LUT4 (Prop_lut4_I3_O)        0.098    -0.199 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000    -0.199    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[7]
    SLICE_X35Y92         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.827    -0.862    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X35Y92         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.092    -0.266    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.458%)  route 0.198ns (46.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.559    -0.622    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y89         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.198    -0.297    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.099    -0.198 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.198    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[0]
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.827    -0.862    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.091    -0.267    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.331%)  route 0.198ns (46.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.560    -0.621    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y90         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=4, routed)           0.198    -0.296    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X35Y92         LUT5 (Prop_lut5_I1_O)        0.098    -0.198 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[6]_INST_0/O
                         net (fo=1, routed)           0.000    -0.198    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[6]
    SLICE_X35Y92         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.827    -0.862    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X35Y92         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.091    -0.267    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.915%)  route 0.307ns (57.085%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.562    -0.619    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y99         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.391    BD_i/digilent_jstk2_0/U0/led_b_reg[0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.346 r  BD_i/digilent_jstk2_0/U0/m_axis_tdata[0]_INST_0/O
                         net (fo=1, routed)           0.220    -0.126    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tdata[0]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.081 r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[0]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.918    -0.771    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X29Y100        FDRE                                         r  BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]/C
                         clock pessimism              0.503    -0.268    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.092    -0.176    BD_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.812%)  route 0.451ns (76.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.558    -0.623    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X35Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=4, routed)           0.451    -0.031    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.876    -0.813    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y36         RAMB18E1                                     r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.503    -0.310    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.127    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.407ns (69.819%)  route 0.176ns (30.181%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.565    -0.616    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y99         FDSE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDSE (Prop_fdse_C_Q)         0.164    -0.452 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.277    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i_reg[3]_1[0]
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.232 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.232    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/S[0]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.087 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.086    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.033 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.033    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1_n_7
    SLICE_X14Y100        FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.921    -0.768    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y100        FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.131    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.227ns (49.821%)  route 0.229ns (50.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.559    -0.622    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X36Y89         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.229    -0.266    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.099    -0.167 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.000    -0.167    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[2]
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.827    -0.862    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X33Y88         FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.092    -0.266    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.565    -0.616    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X11Y99         FDSE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDSE (Prop_fdse_C_Q)         0.141    -0.475 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.307    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i_reg[3]_0[0]
    SLICE_X11Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.262 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.262    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_0[0]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.110 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.109    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.055    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_7
    SLICE_X11Y100        FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.922    -0.767    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X11Y100        FDRE                                         r  BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.503    -0.264    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105    -0.159    BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y92     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y105    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y105    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y105    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y105    BD_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y89     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y92     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y88     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y91     BD_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BD_clk_wiz_0_0
  To Clock:  clkfbout_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_BD_clk_wiz_0_0
  To Clock:  clk_out1_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.576ns (17.823%)  route 2.656ns (82.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.821     2.456    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y99         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y99         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y99         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.456    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_b_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[2]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_b_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[5]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_b_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_b_reg_reg[6]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_g_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[2]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_g_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_g_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[5]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_g_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[2]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_r_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X31Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X31Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[5]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X31Y97         FDCE (Recov_fdce_C_CLR)     -0.608     8.248    BD_i/digilent_jstk2_0/U0/led_r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_g_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X30Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X30Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_g_reg_reg[4]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y97         FDCE (Recov_fdce_C_CLR)     -0.564     8.292    BD_i/digilent_jstk2_0/U0/led_g_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/digilent_jstk2_0/U0/led_r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BD_clk_wiz_0_0 rise@10.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.576ns (17.845%)  route 2.652ns (82.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.736    -0.776    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.320 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.835     0.515    BD_i/digilent_jstk2_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.120     0.635 f  BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2/O
                         net (fo=75, routed)          1.817     2.452    BD_i/digilent_jstk2_0/U0/jstk_x_reg[9]_i_2_n_0
    SLICE_X30Y97         FDCE                                         f  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         1.436     8.440    BD_i/digilent_jstk2_0/U0/aclk
    SLICE_X30Y97         FDCE                                         r  BD_i/digilent_jstk2_0/U0/led_r_reg_reg[3]/C
                         clock pessimism              0.491     8.931    
                         clock uncertainty           -0.074     8.856    
    SLICE_X30Y97         FDCE (Recov_fdce_C_CLR)     -0.564     8.292    BD_i/digilent_jstk2_0/U0/led_r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                          -2.452    
  -------------------------------------------------------------------
                         slack                                  5.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.566%)  route 0.618ns (81.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.618     0.222    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X36Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.829    -0.860    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X36Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.036%)  route 0.738ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.738     0.341    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.036%)  route 0.738ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.738     0.341    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.036%)  route 0.738ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.738     0.341    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.036%)  route 0.738ns (83.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.738     0.341    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X41Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.957%)  route 0.743ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.743     0.346    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.957%)  route 0.743ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.743     0.346    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.957%)  route 0.743ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.743     0.346    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.957%)  route 0.743ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  BD_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.743     0.346    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y93         FDCE                                         f  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.831    -0.859    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y93         FDCE                                         r  BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X40Y93         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    BD_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_i/jstk_uart_bridge_0/U0/jstk_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.907%)  route 0.561ns (75.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.643    -0.538    BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y105        FDRE                                         r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.360    -0.037    BD_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X24Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.008 f  BD_i/jstk_uart_bridge_0/U0/led_r_reg[7]_i_2/O
                         net (fo=82, routed)          0.201     0.209    BD_i/jstk_uart_bridge_0/U0/led_r_reg[7]_i_2_n_0
    SLICE_X22Y100        FDCE                                         f  BD_i/jstk_uart_bridge_0/U0/jstk_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    BD_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    BD_i/clk_wiz_0/inst/clk_in1_BD_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    BD_i/clk_wiz_0/inst/clk_out1_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=676, routed)         0.920    -0.769    BD_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X22Y100        FDCE                                         r  BD_i/jstk_uart_bridge_0/U0/jstk_x_reg_reg[0]/C
                         clock pessimism              0.270    -0.499    
    SLICE_X22Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.591    BD_i/jstk_uart_bridge_0/U0/jstk_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.800    





