-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
-- Created on Tue Dec 03 20:41:19 2013

LIBRARY ieee;
USE ieee.std_logic_1164.all;


--  Entity Declaration

ENTITY freq_div IS
	-- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	PORT
	(
		clk_in : IN STD_LOGIC;
		clk_out : OUT STD_LOGIC
	);
	-- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
	
END freq_div;


--  Architecture Body

ARCHITECTURE freq_div_architecture OF freq_div IS
BEGIN

process(clk_in)
variable i: integer range 0 to 25000000;
BEGIN

if rising_edge(clk_in) and clk_in='1' then i:=i+1;

if(i=25) then
clk_out<='1';
i:=0;

else clk_out<='0';

end if;
end if;

END process;

END freq_div_architecture;
