{
  "creator": "Yosys 0.8 (git sha1 5706e90)",
  "modules": {
    "lacitetr_and_gate": {
      "attributes": {
        "top": 1,
        "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:1"
      },
      "ports": {
        "lacI_levels[0]": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "lacI_levels[1]": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "lacI_levels[2]": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "lacI_levels[3]": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "tetR_levels[0]": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "tetR_levels[1]": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "tetR_levels[2]": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "tetR_levels[3]": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "y": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$abc$47$auto$blifparse.cc:371:parse_blif$48": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 11 ]
          }
        },
        "$abc$47$auto$blifparse.cc:371:parse_blif$49": {
          "hide_name": 1,
          "type": "$_NOT_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 12 ]
          }
        },
        "$abc$47$auto$blifparse.cc:371:parse_blif$50": {
          "hide_name": 1,
          "type": "$_NOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 12 ],
            "Y": [ 10 ]
          }
        }
      },
      "netnames": {
        "$abc$47$n4": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "$abc$47$n5": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "lacI_levels[0]": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2"
          }
        },
        "lacI_levels[1]": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2"
          }
        },
        "lacI_levels[2]": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2"
          }
        },
        "lacI_levels[3]": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:2"
          }
        },
        "tetR_levels[0]": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3"
          }
        },
        "tetR_levels[1]": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3"
          }
        },
        "tetR_levels[2]": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3"
          }
        },
        "tetR_levels[3]": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:3"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/app/library/verilogs/temp_8959b156f9da4dbe96835a770a786aea.v:4"
          }
        }
      }
    }
  }
}
