<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu35p-fsvh2892-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.673</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2199352</Best-caseLatency>
            <Average-caseLatency>2876347</Average-caseLatency>
            <Worst-caseLatency>3549239</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.330 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.587 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>11.830 ms</Worst-caseRealTimeLatency>
            <Interval-min>2199353</Interval-min>
            <Interval-max>3549240</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4103</TripCount>
                <Latency>
                    <range>
                        <min>2195105</min>
                        <max>3544992</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>7316284</min>
                        <max>11815458</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>535</min>
                        <max>864</max>
                    </range>
                </IterationLatency>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>30</BRAM_18K>
            <DSP>645</DSP>
            <FF>284003</FF>
            <LUT>262525</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_256_1_fu_3940</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_256_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3940</ID>
                    <BindInstances>add_ln255_fu_2101_p2 add_ln255_1_fu_2127_p2 add_ln257_fu_2169_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_4203</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4203</ID>
                    <BindInstances>add_ln309_fu_355_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_LOOP_STEP_fu_4226</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_LOOP_STEP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4226</ID>
                    <BindInstances>step_3_fu_5594_p2 add_ln318_1_fu_5600_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4622</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4622</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4670</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4670</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4718</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4718</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4766</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4766</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4814</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4814</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4862</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4862</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4910</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4910</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_RunFinal_fu_4958</InstName>
                    <ModuleName>RunFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4958</ID>
                    <BindInstances>faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fadd_32ns_32ns_32_7_full_dsp_1_U708 fmul_32ns_32ns_32_4_max_dsp_1_U709 faddfsub_32ns_32ns_32_7_full_dsp_1_U707 fdiv_32ns_32ns_32_12_no_dsp_1_U710 fmul_32ns_32ns_32_4_max_dsp_1_U709</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_5006</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5006</ID>
                    <BindInstances>add_ln342_fu_2002_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_354_3_fu_5138</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_354_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5138</ID>
                    <BindInstances>add_ln353_fu_2065_p2 add_ln353_1_fu_2263_p2 add_ln355_fu_2244_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>JcoupLocal_0_0_U JcoupLocal_0_1_U JcoupLocal_0_2_U JcoupLocal_0_3_U JcoupLocal_0_4_U JcoupLocal_0_5_U JcoupLocal_0_6_U JcoupLocal_0_7_U JcoupLocal_0_8_U JcoupLocal_0_9_U JcoupLocal_0_10_U JcoupLocal_0_11_U JcoupLocal_0_12_U JcoupLocal_0_13_U JcoupLocal_0_14_U JcoupLocal_0_15_U JcoupLocal_1_0_U JcoupLocal_1_1_U JcoupLocal_1_2_U JcoupLocal_1_3_U JcoupLocal_1_4_U JcoupLocal_1_5_U JcoupLocal_1_6_U JcoupLocal_1_7_U JcoupLocal_1_8_U JcoupLocal_1_9_U JcoupLocal_1_10_U JcoupLocal_1_11_U JcoupLocal_1_12_U JcoupLocal_1_13_U JcoupLocal_1_14_U JcoupLocal_1_15_U JcoupLocal_2_0_U JcoupLocal_2_1_U JcoupLocal_2_2_U JcoupLocal_2_3_U JcoupLocal_2_4_U JcoupLocal_2_5_U JcoupLocal_2_6_U JcoupLocal_2_7_U JcoupLocal_2_8_U JcoupLocal_2_9_U JcoupLocal_2_10_U JcoupLocal_2_11_U JcoupLocal_2_12_U JcoupLocal_2_13_U JcoupLocal_2_14_U JcoupLocal_2_15_U JcoupLocal_3_0_U JcoupLocal_3_1_U JcoupLocal_3_2_U JcoupLocal_3_3_U JcoupLocal_3_4_U JcoupLocal_3_5_U JcoupLocal_3_6_U JcoupLocal_3_7_U JcoupLocal_3_8_U JcoupLocal_3_9_U JcoupLocal_3_10_U JcoupLocal_3_11_U JcoupLocal_3_12_U JcoupLocal_3_13_U JcoupLocal_3_14_U JcoupLocal_3_15_U JcoupLocal_4_0_U JcoupLocal_4_1_U JcoupLocal_4_2_U JcoupLocal_4_3_U JcoupLocal_4_4_U JcoupLocal_4_5_U JcoupLocal_4_6_U JcoupLocal_4_7_U JcoupLocal_4_8_U JcoupLocal_4_9_U JcoupLocal_4_10_U JcoupLocal_4_11_U JcoupLocal_4_12_U JcoupLocal_4_13_U JcoupLocal_4_14_U JcoupLocal_4_15_U JcoupLocal_5_0_U JcoupLocal_5_1_U JcoupLocal_5_2_U JcoupLocal_5_3_U JcoupLocal_5_4_U JcoupLocal_5_5_U JcoupLocal_5_6_U JcoupLocal_5_7_U JcoupLocal_5_8_U JcoupLocal_5_9_U JcoupLocal_5_10_U JcoupLocal_5_11_U JcoupLocal_5_12_U JcoupLocal_5_13_U JcoupLocal_5_14_U JcoupLocal_5_15_U JcoupLocal_6_0_U JcoupLocal_6_1_U JcoupLocal_6_2_U JcoupLocal_6_3_U JcoupLocal_6_4_U JcoupLocal_6_5_U JcoupLocal_6_6_U JcoupLocal_6_7_U JcoupLocal_6_8_U JcoupLocal_6_9_U JcoupLocal_6_10_U JcoupLocal_6_11_U JcoupLocal_6_12_U JcoupLocal_6_13_U JcoupLocal_6_14_U JcoupLocal_6_15_U JcoupLocal_7_0_U JcoupLocal_7_1_U JcoupLocal_7_2_U JcoupLocal_7_3_U JcoupLocal_7_4_U JcoupLocal_7_5_U JcoupLocal_7_6_U JcoupLocal_7_7_U JcoupLocal_7_8_U JcoupLocal_7_9_U JcoupLocal_7_10_U JcoupLocal_7_11_U JcoupLocal_7_12_U JcoupLocal_7_13_U JcoupLocal_7_14_U JcoupLocal_7_15_U fmul_32ns_32ns_32_4_max_dsp_1_U1013 add_ln276_fu_5448_p2 add_ln287_fu_7749_p2 add_ln301_fu_5470_p2 add_ln301_8_fu_7322_p2 add_ln302_fu_5485_p2 add_ln302_1_fu_7348_p2 Ofst_1_fu_5520_p2 spinOfst_8_fu_5774_p2 add_ln301_1_fu_5571_p2 add_ln301_9_fu_7380_p2 add_ln302_2_fu_5609_p2 add_ln302_3_fu_7406_p2 Ofst_2_fu_5669_p2 spinOfst_9_fu_5879_p2 add_ln301_2_fu_5756_p2 add_ln301_10_fu_7438_p2 add_ln302_4_fu_6007_p2 add_ln302_5_fu_7464_p2 Ofst_3_fu_6032_p2 spinOfst_10_fu_6134_p2 add_ln301_3_fu_6119_p2 add_ln301_11_fu_7496_p2 add_ln302_6_fu_6265_p2 add_ln302_7_fu_7522_p2 Ofst_4_fu_6290_p2 spinOfst_11_fu_6392_p2 add_ln301_4_fu_6377_p2 add_ln301_12_fu_7554_p2 add_ln302_8_fu_6519_p2 add_ln302_9_fu_7580_p2 Ofst_5_fu_6544_p2 spinOfst_12_fu_6646_p2 add_ln301_5_fu_6631_p2 add_ln301_13_fu_7612_p2 add_ln302_10_fu_6773_p2 add_ln302_11_fu_7638_p2 Ofst_6_fu_6798_p2 spinOfst_13_fu_6900_p2 add_ln301_6_fu_6885_p2 add_ln301_14_fu_7670_p2 add_ln302_12_fu_7031_p2 add_ln302_13_fu_7696_p2 Ofst_7_fu_7046_p2 spinOfst_14_fu_7191_p2 add_ln301_7_fu_7133_p2 add_ln301_15_fu_7708_p2 add_ln302_14_fu_7166_p2 add_ln302_15_fu_7713_p2 trottersLocal_V_0_0_U trottersLocal_V_0_1_U trottersLocal_V_0_2_U trottersLocal_V_0_3_U trottersLocal_V_0_4_U trottersLocal_V_0_5_U trottersLocal_V_0_6_U trottersLocal_V_0_7_U trottersLocal_V_0_8_U trottersLocal_V_0_9_U trottersLocal_V_0_10_U trottersLocal_V_0_11_U trottersLocal_V_0_12_U trottersLocal_V_0_13_U trottersLocal_V_0_14_U trottersLocal_V_0_15_U trottersLocal_V_1_0_U trottersLocal_V_1_1_U trottersLocal_V_1_2_U trottersLocal_V_1_3_U trottersLocal_V_1_4_U trottersLocal_V_1_5_U trottersLocal_V_1_6_U trottersLocal_V_1_7_U trottersLocal_V_1_8_U trottersLocal_V_1_9_U trottersLocal_V_1_10_U trottersLocal_V_1_11_U trottersLocal_V_1_12_U trottersLocal_V_1_13_U trottersLocal_V_1_14_U trottersLocal_V_1_15_U trottersLocal_V_2_0_U trottersLocal_V_2_1_U trottersLocal_V_2_2_U trottersLocal_V_2_3_U trottersLocal_V_2_4_U trottersLocal_V_2_5_U trottersLocal_V_2_6_U trottersLocal_V_2_7_U trottersLocal_V_2_8_U trottersLocal_V_2_9_U trottersLocal_V_2_10_U trottersLocal_V_2_11_U trottersLocal_V_2_12_U trottersLocal_V_2_13_U trottersLocal_V_2_14_U trottersLocal_V_2_15_U trottersLocal_V_3_0_U trottersLocal_V_3_1_U trottersLocal_V_3_2_U trottersLocal_V_3_3_U trottersLocal_V_3_4_U trottersLocal_V_3_5_U trottersLocal_V_3_6_U trottersLocal_V_3_7_U trottersLocal_V_3_8_U trottersLocal_V_3_9_U trottersLocal_V_3_10_U trottersLocal_V_3_11_U trottersLocal_V_3_12_U trottersLocal_V_3_13_U trottersLocal_V_3_14_U trottersLocal_V_3_15_U trottersLocal_V_4_0_U trottersLocal_V_4_1_U trottersLocal_V_4_2_U trottersLocal_V_4_3_U trottersLocal_V_4_4_U trottersLocal_V_4_5_U trottersLocal_V_4_6_U trottersLocal_V_4_7_U trottersLocal_V_4_8_U trottersLocal_V_4_9_U trottersLocal_V_4_10_U trottersLocal_V_4_11_U trottersLocal_V_4_12_U trottersLocal_V_4_13_U trottersLocal_V_4_14_U trottersLocal_V_4_15_U trottersLocal_V_5_0_U trottersLocal_V_5_1_U trottersLocal_V_5_2_U trottersLocal_V_5_3_U trottersLocal_V_5_4_U trottersLocal_V_5_5_U trottersLocal_V_5_6_U trottersLocal_V_5_7_U trottersLocal_V_5_8_U trottersLocal_V_5_9_U trottersLocal_V_5_10_U trottersLocal_V_5_11_U trottersLocal_V_5_12_U trottersLocal_V_5_13_U trottersLocal_V_5_14_U trottersLocal_V_5_15_U trottersLocal_V_6_0_U trottersLocal_V_6_1_U trottersLocal_V_6_2_U trottersLocal_V_6_3_U trottersLocal_V_6_4_U trottersLocal_V_6_5_U trottersLocal_V_6_6_U trottersLocal_V_6_7_U trottersLocal_V_6_8_U trottersLocal_V_6_9_U trottersLocal_V_6_10_U trottersLocal_V_6_11_U trottersLocal_V_6_12_U trottersLocal_V_6_13_U trottersLocal_V_6_14_U trottersLocal_V_6_15_U trottersLocal_V_7_0_U trottersLocal_V_7_1_U trottersLocal_V_7_2_U trottersLocal_V_7_3_U trottersLocal_V_7_4_U trottersLocal_V_7_5_U trottersLocal_V_7_6_U trottersLocal_V_7_7_U trottersLocal_V_7_8_U trottersLocal_V_7_9_U trottersLocal_V_7_10_U trottersLocal_V_7_11_U trottersLocal_V_7_12_U trottersLocal_V_7_13_U trottersLocal_V_7_14_U trottersLocal_V_7_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_256_1</Name>
            <Loops>
                <READ_TROTTERS_VITIS_LOOP_256_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.836 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.836 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.836 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_VITIS_LOOP_256_1>
                        <Name>READ_TROTTERS_VITIS_LOOP_256_1</Name>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>6.829 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_VITIS_LOOP_256_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1066</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>622</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_256_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_2101_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:255" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_256_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_1_fu_2127_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:255" URAM="0" VARIABLE="add_ln255_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_256_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_2169_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:257" URAM="0" VARIABLE="add_ln257"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</Name>
            <Loops>
                <READ_NEW_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_NEW_JCOUP>
                        <Name>READ_NEW_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_NEW_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>543</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEW_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_355_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:309" URAM="0" VARIABLE="add_ln309"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_LOOP_STEP</Name>
            <Loops>
                <LOOP_STEP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.673</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>178</Best-caseLatency>
                    <Average-caseLatency>178</Average-caseLatency>
                    <Worst-caseLatency>178</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.593 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.593 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.593 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>178</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STEP>
                        <Name>LOOP_STEP</Name>
                        <TripCount>16</TripCount>
                        <Latency>176</Latency>
                        <AbsoluteTimeLatency>0.587 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </LOOP_STEP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>131443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>95204</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STEP" OPTYPE="add" PRAGMA="" RTLNAME="step_3_fu_5594_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:318" URAM="0" VARIABLE="step_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STEP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_1_fu_5600_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:318" URAM="0" VARIABLE="add_ln318_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RunFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.996 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1074</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1178</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U707" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:181" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U708" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:183" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:175" URAM="0" VARIABLE="dHTmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_7_full_dsp_1_U707" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:189" URAM="0" VARIABLE="dHTmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U710" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:201" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U709" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:201" URAM="0" VARIABLE="div1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>264</Best-caseLatency>
                    <Average-caseLatency>264</Average-caseLatency>
                    <Worst-caseLatency>264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>264</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>262</Latency>
                        <AbsoluteTimeLatency>0.873 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>228</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>616</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_2002_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:342" URAM="0" VARIABLE="add_ln342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_354_3</Name>
            <Loops>
                <WRITE_TROTTERS_VITIS_LOOP_354_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2052</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_VITIS_LOOP_354_3>
                        <Name>WRITE_TROTTERS_VITIS_LOOP_354_3</Name>
                        <TripCount>2048</TripCount>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>6.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_VITIS_LOOP_354_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1129</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1720</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_354_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_2065_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_354_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_1_fu_2263_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:353" URAM="0" VARIABLE="add_ln353_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_354_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_2244_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:355" URAM="0" VARIABLE="add_ln355"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.673</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2199352</Best-caseLatency>
                    <Average-caseLatency>2876347</Average-caseLatency>
                    <Worst-caseLatency>3549239</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.330 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.587 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.830 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2199353 ~ 3549240</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4103</TripCount>
                        <Latency>2195105 ~ 3544992</Latency>
                        <AbsoluteTimeLatency>7.316 ms ~ 11.815 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>535</min>
                                <max>864</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>535 ~ 864</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>645</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>284003</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>262525</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_0_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_1_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_2_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_3_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_4_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_4_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_5_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_5_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_6_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_6_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_4_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_5_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_6_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_7_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_8_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_9_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_10_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_11_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_12_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_13_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_14_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="JcoupLocal_7_15_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1013" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:272" URAM="0" VARIABLE="dHTunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_5448_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:276" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_7749_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="add_ln287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_5470_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_8_fu_7322_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_5485_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_1_fu_7348_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_1_fu_5520_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_8_fu_5774_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_1_fu_5571_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_9_fu_7380_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_2_fu_5609_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_3_fu_7406_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_2_fu_5669_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_9_fu_5879_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_2_fu_5756_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_10_fu_7438_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_4_fu_6007_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_5_fu_7464_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_3_fu_6032_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_10_fu_6134_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_3_fu_6119_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_11_fu_7496_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_6_fu_6265_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_7_fu_7522_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_4_fu_6290_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_11_fu_6392_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_4_fu_6377_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_12_fu_7554_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_8_fu_6519_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_9_fu_7580_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_5_fu_6544_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_12_fu_6646_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_5_fu_6631_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_13_fu_7612_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_10_fu_6773_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_11_fu_7638_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_6_fu_6798_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_13_fu_6900_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_6_fu_6885_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_14_fu_7670_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_12_fu_7031_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_13_fu_7696_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_7_fu_7046_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="Ofst_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_14_fu_7191_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:287" URAM="0" VARIABLE="spinOfst_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_7_fu_7133_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_15_fu_7708_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:301" URAM="0" VARIABLE="add_ln301_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_14_fu_7166_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_15_fu_7713_p2" SOURCE="Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:302" URAM="0" VARIABLE="add_ln302_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_0_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_1_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_2_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_3_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_4_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_4_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_5_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_5_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_6_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_6_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_0_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_1_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_2_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_3_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_4_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_5_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_6_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_7_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_8_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_9_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_10_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_11_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_12_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_13_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_14_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="trottersLocal_V_7_15_U" SOURCE="" URAM="0" VARIABLE="trottersLocal_V_7_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jcoup" index="1" direction="inout" srcType=" const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logRand" index="5" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Jcoup_1" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 31 to 0 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="Jcoup_2" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 63 to 32 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="Jperp" access="W" description="Data signal of Jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jperp" access="W" description="Bit 31 to 0 of Jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="Beta" access="W" description="Data signal of Beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="Beta" access="W" description="Bit 31 to 0 of Beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="logRand_1" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 31 to 0 of logRand"/>
                    </fields>
                </register>
                <register offset="0x48" name="logRand_2" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 63 to 32 of logRand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="Jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="Beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="logRand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="Jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="Jcoup"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="h"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="logRand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="logRand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">16 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;16&gt;*</column>
                    <column name="Jcoup">inout,  const *</column>
                    <column name="h">inout, float const *</column>
                    <column name="Jperp">in, float const </column>
                    <column name="Beta">in, float const </column>
                    <column name="logRand">inout, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="Jcoup">m_axi_gmem, interface, , </column>
                    <column name="Jcoup">s_axi_control Jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="Jcoup">s_axi_control Jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="Jperp">s_axi_control Jperp, register, , offset=0x34 range=32</column>
                    <column name="Beta">s_axi_control Beta, register, , offset=0x3c range=32</column>
                    <column name="logRand">m_axi_gmem, interface, , </column>
                    <column name="logRand">s_axi_control logRand_1, register, offset, offset=0x44 range=32</column>
                    <column name="logRand">s_axi_control logRand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">, Multiple burst reads of length 64 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:255:5</column>
                    <column name="m_axi_gmem">READ_NEW_JCOUP, Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:308:13</column>
                    <column name="m_axi_gmem">, Multiple burst writes of length 64 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:353:5</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_gmem">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:308:13</column>
                    <column name="m_axi_gmem">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., Simulated-Quantum-Annealing/vitis/src/kernel/qmc_u50.cpp:308:13</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

