<!-- Header Banner GIF -->
<p align="center">
  <img src="https://media.giphy.com/media/xT0xeJpnrWC4XWblEk/giphy.gif" width="100%" alt="VLSI Banner GIF"/>
</p>

<h1 align="center">Hi there, I'm Bhavana ğŸ‘‹</h1>

<p align="center">
  <b>VLSI Enthusiast | Aspiring Physical Design Engineer | B.Tech Final Year</b>
</p>

---

## ğŸ§  About Me

I'm a passionate electronics student focusing on **VLSI backend (Physical Design)**, with ongoing learning in **RTL Design**, **STA**, and **EDA tools**. I'm also exploring full-stack development and embedded systems to broaden my technical depth.

---

## ğŸ› ï¸ Technical Skills

### ğŸ§© VLSI & Hardware
<p>
  <img src="https://img.shields.io/badge/Verilog-EDA-blue?logo=verilog&style=for-the-badge" />
  <img src="https://img.shields.io/badge/Physical_Design-CMOS-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/STA-Timing-green?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Cadence-Innovus-critical?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Synopsys-DC-purple?style=for-the-badge" />
</p>

### ğŸ‘©â€ğŸ’» Software & Scripting
<p>
  <img src="https://img.shields.io/badge/C-Programming-blue?logo=c&style=for-the-badge" />
  <img src="https://img.shields.io/badge/Linux-Shell-black?logo=linux&style=for-the-badge" />
  <img src="https://img.shields.io/badge/Git-Version_Control-orange?logo=git&style=for-the-badge" />
</p>

### ğŸŒ Full Stack (Exploration)
<p>
  <img src="https://img.shields.io/badge/HTML-Frontend-orange?logo=html5&style=for-the-badge" />
  <img src="https://img.shields.io/badge/CSS-Styling-blue?logo=css3&style=for-the-badge" />
  <img src="https://img.shields.io/badge/JavaScript-Dynamic-yellow?logo=javascript&style=for-the-badge" />
</p>

---

## ğŸ“ Projects

- âš™ï¸ **RTL to GDSII Flow Practice**
- ğŸ’¡ **Verilog-Based FSM & ALU Designs**
- ğŸ› ï¸ **8051/Arduino Sensor Interface Projects**
- ğŸ§‘â€ğŸ’» **Simple Web Apps (Frontend + Backend)**


---

## ğŸ“š Currently Learning

- Advanced STA & Setup/Hold Timing
- CTS & Routing in PD Flow
- UVM/SystemVerilog Basics
- Automation Scripts for EDA

---

## ğŸ“« Connect with Me

<p>
  <a href="mailto:karanambhavana275@gmail.com"><img src="https://img.shields.io/badge/Email-Me-red?style=for-the-badge&logo=gmail"></a>
  <a href="https://www.linkedin.com/in/bhavanakaranam-ece"><img src="https://img.shields.io/badge/LinkedIn-Bhavana-blue?style=for-the-badge&logo=linkedin"></a>
</p>

---

## ğŸŒŸ Quote I Follow

> â€œGreat design is not just how it looks, but how it works.â€ â€“ *Steve Jobs*

---

<!-- VLSI GIF or Chip Design Visual -->
<p align="center">
  <img src="https://media.giphy.com/media/iicDrNGWxHmDrIni6j/giphy.gif" width="300" alt="Chip Design GIF" />
</p>
