report number csl tr 94 599 institution stanford university department of computer science title the design and implementation of a high performance floating point divider author oberman stuart author quach nhon author flynn michael j date january 1994 abstract the increasing computation requirements of modern computer applications have stimulated a large interest in developing extremely high performance floating point dividers a variety of division algorithms are available with srt being utilized in many computer systems a careful analysis of srt divider topologies has demonstrated that a relatively simple divider designed in anaggressive circuit style can achieve extremely high performance further an aggressive circuit implementation can minimize many of the performance advantages of more complex divider algorithms this paper presents the tradeoffs of the different divider topologies the design of the divider and performance results ftp reports stanford edu pub cstr reports csl tr 94 599 csl tr 94 599 pdf
