library verilog;
use verilog.vl_types.all;
entity calc_rsin_15_165_30 is
    port(
        r               : in     vl_logic_vector(7 downto 0);
        rsin_15         : out    vl_logic_vector(7 downto 0);
        rsin_45         : out    vl_logic_vector(7 downto 0);
        rsin_75         : out    vl_logic_vector(7 downto 0)
    );
end calc_rsin_15_165_30;
