Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon May  1 16:54:57 2017
| Host              : shirasu running 64-bit unknown
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_route.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 f  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.671ns  (required time - arrival time)
  Source:                 r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.611ns  (logic 1.782ns (14.131%)  route 10.829ns (85.869%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.158     4.960    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X125Y229                                                    r  r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDCE (Prop_fdce_C_Q)         0.269     5.229 r  r_counter_reg[9]/Q
                         net (fo=126, routed)         0.591     5.820    sramlambda/Q[9]
    SLICE_X121Y229       LUT6 (Prop_lut6_I4_O)        0.053     5.873 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.636    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.689 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.330    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.383 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.572    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.625 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.488    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.541 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.108    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.161 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.622    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.675 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.132    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.185 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.739    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.792 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.126    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.179 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.971    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.024 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.166    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.219 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.461    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.514 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.941    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.994 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.222    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.275 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.717    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.770 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.892    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.945 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.498    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.551 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    17.012    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.065 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.065    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.300 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.300    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.358 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.358    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.571 f  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.571    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         f  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                 -2.671    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 r  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 r  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 r  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 r  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 r  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 r  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 r  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 r  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 r  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 r  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 f  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 f  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 f  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 f  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 f  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 f  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 f  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 f  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 r  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 f  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 f  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 f  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 r  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 r  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 f  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 r  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            add/o_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 1.782ns (14.151%)  route 10.811ns (85.849%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.778     0.778 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.904     2.682    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.120     2.802 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         2.159     4.961    clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X123Y229                                                    r  r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y229       FDCE (Prop_fdce_C_Q)         0.269     5.230 f  r_counter_reg[10]/Q
                         net (fo=153, routed)         0.574     5.803    sramlambda/Q[10]
    SLICE_X121Y229       LUT6 (Prop_lut6_I3_O)        0.053     5.856 f  sramlambda/estimate[124]_i_4/O
                         net (fo=39, routed)          0.763     6.620    sramalpha/I958
    SLICE_X122Y233       LUT4 (Prop_lut4_I0_O)        0.053     6.673 f  sramalpha/estimate[103]_i_3/O
                         net (fo=127, routed)         0.640     7.313    sramlambda/I1363
    SLICE_X118Y236       LUT6 (Prop_lut6_I4_O)        0.053     7.366 r  sramlambda/mem_reg_i_1314__1/O
                         net (fo=15, routed)          1.189     8.555    add/I650
    SLICE_X101Y238       LUT6 (Prop_lut6_I0_O)        0.053     8.608 r  add/o_data[3]_i_2304/O
                         net (fo=28, routed)          0.864     9.472    add/O1091
    SLICE_X78Y242        LUT2 (Prop_lut2_I1_O)        0.053     9.525 r  add/o_data[15]_i_4055/O
                         net (fo=6, routed)           0.566    10.091    sramalpha/I3177
    SLICE_X77Y237        LUT6 (Prop_lut6_I0_O)        0.053    10.144 r  sramalpha/o_data[7]_i_3036/O
                         net (fo=1, routed)           0.462    10.606    sramlambda/I3081
    SLICE_X77Y237        LUT5 (Prop_lut5_I4_O)        0.053    10.659 r  sramlambda/o_data[7]_i_2933/O
                         net (fo=1, routed)           0.457    11.115    sramlambda/n_0_o_data[7]_i_2933
    SLICE_X77Y237        LUT6 (Prop_lut6_I4_O)        0.053    11.168 r  sramlambda/o_data[7]_i_2765/O
                         net (fo=1, routed)           0.554    11.722    sramalpha/I2532
    SLICE_X78Y234        LUT6 (Prop_lut6_I0_O)        0.053    11.775 r  sramalpha/o_data[7]_i_2589/O
                         net (fo=1, routed)           0.335    12.110    sramalpha/n_0_o_data[7]_i_2589
    SLICE_X80Y233        LUT6 (Prop_lut6_I0_O)        0.053    12.163 r  sramalpha/o_data[7]_i_2357/O
                         net (fo=1, routed)           0.791    12.954    sramalpha/n_0_o_data[7]_i_2357
    SLICE_X90Y231        LUT6 (Prop_lut6_I4_O)        0.053    13.007 f  sramalpha/o_data[7]_i_2094/O
                         net (fo=1, routed)           0.142    13.149    sramalpha/n_0_o_data[7]_i_2094
    SLICE_X90Y231        LUT5 (Prop_lut5_I4_O)        0.053    13.202 r  sramalpha/o_data[7]_i_1689/O
                         net (fo=1, routed)           0.243    13.445    sramlambda/I739
    SLICE_X92Y231        LUT6 (Prop_lut6_I5_O)        0.053    13.498 r  sramlambda/o_data[7]_i_1160/O
                         net (fo=1, routed)           0.426    13.924    sramlambda/n_0_o_data[7]_i_1160
    SLICE_X100Y231       LUT6 (Prop_lut6_I0_O)        0.053    13.977 r  sramlambda/o_data[7]_i_583/O
                         net (fo=1, routed)           0.228    14.205    sramalpha/I493
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.258 f  sramalpha/o_data[7]_i_196/O
                         net (fo=1, routed)           0.443    14.701    sramalpha/n_0_o_data[7]_i_196
    SLICE_X103Y231       LUT6 (Prop_lut6_I5_O)        0.053    14.754 f  sramalpha/o_data[7]_i_57/O
                         net (fo=1, routed)           1.122    15.875    sramalpha/n_0_o_data[7]_i_57
    SLICE_X127Y232       LUT2 (Prop_lut2_I1_O)        0.053    15.928 r  sramalpha/o_data[7]_i_20/O
                         net (fo=1, routed)           0.553    16.482    sramlambda/I1603
    SLICE_X149Y233       LUT6 (Prop_lut6_I0_O)        0.053    16.535 f  sramlambda/o_data[7]_i_11/O
                         net (fo=1, routed)           0.460    16.995    add/I161
    SLICE_X148Y235       LUT5 (Prop_lut5_I4_O)        0.053    17.048 f  add/o_data[7]_i_7/O
                         net (fo=1, routed)           0.000    17.048    add/n_0_o_data[7]_i_7
    SLICE_X148Y235       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    17.283 f  add/o_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.283    add/n_0_o_data_reg[7]_i_1
    SLICE_X148Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.341 f  add/o_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.341    add/n_0_o_data_reg[11]_i_1
    SLICE_X148Y237       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    17.554 r  add/o_data_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.554    add/n_6_o_data_reg[15]_i_1
    SLICE_X148Y237       FDRE                                         r  add/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    M5                   IBUF (Prop_ibuf_I_O)         0.652    10.652 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.814    12.466    clk_IBUF
    BUFGCTRL_X0Y64       BUFG (Prop_bufg_I_O)         0.113    12.579 r  clk_IBUF_BUFG_inst/O
                         net (fo=583, routed)         1.969    14.548    add/clk_IBUF_BUFG
    SLR Crossing[2->1]
    SLICE_X148Y237                                                    r  add/o_data_reg[13]/C
                         clock pessimism              0.336    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X148Y237       FDRE (Setup_fdre_C_D)        0.051    14.899    add/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -2.655    




