module RecFNToIN_1(
  input   clock,
  input   reset,
  input  [64:0] io_in,
  input  [1:0] io_roundingMode,
  input   io_signedOut,
  output [63:0] io_out,
  output [2:0] io_intExceptionFlags
);
  wire  sign;
  wire [11:0] exp;
  wire [51:0] fract;
  wire [2:0] _T_12;
  wire  isZero;
  wire [1:0] _T_14;
  wire  invalid;
  wire  _T_16;
  wire  isNaN;
  wire  notSpecial_magGeOne;
  wire [52:0] _T_17;
  wire [5:0] _T_18;
  wire [5:0] _T_20;
  wire [115:0] _GEN_0;
  wire [115:0] shiftedSig;
  wire [63:0] unroundedInt;
  wire [1:0] _T_21;
  wire [50:0] _T_22;
  wire  _T_24;
  wire [2:0] roundBits;
  wire [1:0] _T_25;
  wire  _T_27;
  wire  _T_29;
  wire  roundInexact;
  wire [1:0] _T_30;
  wire [1:0] _T_31;
  wire  _T_33;
  wire [1:0] _T_35;
  wire  _T_37;
  wire  _T_38;
  wire [10:0] _T_39;
  wire [10:0] _T_40;
  wire  _T_42;
  wire  _T_47;
  wire  roundIncr_nearestEven;
  wire  _T_48;
  wire  _T_49;
  wire  _T_50;
  wire  _T_51;
  wire  _T_52;
  wire  _T_53;
  wire  _T_54;
  wire  _T_56;
  wire  _T_57;
  wire  _T_58;
  wire  roundIncr;
  wire [63:0] _T_59;
  wire [63:0] complUnroundedInt;
  wire  _T_60;
  wire [64:0] _T_62;
  wire [63:0] _T_63;
  wire [63:0] roundedInt;
  wire [61:0] _T_64;
  wire [61:0] _T_65;
  wire  _T_67;
  wire  roundCarryBut2;
  wire  _T_69;
  wire  _T_71;
  wire [62:0] _T_74;
  wire  _T_76;
  wire  _T_77;
  wire  _T_78;
  wire  _T_79;
  wire  _T_80;
  wire  _T_84;
  wire  _T_85;
  wire  _T_86;
  wire  _T_87;
  wire  overflow_signed;
  wire  _T_91;
  wire  _T_94;
  wire  _T_95;
  wire  _T_96;
  wire  _T_97;
  wire  _T_98;
  wire  overflow_unsigned;
  wire  overflow;
  wire  _T_100;
  wire  excSign;
  wire  _T_101;
  wire [63:0] _T_105;
  wire  _T_107;
  wire  _T_108;
  wire [62:0] _T_111;
  wire [63:0] _GEN_1;
  wire [63:0] _T_112;
  wire  _T_114;
  wire  _T_117;
  wire [63:0] _T_120;
  wire [63:0] excValue;
  wire  _T_122;
  wire  _T_123;
  wire  _T_125;
  wire  inexact;
  wire  _T_126;
  wire [63:0] _T_127;
  wire [1:0] _T_128;
  wire [2:0] _T_129;
  assign io_out = _T_127;
  assign io_intExceptionFlags = _T_129;
  assign sign = io_in[64];
  assign exp = io_in[63:52];
  assign fract = io_in[51:0];
  assign _T_12 = exp[11:9];
  assign isZero = _T_12 == 3'h0;
  assign _T_14 = exp[11:10];
  assign invalid = _T_14 == 2'h3;
  assign _T_16 = exp[9];
  assign isNaN = invalid & _T_16;
  assign notSpecial_magGeOne = exp[11];
  assign _T_17 = {notSpecial_magGeOne,fract};
  assign _T_18 = exp[5:0];
  assign _T_20 = notSpecial_magGeOne ? _T_18 : 6'h0;
  assign _GEN_0 = {{63'd0}, _T_17};
  assign shiftedSig = _GEN_0 << _T_20;
  assign unroundedInt = shiftedSig[115:52];
  assign _T_21 = shiftedSig[52:51];
  assign _T_22 = shiftedSig[50:0];
  assign _T_24 = _T_22 != 51'h0;
  assign roundBits = {_T_21,_T_24};
  assign _T_25 = roundBits[1:0];
  assign _T_27 = _T_25 != 2'h0;
  assign _T_29 = isZero == 1'h0;
  assign roundInexact = notSpecial_magGeOne ? _T_27 : _T_29;
  assign _T_30 = roundBits[2:1];
  assign _T_31 = ~ _T_30;
  assign _T_33 = _T_31 == 2'h0;
  assign _T_35 = ~ _T_25;
  assign _T_37 = _T_35 == 2'h0;
  assign _T_38 = _T_33 | _T_37;
  assign _T_39 = exp[10:0];
  assign _T_40 = ~ _T_39;
  assign _T_42 = _T_40 == 11'h0;
  assign _T_47 = _T_42 ? _T_27 : 1'h0;
  assign roundIncr_nearestEven = notSpecial_magGeOne ? _T_38 : _T_47;
  assign _T_48 = io_roundingMode == 2'h0;
  assign _T_49 = _T_48 & roundIncr_nearestEven;
  assign _T_50 = io_roundingMode == 2'h2;
  assign _T_51 = sign & roundInexact;
  assign _T_52 = _T_50 & _T_51;
  assign _T_53 = _T_49 | _T_52;
  assign _T_54 = io_roundingMode == 2'h3;
  assign _T_56 = sign == 1'h0;
  assign _T_57 = _T_56 & roundInexact;
  assign _T_58 = _T_54 & _T_57;
  assign roundIncr = _T_53 | _T_58;
  assign _T_59 = ~ unroundedInt;
  assign complUnroundedInt = sign ? _T_59 : unroundedInt;
  assign _T_60 = roundIncr ^ sign;
  assign _T_62 = complUnroundedInt + 64'h1;
  assign _T_63 = _T_62[63:0];
  assign roundedInt = _T_60 ? _T_63 : complUnroundedInt;
  assign _T_64 = unroundedInt[61:0];
  assign _T_65 = ~ _T_64;
  assign _T_67 = _T_65 == 62'h0;
  assign roundCarryBut2 = _T_67 & roundIncr;
  assign _T_69 = _T_39 >= 11'h40;
  assign _T_71 = _T_39 == 11'h3f;
  assign _T_74 = unroundedInt[62:0];
  assign _T_76 = _T_74 != 63'h0;
  assign _T_77 = _T_56 | _T_76;
  assign _T_78 = _T_77 | roundIncr;
  assign _T_79 = _T_71 & _T_78;
  assign _T_80 = _T_69 | _T_79;
  assign _T_84 = _T_39 == 11'h3e;
  assign _T_85 = _T_56 & _T_84;
  assign _T_86 = _T_85 & roundCarryBut2;
  assign _T_87 = _T_80 | _T_86;
  assign overflow_signed = notSpecial_magGeOne ? _T_87 : 1'h0;
  assign _T_91 = sign | _T_69;
  assign _T_94 = unroundedInt[62];
  assign _T_95 = _T_71 & _T_94;
  assign _T_96 = _T_95 & roundCarryBut2;
  assign _T_97 = _T_91 | _T_96;
  assign _T_98 = sign & roundIncr;
  assign overflow_unsigned = notSpecial_magGeOne ? _T_97 : _T_98;
  assign overflow = io_signedOut ? overflow_signed : overflow_unsigned;
  assign _T_100 = isNaN == 1'h0;
  assign excSign = sign & _T_100;
  assign _T_101 = io_signedOut & excSign;
  assign _T_105 = _T_101 ? 64'h8000000000000000 : 64'h0;
  assign _T_107 = excSign == 1'h0;
  assign _T_108 = io_signedOut & _T_107;
  assign _T_111 = _T_108 ? 63'h7fffffffffffffff : 63'h0;
  assign _GEN_1 = {{1'd0}, _T_111};
  assign _T_112 = _T_105 | _GEN_1;
  assign _T_114 = io_signedOut == 1'h0;
  assign _T_117 = _T_114 & _T_107;
  assign _T_120 = _T_117 ? 64'hffffffffffffffff : 64'h0;
  assign excValue = _T_112 | _T_120;
  assign _T_122 = invalid == 1'h0;
  assign _T_123 = roundInexact & _T_122;
  assign _T_125 = overflow == 1'h0;
  assign inexact = _T_123 & _T_125;
  assign _T_126 = invalid | overflow;
  assign _T_127 = _T_126 ? excValue : roundedInt;
  assign _T_128 = {invalid,overflow};
  assign _T_129 = {_T_128,inexact};
endmodule