// Seed: 3590925922
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5
);
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output tri id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = -1;
endmodule
