`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: InstructionRamWrapper
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: a Verilog-based ram which can be systhesis as BRAM
// 
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //åŒæ­¥è¯»å†™bramï¼Œaå£åªè¯»ï¼Œç”¨äºå–æŒ‡ï¼Œbå£å¯è¯»å†™ï¼Œç”¨äºå¤–æ¥debug_moduleè¿›è¡Œè¯»å†™
    //å†™ä½¿èƒ½ä¸º1bitï¼Œä¸æ”¯æŒbyte write
//è¾“å…¥
    //clk               è¾“å…¥æ—¶é’Ÿ
    //addra             aå£è¯»åœ°å€
    //addrb             bå£è¯»å†™åœ°å?
    //dinb              bå£å†™è¾“å…¥æ•°æ®
    //web               bå£å†™ä½¿èƒ½
//è¾“å‡º
    //douta             aå£è¯»æ•°æ®
    //doutb             bå£è¯»æ•°æ®
//å®éªŒè¦æ±‚  
    //æ— éœ€ä¿®æ”¹

module InstructionRam(
    input  clk,
    input  web,
    input  [31:2] addra, addrb,
    input  [31:0] dinb,
    output reg [31:0] douta, doutb
);
initial begin douta=0; doutb=0; end

wire addra_valid = ( addra[31:14]==18'h0 );
wire addrb_valid = ( addrb[31:14]==18'h0 );
wire [11:0] addral = addra[13:2];
wire [11:0] addrbl = addrb[13:2];

reg [31:0] ram_cell [0:4095];

initial begin    // å¯ä»¥æŠŠæµ‹è¯•æŒ‡ä»¤æ‰‹åŠ¨è¾“å…¥æ­¤å¤?
    douta = 32'h0;
    doutb = 32'h0;
    ram_cell[0] = 32'h00000000;
        // ......
end

always @ (posedge clk)
    douta <= addra_valid ? ram_cell[addral] : 0;
    
always @ (posedge clk)
    doutb <= addrb_valid ? ram_cell[addrbl] : 0;

always @ (posedge clk)
    if(web & addrb_valid) 
        ram_cell[addrbl] <= dinb;

endmodule

