<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.03.08.12:55:38"
 outputDirectory="C:/Users/Panoramix/Documents/RISCV/SDRAMController/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mm_bridge_s" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="134217728" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mm_bridge_s_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="mm_bridge_s_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="mm_bridge_s_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_bridge_s_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="mm_bridge_s_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="mm_bridge_s_address"
       direction="input"
       role="address"
       width="27" />
   <port name="mm_bridge_s_write" direction="input" role="write" width="1" />
   <port name="mm_bridge_s_read" direction="input" role="read" width="1" />
   <port
       name="mm_bridge_s_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="mm_bridge_s_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_addr" direction="output" role="addr" width="13" />
   <port name="sdram_ba" direction="output" role="ba" width="2" />
   <port name="sdram_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_cke" direction="output" role="cke" width="1" />
   <port name="sdram_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_dq" direction="bidir" role="dq" width="32" />
   <port name="sdram_dqm" direction="output" role="dqm" width="4" />
   <port name="sdram_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_we_n" direction="output" role="we_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="SDRAMController:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1552046131,AUTO_UNIQUE_ID=(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=27,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=SDRAMController_sdram_controller,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=134217728)(altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="SDRAMController"
   kind="SDRAMController"
   version="1.0"
   name="SDRAMController">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1552046131" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/SDRAMController.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master.v"
       type="VERILOG" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_sdram_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_sdram_pll.v"
       type="VERILOG" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/Panoramix/Documents/RISCV/SDRAMController.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:SDRAMController "SDRAMController"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge.m0 and mm_bridge_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_master.master and jtag_master_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_controller_s1_translator.avalon_anti_slave_0 and sdram_controller.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>12</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>20</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/SDRAMController_jtag_master</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/SDRAMController_sdram_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/SDRAMController_sdram_pll</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/SDRAMController_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController"><![CDATA["<b>SDRAMController</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 7 starting:altera_jtag_avalon_master "submodules/SDRAMController_jtag_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>timing_adapter</b> "<b>submodules/SDRAMController_jtag_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/SDRAMController_jtag_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/SDRAMController_jtag_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="jtag_master"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>jtag_master</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 27 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 26 starting:timing_adapter "submodules/SDRAMController_jtag_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 25 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 24 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 23 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 22 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 21 starting:channel_adapter "submodules/SDRAMController_jtag_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 20 starting:channel_adapter "submodules/SDRAMController_jtag_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 15 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_avalon_new_sdram_controller "submodules/SDRAMController_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'SDRAMController_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SDRAMController_sdram_controller --dir=C:/Users/PANORA~1/AppData/Local/Temp/alt7963_1444752488284594219.dir/0003_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PANORA~1/AppData/Local/Temp/alt7963_1444752488284594219.dir/0003_sdram_controller_gen//SDRAMController_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'SDRAMController_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 13 starting:altera_up_avalon_sys_sdram_pll "submodules/SDRAMController_sdram_pll"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sdram_pll"><![CDATA["<b>sdram_pll</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sdram_pll"><![CDATA["<b>sdram_pll</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sdram_pll"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sdram_pll</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 18 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 17 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_mm_interconnect "submodules/SDRAMController_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.071s/0.116s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>21</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 16 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_m0_translator</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 25 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 9 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 7 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 6 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 4 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 3 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 2 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:altera_avalon_st_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:error_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="SDRAMController:.:jtag_master"
   kind="altera_jtag_avalon_master"
   version="18.1"
   name="SDRAMController_jtag_master">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="SDRAMController" as="jtag_master" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 7 starting:altera_jtag_avalon_master "submodules/SDRAMController_jtag_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>timing_adapter</b> "<b>submodules/SDRAMController_jtag_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/SDRAMController_jtag_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/SDRAMController_jtag_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_master"><![CDATA["<b>jtag_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="jtag_master"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>jtag_master</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 27 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 26 starting:timing_adapter "submodules/SDRAMController_jtag_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 25 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 24 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 23 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 22 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 21 starting:channel_adapter "submodules/SDRAMController_jtag_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 20 starting:channel_adapter "submodules/SDRAMController_jtag_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=27,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0"
   instancePathKey="SDRAMController:.:mm_bridge"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController" as="mm_bridge" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 15 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:18.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=25,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=10,componentName=SDRAMController_sdram_controller,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8125,registerDataIn=true,rowWidth=13,size=134217728"
   instancePathKey="SDRAMController:.:sdram_controller"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   name="SDRAMController_sdram_controller">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="7.8125" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="10" />
  <parameter name="componentName" value="SDRAMController_sdram_controller" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="134217728" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="25" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_sdram_controller.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController" as="sdram_controller" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_avalon_new_sdram_controller "submodules/SDRAMController_sdram_controller"</message>
   <message level="Info" culprit="sdram_controller">Starting RTL generation for module 'SDRAMController_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller">  Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SDRAMController_sdram_controller --dir=C:/Users/PANORA~1/AppData/Local/Temp/alt7963_1444752488284594219.dir/0003_sdram_controller_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/PANORA~1/AppData/Local/Temp/alt7963_1444752488284594219.dir/0003_sdram_controller_gen//SDRAMController_sdram_controller_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram_controller">Done RTL generation for module 'SDRAMController_sdram_controller'</message>
   <message level="Info" culprit="sdram_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE10-Standard,MAX10_boards=DE10-Lite,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:18.0:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="SDRAMController:.:sdram_pll"
   kind="altera_up_avalon_sys_sdram_pll"
   version="18.0"
   name="SDRAMController_sdram_pll">
  <parameter name="outclk" value="50.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="MAX10_boards" value="DE10-Lite" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="CV_boards" value="DE10-Standard" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_sdram_pll.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="SDRAMController" as="sdram_pll" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 13 starting:altera_up_avalon_sys_sdram_pll "submodules/SDRAMController_sdram_pll"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sdram_pll"><![CDATA["<b>sdram_pll</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sdram_pll"><![CDATA["<b>sdram_pll</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sdram_pll"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sdram_pll</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 18 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 17 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_m0_translator} {SYNC_RESET} {0};add_instance {jtag_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_READ} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_master_master_translator} {SYNC_RESET} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_H} {86};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_L} {86};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {mm_bridge_m0_agent} {ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_m0_agent} {ID} {1};set_instance_parameter_value {mm_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jtag_master_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {jtag_master_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtag_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jtag_master_master_agent} {ID} {0};set_instance_parameter_value {jtag_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jtag_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtag_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {102};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_pll_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sdram_pll_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sdram_pll_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_m0_translator.avalon_universal_master_0} {mm_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_m0_agent.rp} {qsys_mm.response};add_connection {jtag_master_master_translator.avalon_universal_master_0} {jtag_master_master_agent.av} {avalon};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {jtag_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/jtag_master_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {jtag_master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_controller_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {jtag_master_master_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {jtag_master_master_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_m0_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_master_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_m0_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_master_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_reset_reset_bridge.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_clk_reset_reset_bridge.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {sdram_pll_sys_clk} {clock} {slave};set_interface_property {sdram_pll_sys_clk} {EXPORT_OF} {sdram_pll_sys_clk_clock_bridge.in_clk};add_interface {jtag_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_master_clk_reset_reset_bridge.in_reset};add_interface {mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_reset_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {jtag_master_master} {avalon} {slave};set_interface_property {jtag_master_master} {EXPORT_OF} {jtag_master_master_translator.avalon_anti_master_0};add_interface {mm_bridge_m0} {avalon} {slave};set_interface_property {mm_bridge_m0} {EXPORT_OF} {mm_bridge_m0_translator.avalon_anti_master_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_master.master} {0};set_module_assignment {interconnect_id.mm_bridge.m0} {1};set_module_assignment {interconnect_id.sdram_controller.s1} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="SDRAMController:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="SDRAMController_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_m0_translator} {SYNC_RESET} {0};add_instance {jtag_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_READ} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_master_master_translator} {SYNC_RESET} {0};add_instance {sdram_controller_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_controller_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_controller_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_controller_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_H} {86};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_QOS_L} {86};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {mm_bridge_m0_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {mm_bridge_m0_agent} {ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_m0_agent} {ID} {1};set_instance_parameter_value {mm_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_m0_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_master_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jtag_master_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {jtag_master_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtag_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jtag_master_master_agent} {ID} {0};set_instance_parameter_value {jtag_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jtag_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtag_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_controller_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {sdram_controller_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_controller_s1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sdram_controller_s1_agent} {ST_DATA_W} {102};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_controller_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_controller_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_controller_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_controller_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_controller_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_controller_s1_agent} {ID} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_controller_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_controller_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_controller_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_controller_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_controller_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_pll_sys_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sdram_pll_sys_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sdram_pll_sys_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_m0_translator.avalon_universal_master_0} {mm_bridge_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_m0_translator.avalon_universal_master_0/mm_bridge_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_m0_agent.rp} {qsys_mm.response};add_connection {jtag_master_master_translator.avalon_universal_master_0} {jtag_master_master_agent.av} {avalon};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {jtag_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/jtag_master_master_agent.rp} {qsys_mm.response};add_connection {sdram_controller_s1_agent.m0} {sdram_controller_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_controller_s1_agent.m0/sdram_controller_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_controller_s1_agent.rf_source} {sdram_controller_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_controller_s1_agent_rsp_fifo.out} {sdram_controller_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_controller_s1_agent.rdata_fifo_src} {sdram_controller_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sdram_controller_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_controller_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {jtag_master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sdram_controller_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sdram_controller_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {jtag_master_master_translator.reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {mm_bridge_m0_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {jtag_master_master_agent.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_translator.reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {sdram_controller_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_controller_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_m0_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_master_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_translator.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_m0_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_master_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_agent.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_s1_agent_rsp_fifo.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {mm_bridge_reset_reset_bridge.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {jtag_master_clk_reset_reset_bridge.clk} {clock};add_connection {sdram_pll_sys_clk_clock_bridge.out_clk} {sdram_controller_reset_reset_bridge.clk} {clock};add_interface {sdram_pll_sys_clk} {clock} {slave};set_interface_property {sdram_pll_sys_clk} {EXPORT_OF} {sdram_pll_sys_clk_clock_bridge.in_clk};add_interface {jtag_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_master_clk_reset_reset_bridge.in_reset};add_interface {mm_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_reset_reset_bridge.in_reset};add_interface {sdram_controller_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_controller_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_controller_reset_reset_bridge.in_reset};add_interface {jtag_master_master} {avalon} {slave};set_interface_property {jtag_master_master} {EXPORT_OF} {jtag_master_master_translator.avalon_anti_master_0};add_interface {mm_bridge_m0} {avalon} {slave};set_interface_property {mm_bridge_m0} {EXPORT_OF} {mm_bridge_m0_translator.avalon_anti_master_0};add_interface {sdram_controller_s1} {avalon} {master};set_interface_property {sdram_controller_s1} {EXPORT_OF} {sdram_controller_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_master.master} {0};set_module_assignment {interconnect_id.mm_bridge.m0} {1};set_module_assignment {interconnect_id.sdram_controller.s1} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="SDRAMController" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_mm_interconnect "submodules/SDRAMController_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.071s/0.116s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>21</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/SDRAMController_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/SDRAMController_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 16 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_m0_translator</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 25 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 9 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 7 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 6 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 4 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 3 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 2 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:altera_avalon_st_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:error_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="SDRAMController:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="SDRAMController_jtag_master" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>SDRAMController</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="SDRAMController:.:jtag_master:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="18.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_jtag_master"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 27 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="SDRAMController:.:jtag_master:.:timing_adt"
   kind="timing_adapter"
   version="18.1"
   name="SDRAMController_jtag_master_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 26 starting:timing_adapter "submodules/SDRAMController_jtag_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>jtag_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="SDRAMController:.:jtag_master:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="fifo" />
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="sdram_controller_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 25 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="SDRAMController:.:jtag_master:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="b2p" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 24 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="SDRAMController:.:jtag_master:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="p2b" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 23 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="SDRAMController:.:jtag_master:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="18.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="transacto" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 22 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>jtag_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="SDRAMController:.:jtag_master:.:b2p_adapter"
   kind="channel_adapter"
   version="18.1"
   name="SDRAMController_jtag_master_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 21 starting:channel_adapter "submodules/SDRAMController_jtag_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="SDRAMController:.:jtag_master:.:p2b_adapter"
   kind="channel_adapter"
   version="18.1"
   name="SDRAMController_jtag_master_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_jtag_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_jtag_master" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 20 starting:channel_adapter "submodules/SDRAMController_jtag_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:18.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_in=5MP Digital Camera (THDB_D5M),video_out=4.3&quot; LCD (TRDB_LTM)"
   instancePathKey="SDRAMController:.:sdram_pll:.:sys_pll"
   kind="altera_up_altpll"
   version="18.0"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="1" />
  <parameter name="OUTCLK2_MULT" value="1" />
  <parameter name="PHASE_SHIFT" value="-3000" />
  <parameter name="OUTCLK1_DIV" value="1" />
  <parameter name="OUTCLK0_MULT" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV" />
  <parameter name="video_in" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="gui_device_family" value="Cyclone IV E" />
  <parameter name="OUTCLK2_DIV" value="1" />
  <parameter name="OUTCLK1_MULT" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_sdram_pll" as="sys_pll" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 18 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="sys_pll"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_altpll</b> "<b>sys_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:18.0:"
   instancePathKey="SDRAMController:.:sdram_pll:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="18.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_sdram_pll" as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 17 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>sdram_pll</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:mm_bridge_m0_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="mm_bridge_m0_translator,jtag_master_master_translator" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 16 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:sdram_controller_s1_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="sdram_controller_s1_translator" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 14 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_controller_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_controller_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_controller_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:mm_bridge_m0_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="mm_bridge_m0_agent,jtag_master_master_agent" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 13 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:sdram_controller_s1_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="sdram_controller_s1_agent" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_controller_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_controller_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="router,router_001" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 9 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 7 starting:altera_merlin_router "submodules/SDRAMController_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 6 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 4 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="SDRAMController_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 3 starting:altera_merlin_demultiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 2 starting:altera_merlin_multiplexer "submodules/SDRAMController_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:altera_avalon_st_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:error_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="SDRAMController:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Panoramix/Documents/RISCV/SDRAMController/synthesis/submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="SDRAMController_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="SDRAMController">queue size: 0 starting:error_adapter "submodules/SDRAMController_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
