{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 21:41:29 2017 " "Info: Processing started: Tue Sep 19 21:41:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto-de-Hardware -c Projeto-de-Hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state a clock -0.336 ns register " "Info: tsu for register \"state\" (data pin = \"a\", clock pin = \"clock\") is -0.336 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns + Longest pin register " "Info: + Longest pin to register delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns a 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'a'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.177 ns) 1.939 ns state~0 2 COMB LCCOMB_X48_Y50_N0 1 " "Info: 2: + IC(0.766 ns) + CELL(0.177 ns) = 1.939 ns; Loc. = LCCOMB_X48_Y50_N0; Fanout = 1; COMB Node = 'state~0'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { a state~0 } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.035 ns state 3 REG LCFF_X48_Y50_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.035 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~0 state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 62.36 % ) " "Info: Total cell delay = 1.269 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 37.64 % ) " "Info: Total interconnect delay = 0.766 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock stateout state 6.673 ns register " "Info: tco from clock \"clock\" to destination pin \"stateout\" through register \"state\" is 6.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.333 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.063 ns + Longest register pin " "Info: + Longest register to pin delay is 4.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state 1 REG LCFF_X48_Y50_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(3.006 ns) 4.063 ns stateout 2 PIN PIN_C16 0 " "Info: 2: + IC(1.057 ns) + CELL(3.006 ns) = 4.063 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'stateout'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 73.98 % ) " "Info: Total cell delay = 3.006 ns ( 73.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 26.02 % ) " "Info: Total interconnect delay = 1.057 ns ( 26.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { state {} stateout {} } { 0.000ns 1.057ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.063 ns" { state stateout } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.063 ns" { state {} stateout {} } { 0.000ns 1.057ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state a clock 0.584 ns register " "Info: th for register \"state\" (data pin = \"a\", clock pin = \"clock\") is 0.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clock'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.602 ns) 2.333 ns state 2 REG LCFF_X48_Y50_N1 2 " "Info: 2: + IC(0.735 ns) + CELL(0.602 ns) = 2.333 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { clock state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 68.50 % ) " "Info: Total cell delay = 1.598 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.735 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.035 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns a 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'a'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.177 ns) 1.939 ns state~0 2 COMB LCCOMB_X48_Y50_N0 1 " "Info: 2: + IC(0.766 ns) + CELL(0.177 ns) = 1.939 ns; Loc. = LCCOMB_X48_Y50_N0; Fanout = 1; COMB Node = 'state~0'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { a state~0 } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.035 ns state 3 REG LCFF_X48_Y50_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.035 ns; Loc. = LCFF_X48_Y50_N1; Fanout = 2; REG Node = 'state'" {  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { state~0 state } "NODE_NAME" } } { "main.sv" "" { Text "//VBOXSVR/Shared_folder/Projetos/Projeto-de-Hardware/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 62.36 % ) " "Info: Total cell delay = 1.269 ns ( 62.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.766 ns ( 37.64 % ) " "Info: Total interconnect delay = 0.766 ns ( 37.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~combout {} state {} } { 0.000ns 0.000ns 0.735ns } { 0.000ns 0.996ns 0.602ns } "" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { a state~0 state } "NODE_NAME" } } { "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//vboxsvr/shared_folder/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.035 ns" { a {} a~combout {} state~0 {} state {} } { 0.000ns 0.000ns 0.766ns 0.000ns } { 0.000ns 0.996ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 21:41:29 2017 " "Info: Processing ended: Tue Sep 19 21:41:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
