/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [29:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [22:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[168] | celloutsig_1_0z[2]) & celloutsig_1_0z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ celloutsig_0_7z[4]);
  assign celloutsig_0_21z = { celloutsig_0_11z[12:11], celloutsig_0_0z } <= celloutsig_0_11z[18:13];
  assign celloutsig_0_24z = { celloutsig_0_17z[6:4], celloutsig_0_1z, celloutsig_0_0z } <= celloutsig_0_14z[10:3];
  assign celloutsig_0_3z = ! { in_data[86], celloutsig_0_2z };
  assign celloutsig_1_14z = ! celloutsig_1_5z[9:1];
  assign celloutsig_1_3z = ! { in_data[116:113], celloutsig_1_2z };
  assign celloutsig_1_4z = ! { in_data[166:164], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[161], celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, celloutsig_1_9z[9:0], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_9z[8:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_2z } % { 1'h1, in_data[136:125] };
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_17z = celloutsig_1_11z[11] ? in_data[147:145] : celloutsig_1_5z[5:3];
  assign celloutsig_1_18z = celloutsig_1_1z ? { celloutsig_1_15z[5:3], celloutsig_1_17z, celloutsig_1_3z } : { celloutsig_1_17z[1:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_15z = celloutsig_0_11z[8] ? in_data[36:26] : { celloutsig_0_14z[5:0], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z, 2'h0 };
  assign celloutsig_0_17z = celloutsig_0_8z ? celloutsig_0_16z[13:6] : celloutsig_0_15z[7:0];
  assign celloutsig_0_2z = celloutsig_0_0z[1] ? { in_data[69:68], celloutsig_0_1z, celloutsig_0_1z } : { celloutsig_0_0z[3:2], 1'h0, celloutsig_0_0z[0] };
  assign celloutsig_0_8z = { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_2z } !== in_data[11:6];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } !== { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_16z = | celloutsig_1_11z[7:2];
  assign celloutsig_0_23z = | { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_6z, in_data[110:106] };
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_1z = | { in_data[49:48], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[78:75] >> in_data[12:9];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_7z[3:1] >> { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[112:109] >> in_data[169:166];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } >> { in_data[97], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[6:3], celloutsig_0_3z } >> in_data[19:15];
  assign celloutsig_0_16z = { celloutsig_0_9z[4:3], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z } >> { celloutsig_0_5z[5:2], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_15z = celloutsig_1_5z[10:2] >>> { celloutsig_1_12z[2:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_5z = { in_data[36], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[50:48], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = in_data[69:63] >>> { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_6z[5:2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z } >>> { in_data[50:32], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_9z = { in_data[160:153], celloutsig_1_2z } ~^ { in_data[173:166], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_12z = { celloutsig_1_11z[6:4], celloutsig_1_1z } ~^ celloutsig_1_9z[8:5];
  assign celloutsig_0_14z = { celloutsig_0_4z[5:2], celloutsig_0_4z } ~^ { celloutsig_0_2z[3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_9z = celloutsig_0_6z[5:1];
  assign { out_data[134:128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
