// Seed: 1972524179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[""] = 1;
  wire id_12;
  always disable id_13;
endmodule
module module_1 (
    input  wand  id_0,
    output tri1  id_1,
    output uwire id_2
);
  logic [7:0][-1 : 1] id_4;
  assign id_4[1] = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_4,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_7
  );
  wire id_8;
  assign id_6 = id_0;
endmodule
