#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005BAA78 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale -9 -11;
v006287D0_0 .var "clk", 0 0;
v006288D8_0 .var "ent1", 7 0;
v00628930_0 .var "ent2", 7 0;
v00628988_0 .var "ent3", 7 0;
v006289E0_0 .var "ent4", 7 0;
v00628A38_0 .var "reset", 0 0;
v00628A90_0 .net "sal1", 7 0, v00622B60_0; 1 drivers
v00628AE8_0 .net "sal2", 7 0, v006228A0_0; 1 drivers
v00628B40_0 .net "sal3", 7 0, v006225E0_0; 1 drivers
v00628B98_0 .net "sal4", 7 0, v00622320_0; 1 drivers
S_005BA7D0 .scope module, "cpu0" "cpu" 2 39, 3 4, S_005BAA78;
 .timescale 0 0;
v00628118_0 .net "clk", 0 0, v006287D0_0; 1 drivers
v00628170_0 .net "ent1", 7 0, v006288D8_0; 1 drivers
v006281C8_0 .net "ent2", 7 0, v00628930_0; 1 drivers
v00628220_0 .net "ent3", 7 0, v00628988_0; 1 drivers
v00628278_0 .net "ent4", 7 0, v006289E0_0; 1 drivers
v006282D0_0 .net "op", 2 0, v005BC788_0; 1 drivers
v00628328_0 .net "opcode", 5 0, L_00629D68; 1 drivers
v00628380_0 .net "reset", 0 0, v00628A38_0; 1 drivers
v006283D8_0 .net "s_in", 0 0, v005BC838_0; 1 drivers
v00628430_0 .net "s_inc", 0 0, v005BC890_0; 1 drivers
v006284B8_0 .net "s_inm", 0 0, v005BC8E8_0; 1 drivers
v00628510_0 .net "s_inst", 0 0, v005BC940_0; 1 drivers
v00628568_0 .net "s_out", 0 0, v005BC998_0; 1 drivers
v006285C0_0 .net "s_rel", 0 0, v005BC9F0_0; 1 drivers
v00628618_0 .alias "sal1", 7 0, v00628A90_0;
v00628670_0 .alias "sal2", 7 0, v00628AE8_0;
v006286C8_0 .alias "sal3", 7 0, v00628B40_0;
v00628720_0 .alias "sal4", 7 0, v00628B98_0;
v00628778_0 .net "we3", 0 0, v005BCA48_0; 1 drivers
v00628828_0 .net "z", 0 0, L_005E66E8; 1 drivers
S_005BA6C0 .scope module, "microc0" "microc" 3 11, 4 6, S_005BA7D0;
 .timescale 0 0;
L_005E66E8 .functor BUFZ 1, L_005E6678, C4<0>, C4<0>, C4<0>;
v00624F28_0 .net "RD1", 7 0, L_00628E58; 1 drivers
v00624F80_0 .net "RD2", 7 0, L_00628FB8; 1 drivers
v00624FD8_0 .net "WD3", 7 0, L_00629430; 1 drivers
v00625030_0 .alias "clk", 0 0, v00628118_0;
v006274B8_0 .net "datos", 15 0, L_005C39B8; 1 drivers
v00627510_0 .net "e1", 0 0, v00622CC0_0; 1 drivers
v00627568_0 .net "e2", 0 0, v00622D18_0; 1 drivers
v006275C0_0 .net "e3", 0 0, v00622D70_0; 1 drivers
v00627618_0 .net "e4", 0 0, v00622DC8_0; 1 drivers
v00627670_0 .alias "entrada1", 7 0, v00628170_0;
v006276C8_0 .alias "entrada2", 7 0, v006281C8_0;
v00627720_0 .alias "entrada3", 7 0, v00628220_0;
v00627778_0 .alias "entrada4", 7 0, v00628278_0;
v006277D0_0 .alias "op", 2 0, v006282D0_0;
v00627828_0 .alias "opcode", 5 0, v00628328_0;
v00627880_0 .alias "reset", 0 0, v00628380_0;
v006278D8_0 .alias "s_in", 0 0, v006283D8_0;
v00627930_0 .alias "s_inc", 0 0, v00628430_0;
v00627988_0 .alias "s_inm", 0 0, v006284B8_0;
v00627A38_0 .alias "s_inst", 0 0, v00628510_0;
v006279E0_0 .alias "s_out", 0 0, v00628568_0;
v00627A90_0 .alias "s_rel", 0 0, v006285C0_0;
v00627AE8_0 .net "sal_PC", 9 0, v00624C10_0; 1 drivers
v00627B40_0 .net "sal_alu", 7 0, v00624168_0; 1 drivers
v00627B98_0 .net "sal_mux0", 9 0, L_00628BF0; 1 drivers
v00627BF0_0 .net "sal_mux1", 7 0, L_00629170; 1 drivers
v00627C48_0 .net "sal_mux3", 7 0, v005BCFC8_0; 1 drivers
v00627CA0_0 .net "sal_mux4", 9 0, L_00629CB8; 1 drivers
v00627CF8_0 .net "sal_sum0", 9 0, L_00628CA0; 1 drivers
v00627D50_0 .net "sal_wp1", 7 0, v00622110_0; 1 drivers
v00627DA8_0 .net "sal_wp2", 7 0, v005BD390_0; 1 drivers
v00627E00_0 .net "sal_wp3", 7 0, v005BD230_0; 1 drivers
v00627E58_0 .net "sal_wp4", 7 0, v005BD0D0_0; 1 drivers
v00627EB0_0 .alias "salida1", 7 0, v00628A90_0;
v00627F08_0 .alias "salida2", 7 0, v00628AE8_0;
v00627F60_0 .alias "salida3", 7 0, v00628B40_0;
v00627FB8_0 .alias "salida4", 7 0, v00628B98_0;
v00628010_0 .alias "we3", 0 0, v00628778_0;
v00628068_0 .alias "z", 0 0, v00628828_0;
v006280C0_0 .net "zero", 0 0, L_005E6678; 1 drivers
L_00628C48 .part L_005C39B8, 6, 10;
L_00629010 .part L_005C39B8, 4, 4;
L_00629068 .part L_005C39B8, 8, 4;
L_006290C0 .part L_005C39B8, 12, 4;
L_006291C8 .part L_005C39B8, 4, 8;
L_00629220 .part L_005C39B8, 4, 2;
L_00629278 .part L_005C39B8, 8, 8;
L_006292D0 .part L_005C39B8, 8, 8;
L_00629328 .part L_005C39B8, 8, 8;
L_00629380 .part L_005C39B8, 8, 8;
L_006293D8 .part L_005C39B8, 4, 2;
L_00629D10 .part L_005C39B8, 6, 10;
L_00629D68 .part L_005C39B8, 0, 6;
S_005BB1E8 .scope module, "mux0" "mux2" 4 27, 5 62, S_005BA6C0;
 .timescale 0 0;
P_005EF0DC .param/l "WIDTH" 5 62, +C4<01010>;
v00624DC8_0 .net "d0", 9 0, L_00628C48; 1 drivers
v00624E20_0 .alias "d1", 9 0, v00627CF8_0;
v00624E78_0 .alias "s", 0 0, v00628430_0;
v00624ED0_0 .alias "y", 9 0, v00627B98_0;
L_00628BF0 .functor MUXZ 10, L_00628C48, L_00628CA0, v005BC890_0, C4<>;
S_005BB160 .scope module, "sum0" "sum" 4 28, 5 35, S_005BA6C0;
 .timescale 0 0;
v00624CC0_0 .alias "a", 9 0, v00627AE8_0;
v00624D18_0 .alias "b", 9 0, v00627CA0_0;
v00624D70_0 .alias "y", 9 0, v00627CF8_0;
L_00628CA0 .arith/sum 10, v00624C10_0, L_00629CB8;
S_005BAEB8 .scope module, "PC" "registro" 4 29, 5 47, S_005BA6C0;
 .timescale 0 0;
P_005EF09C .param/l "WIDTH" 5 47, +C4<01010>;
v00624B60_0 .alias "clk", 0 0, v00628118_0;
v00624BB8_0 .alias "d", 9 0, v00627B98_0;
v00624C10_0 .var "q", 9 0;
v00624C68_0 .alias "reset", 0 0, v00628380_0;
S_005BAE30 .scope module, "meminstrucciones" "memprog" 4 30, 6 3, S_005BA6C0;
 .timescale 0 0;
L_005C39B8 .functor BUFZ 16, L_00628CF8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v006249A8_0 .net *"_s0", 15 0, L_00628CF8; 1 drivers
v00624A00_0 .alias "a", 9 0, v00627AE8_0;
v00624A58_0 .alias "clk", 0 0, v00628118_0;
v00624AB0 .array "mem", 1023 0, 15 0;
v00624B08_0 .alias "rd", 15 0, v006274B8_0;
L_00628CF8 .array/port v00624AB0, v00624C10_0;
S_005BA9F0 .scope module, "bancoreg" "regfile" 4 31, 5 8, S_005BA6C0;
 .timescale 0 0;
v00624270_0 .net *"_s0", 4 0, L_00628D50; 1 drivers
v006242C8_0 .net *"_s10", 7 0, C4<00000000>; 1 drivers
v00624320_0 .net *"_s14", 4 0, L_00628EB0; 1 drivers
v00624378_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v006243D0_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v00624428_0 .net *"_s20", 0 0, L_00628F08; 1 drivers
v00624480_0 .net *"_s22", 7 0, L_00628F60; 1 drivers
v006244D8_0 .net *"_s24", 7 0, C4<00000000>; 1 drivers
v00624530_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00624588_0 .net *"_s4", 4 0, C4<00000>; 1 drivers
v006245E0_0 .net *"_s6", 0 0, L_00628DA8; 1 drivers
v00624638_0 .net *"_s8", 7 0, L_00628E00; 1 drivers
v00624690_0 .alias "clk", 0 0, v00628118_0;
v006246E8_0 .net "ra1", 3 0, L_00629010; 1 drivers
v00624740_0 .net "ra2", 3 0, L_00629068; 1 drivers
v00624798_0 .alias "rd1", 7 0, v00624F28_0;
v006247F0_0 .alias "rd2", 7 0, v00624F80_0;
v00624848 .array "regb", 15 0, 7 0;
v006248A0_0 .net "wa3", 3 0, L_006290C0; 1 drivers
v00624950_0 .alias "wd3", 7 0, v00624FD8_0;
v006248F8_0 .alias "we3", 0 0, v00628778_0;
E_005EEFF8 .event posedge, v005BC6D8_0;
L_00628D50 .concat [ 4 1 0 0], L_00629010, C4<0>;
L_00628DA8 .cmp/ne 5, L_00628D50, C4<00000>;
L_00628E00 .array/port v00624848, L_00629010;
L_00628E58 .functor MUXZ 8, C4<00000000>, L_00628E00, L_00628DA8, C4<>;
L_00628EB0 .concat [ 4 1 0 0], L_00629068, C4<0>;
L_00628F08 .cmp/ne 5, L_00628EB0, C4<00000>;
L_00628F60 .array/port v00624848, L_00629068;
L_00628FB8 .functor MUXZ 8, C4<00000000>, L_00628F60, L_00628F08, C4<>;
S_005BA858 .scope module, "alu0" "alu" 4 32, 7 1, S_005BA6C0;
 .timescale 0 0;
L_005E6678 .functor NOT 1, L_00629118, C4<0>, C4<0>, C4<0>;
v00622FD8_0 .net *"_s3", 0 0, L_00629118; 1 drivers
v00623030_0 .alias "a", 7 0, v00624F28_0;
v006240B8_0 .alias "b", 7 0, v00624F80_0;
v00624110_0 .alias "op", 2 0, v006282D0_0;
v00624168_0 .var "s", 7 0;
v006241C0_0 .alias "y", 7 0, v00627B40_0;
v00624218_0 .alias "zero", 0 0, v006280C0_0;
E_005EEF98 .event edge, v005BC788_0, v00622218_0, v00623030_0;
L_00629118 .reduce/or v00624168_0;
S_005BA968 .scope module, "mux1" "mux2" 4 33, 5 62, S_005BA6C0;
 .timescale 0 0;
P_005EEEFC .param/l "WIDTH" 5 62, +C4<01000>;
v00622E78_0 .alias "d0", 7 0, v00627B40_0;
v00622ED0_0 .net "d1", 7 0, L_006291C8; 1 drivers
v00622F28_0 .alias "s", 0 0, v006284B8_0;
v00622F80_0 .alias "y", 7 0, v00627BF0_0;
L_00629170 .functor MUXZ 8, v00624168_0, L_006291C8, v005BC8E8_0, C4<>;
S_005BA280 .scope module, "decod0" "decoder" 4 35, 5 71, S_005BA6C0;
 .timescale 0 0;
v00622CC0_0 .var "e0", 0 0;
v00622D18_0 .var "e1", 0 0;
v00622D70_0 .var "e2", 0 0;
v00622DC8_0 .var "e3", 0 0;
v00622E20_0 .net "in", 1 0, L_00629220; 1 drivers
E_005B8E20 .event edge, v00622E20_0;
S_005BA638 .scope module, "rd1" "read_reg" 4 37, 5 125, S_005BA6C0;
 .timescale 0 0;
P_005B8FA4 .param/l "WIDTH" 5 125, +C4<01000>;
v00622A00_0 .alias "clk", 0 0, v00628118_0;
v00622A58_0 .alias "d0", 7 0, v00624F80_0;
v00622AB0_0 .net "d1", 7 0, L_00629278; 1 drivers
v00622B08_0 .alias "enable", 0 0, v00627510_0;
v00622B60_0 .var "q", 7 0;
v00622BB8_0 .alias "reset", 0 0, v00628380_0;
v00622C10_0 .alias "s_inst", 0 0, v00628510_0;
v00622C68_0 .alias "s_out", 0 0, v00628568_0;
S_005BAB00 .scope module, "rd2" "read_reg" 4 38, 5 125, S_005BA6C0;
 .timescale 0 0;
P_005B8B24 .param/l "WIDTH" 5 125, +C4<01000>;
v00622740_0 .alias "clk", 0 0, v00628118_0;
v00622798_0 .alias "d0", 7 0, v00624F80_0;
v006227F0_0 .net "d1", 7 0, L_006292D0; 1 drivers
v00622848_0 .alias "enable", 0 0, v00627568_0;
v006228A0_0 .var "q", 7 0;
v006228F8_0 .alias "reset", 0 0, v00628380_0;
v00622950_0 .alias "s_inst", 0 0, v00628510_0;
v006229A8_0 .alias "s_out", 0 0, v00628568_0;
S_005BAB88 .scope module, "rd3" "read_reg" 4 39, 5 125, S_005BA6C0;
 .timescale 0 0;
P_005B8FC4 .param/l "WIDTH" 5 125, +C4<01000>;
v00622480_0 .alias "clk", 0 0, v00628118_0;
v006224D8_0 .alias "d0", 7 0, v00624F80_0;
v00622530_0 .net "d1", 7 0, L_00629328; 1 drivers
v00622588_0 .alias "enable", 0 0, v006275C0_0;
v006225E0_0 .var "q", 7 0;
v00622638_0 .alias "reset", 0 0, v00628380_0;
v00622690_0 .alias "s_inst", 0 0, v00628510_0;
v006226E8_0 .alias "s_out", 0 0, v00628568_0;
S_005BAC10 .scope module, "rd4" "read_reg" 4 40, 5 125, S_005BA6C0;
 .timescale 0 0;
P_005B8B04 .param/l "WIDTH" 5 125, +C4<01000>;
v006221C0_0 .alias "clk", 0 0, v00628118_0;
v00622218_0 .alias "d0", 7 0, v00624F80_0;
v00622270_0 .net "d1", 7 0, L_00629380; 1 drivers
v006222C8_0 .alias "enable", 0 0, v00627618_0;
v00622320_0 .var "q", 7 0;
v00622378_0 .alias "reset", 0 0, v00628380_0;
v006223D0_0 .alias "s_inst", 0 0, v00628510_0;
v00622428_0 .alias "s_out", 0 0, v00628568_0;
S_005BAC98 .scope module, "wp1" "registro" 4 42, 5 47, S_005BA6C0;
 .timescale 0 0;
P_005B8D64 .param/l "WIDTH" 5 47, +C4<01000>;
v005BD440_0 .alias "clk", 0 0, v00628118_0;
v006220B8_0 .alias "d", 7 0, v00628170_0;
v00622110_0 .var "q", 7 0;
v00622168_0 .alias "reset", 0 0, v00628380_0;
S_005BAD20 .scope module, "wp2" "registro" 4 43, 5 47, S_005BA6C0;
 .timescale 0 0;
P_005B8784 .param/l "WIDTH" 5 47, +C4<01000>;
v005BD2E0_0 .alias "clk", 0 0, v00628118_0;
v005BD338_0 .alias "d", 7 0, v006281C8_0;
v005BD390_0 .var "q", 7 0;
v005BD3E8_0 .alias "reset", 0 0, v00628380_0;
S_005BADA8 .scope module, "wp3" "registro" 4 44, 5 47, S_005BA6C0;
 .timescale 0 0;
P_005B88A4 .param/l "WIDTH" 5 47, +C4<01000>;
v005BD180_0 .alias "clk", 0 0, v00628118_0;
v005BD1D8_0 .alias "d", 7 0, v00628220_0;
v005BD230_0 .var "q", 7 0;
v005BD288_0 .alias "reset", 0 0, v00628380_0;
S_005BAF40 .scope module, "wp4" "registro" 4 45, 5 47, S_005BA6C0;
 .timescale 0 0;
P_005B8744 .param/l "WIDTH" 5 47, +C4<01000>;
v005BD020_0 .alias "clk", 0 0, v00628118_0;
v005BD078_0 .alias "d", 7 0, v00628278_0;
v005BD0D0_0 .var "q", 7 0;
v005BD128_0 .alias "reset", 0 0, v00628380_0;
E_005B86E0 .event posedge, v005BC7E0_0, v005BC6D8_0;
S_005BAFC8 .scope module, "mux3" "mux4" 4 47, 5 143, S_005BA6C0;
 .timescale 0 0;
P_005B8E44 .param/l "WIDTH" 5 143, +C4<01000>;
v005BCE10_0 .alias "d0", 7 0, v00627D50_0;
v005BCE68_0 .alias "d1", 7 0, v00627DA8_0;
v005BCEC0_0 .alias "d2", 7 0, v00627E00_0;
v005BCF18_0 .alias "d3", 7 0, v00627E58_0;
v005BCF70_0 .net "s", 1 0, L_006293D8; 1 drivers
v005BCFC8_0 .var "y", 7 0;
E_005B8E80/0 .event edge, v005BCF70_0, v005BCE10_0, v005BCE68_0, v005BCEC0_0;
E_005B8E80/1 .event edge, v005BCF18_0;
E_005B8E80 .event/or E_005B8E80/0, E_005B8E80/1;
S_005BB050 .scope module, "mux2" "mux2" 4 49, 5 62, S_005BA6C0;
 .timescale 0 0;
P_005B8E64 .param/l "WIDTH" 5 62, +C4<01000>;
v005BCCB0_0 .alias "d0", 7 0, v00627BF0_0;
v005BCD08_0 .alias "d1", 7 0, v00627C48_0;
v005BCD60_0 .alias "s", 0 0, v006283D8_0;
v005BCDB8_0 .alias "y", 7 0, v00624FD8_0;
L_00629430 .functor MUXZ 8, L_00629170, v005BCFC8_0, v005BC838_0, C4<>;
S_005BB0D8 .scope module, "mux4" "mux2" 4 51, 5 62, S_005BA6C0;
 .timescale 0 0;
P_005B9204 .param/l "WIDTH" 5 62, +C4<01010>;
v005BCB50_0 .net "d0", 9 0, C4<0000000001>; 1 drivers
v005BCBA8_0 .net "d1", 9 0, L_00629D10; 1 drivers
v005BCC00_0 .alias "s", 0 0, v006285C0_0;
v005BCC58_0 .alias "y", 9 0, v00627CA0_0;
L_00629CB8 .functor MUXZ 10, C4<0000000001>, L_00629D10, v005BC9F0_0, C4<>;
S_005BA748 .scope module, "uc0" "uc" 3 12, 8 4, S_005BA7D0;
 .timescale 0 0;
v005BC6D8_0 .alias "clk", 0 0, v00628118_0;
v005BC730_0 .alias "datos", 5 0, v00628328_0;
v005BC788_0 .var "op", 2 0;
v005BC7E0_0 .alias "reset", 0 0, v00628380_0;
v005BC838_0 .var "s_in", 0 0;
v005BC890_0 .var "s_inc", 0 0;
v005BC8E8_0 .var "s_inm", 0 0;
v005BC940_0 .var "s_inst", 0 0;
v005BC998_0 .var "s_out", 0 0;
v005BC9F0_0 .var "s_rel", 0 0;
v005BCA48_0 .var "we3", 0 0;
v005BCAA0_0 .var "ze", 0 0;
v005BCAF8_0 .alias "zero", 0 0, v00628828_0;
E_005B8800 .event edge, v005BC730_0, v005BCAA0_0;
E_005B8820 .event edge, v005BCAF8_0;
    .scope S_005BAEB8;
T_0 ;
    %wait E_005B86E0;
    %load/v 8, v00624C68_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v00624C10_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00624BB8_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00624C10_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_005BAE30;
T_1 ;
    %vpi_call 6 9 "$readmemb", "progfile.dat", v00624AB0;
    %end;
    .thread T_1;
    .scope S_005BA9F0;
T_2 ;
    %wait E_005EEFF8;
    %load/v 8, v006248F8_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v00624950_0, 8;
    %ix/getv 3, v006248A0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00624848, 0, 8;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005BA858;
T_3 ;
    %wait E_005EEF98;
    %load/v 8, v00624110_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.7, 6;
    %set/v v00624168_0, 2, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/v 8, v00623030_0, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/v 8, v00623030_0, 8;
    %inv 8, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/v 8, v00623030_0, 8;
    %load/v 16, v006240B8_0, 8;
    %add 8, 16, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/v 8, v00623030_0, 8;
    %load/v 16, v006240B8_0, 8;
    %sub 8, 16, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/v 8, v00623030_0, 8;
    %load/v 16, v006240B8_0, 8;
    %and 8, 16, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/v 8, v00623030_0, 8;
    %load/v 16, v006240B8_0, 8;
    %or 8, 16, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/v 8, v00623030_0, 8;
    %inv 8, 8;
    %addi 8, 1, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/v 8, v00623030_0, 8;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 8;
    %set/v v00624168_0, 8, 8;
    %jmp T_3.9;
T_3.9 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_005BA280;
T_4 ;
    %wait E_005B8E20;
    %load/v 8, v00622E20_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.3, 6;
    %set/v v00622CC0_0, 0, 1;
    %set/v v00622D18_0, 0, 1;
    %set/v v00622D70_0, 0, 1;
    %set/v v00622DC8_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %set/v v00622CC0_0, 1, 1;
    %set/v v00622D18_0, 0, 1;
    %set/v v00622D70_0, 0, 1;
    %set/v v00622DC8_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %set/v v00622CC0_0, 0, 1;
    %set/v v00622D18_0, 1, 1;
    %set/v v00622D70_0, 0, 1;
    %set/v v00622DC8_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %set/v v00622CC0_0, 0, 1;
    %set/v v00622D18_0, 0, 1;
    %set/v v00622D70_0, 1, 1;
    %set/v v00622DC8_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %set/v v00622CC0_0, 0, 1;
    %set/v v00622D18_0, 0, 1;
    %set/v v00622D70_0, 0, 1;
    %set/v v00622DC8_0, 1, 1;
    %jmp T_4.5;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_005BA638;
T_5 ;
    %wait E_005B86E0;
    %load/v 8, v00622BB8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622B60_0, 0, 0;
T_5.0 ;
    %load/v 8, v00622B08_0, 1;
    %load/v 9, v00622C68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v00622A58_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622B60_0, 0, 8;
T_5.2 ;
    %load/v 8, v00622B08_0, 1;
    %load/v 9, v00622C10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00622AB0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622B60_0, 0, 8;
T_5.4 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005BAB00;
T_6 ;
    %wait E_005B86E0;
    %load/v 8, v006228F8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006228A0_0, 0, 0;
T_6.0 ;
    %load/v 8, v00622848_0, 1;
    %load/v 9, v006229A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v00622798_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006228A0_0, 0, 8;
T_6.2 ;
    %load/v 8, v00622848_0, 1;
    %load/v 9, v00622950_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v006227F0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006228A0_0, 0, 8;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005BAB88;
T_7 ;
    %wait E_005B86E0;
    %load/v 8, v00622638_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006225E0_0, 0, 0;
T_7.0 ;
    %load/v 8, v00622588_0, 1;
    %load/v 9, v006226E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v006224D8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006225E0_0, 0, 8;
T_7.2 ;
    %load/v 8, v00622588_0, 1;
    %load/v 9, v00622690_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00622530_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006225E0_0, 0, 8;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005BAC10;
T_8 ;
    %wait E_005B86E0;
    %load/v 8, v00622378_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622320_0, 0, 0;
T_8.0 ;
    %load/v 8, v006222C8_0, 1;
    %load/v 9, v00622428_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v00622218_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622320_0, 0, 8;
T_8.2 ;
    %load/v 8, v006222C8_0, 1;
    %load/v 9, v006223D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v00622270_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622320_0, 0, 8;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005BAC98;
T_9 ;
    %wait E_005B86E0;
    %load/v 8, v00622168_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622110_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v006220B8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00622110_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005BAD20;
T_10 ;
    %wait E_005B86E0;
    %load/v 8, v005BD3E8_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD390_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005BD338_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD390_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005BADA8;
T_11 ;
    %wait E_005B86E0;
    %load/v 8, v005BD288_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD230_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005BD1D8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD230_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005BAF40;
T_12 ;
    %wait E_005B86E0;
    %load/v 8, v005BD128_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD0D0_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005BD078_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BD0D0_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005BAFC8;
T_13 ;
    %wait E_005B8E80;
    %load/v 8, v005BCF70_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %load/v 8, v005BCE10_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BCFC8_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005BCF70_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_13.2, 4;
    %load/v 8, v005BCE68_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BCFC8_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005BCF70_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_13.4, 4;
    %load/v 8, v005BCEC0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BCFC8_0, 0, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v005BCF18_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v005BCFC8_0, 0, 8;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_005BA748;
T_14 ;
    %wait E_005B8820;
    %load/v 8, v005BCAF8_0, 1;
    %load/v 9, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=9 wid=4 in lookaside.
    %cmpi/u 9, 1, 4;
    %mov 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 2, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 3, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 4, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 5, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 6, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 7, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 8, 4;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %cassign/v v005BCAA0_0, 1, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v005BCAF8_0, 1;
    %inv 8, 1;
    %load/v 9, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=9 wid=4 in lookaside.
    %cmpi/u 9, 1, 4;
    %mov 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 2, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 3, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 4, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 5, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 6, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 7, 4;
    %or 9, 4, 1;
    %load/v 10, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=10 wid=4 in lookaside.
    %cmpi/u 10, 8, 4;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.2, 8;
    %cassign/v v005BCAA0_0, 0, 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_005BA748;
T_15 ;
    %wait E_005B8800;
    %load/v 8, v005BC730_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_15.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_15.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_15.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_15.10, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_15.11, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_15.12, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_15.13, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_15.14, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_15.15, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.10 ;
    %load/v 8, v005BCAA0_0, 1;
    %jmp/0xz  T_15.18, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.19;
T_15.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
T_15.19 ;
    %jmp T_15.17;
T_15.11 ;
    %load/v 8, v005BCAA0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.21;
T_15.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
T_15.21 ;
    %jmp T_15.17;
T_15.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.17;
T_15.15 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.22, 4;
    %load/x1p 8, v005BC730_0, 2;
    %jmp T_15.23;
T_15.22 ;
    %mov 8, 2, 2;
T_15.23 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_15.24, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_15.25, 6;
    %jmp T_15.26;
T_15.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 0;
    %jmp T_15.26;
T_15.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005BCA48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC8E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v005BC788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC838_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005BC9F0_0, 0, 1;
    %jmp T_15.26;
T_15.26 ;
    %jmp T_15.17;
T_15.17 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_005BAA78;
T_16 ;
    %set/v v006287D0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_005BAA78;
T_17 ;
    %load/v 8, v006287D0_0, 1;
    %inv 8, 1;
    %set/v v006287D0_0, 8, 1;
    %delay 4000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_005BAA78;
T_18 ;
    %set/v v00628A38_0, 1, 1;
    %delay 1000, 0;
    %set/v v00628A38_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_005BAA78;
T_19 ;
    %vpi_call 2 44 "$monitor", "TIEMPO=%0d RESET=%b SAL1=%b SAL2=%b SAL3=%b SAL4=%b", $time, v00628A38_0, v00628A90_0, v00628AE8_0, v00628B40_0, v00628B98_0;
    %vpi_call 2 45 "$dumpfile", "cpu_tb.vcd";
    %vpi_call 2 46 "$dumpvars";
    %movi 8, 208, 8;
    %set/v v006288D8_0, 8, 8;
    %delay 90000000, 0;
    %vpi_call 2 49 "$finish";
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "./microc.v";
    "./componentes.v";
    "./memprog.v";
    "./alu.v";
    "./uc.v";
