// Seed: 2572559115
module module_0 (
    input wor id_0
);
  wire id_2, id_3, id_4, id_5, id_6, \id_7 , id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  wire id_15 = (id_5);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    output supply0 id_9,
    input supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply0 id_13
);
  parameter id_15 = 1;
  parameter id_16 = id_15;
  module_0 modCall_1 (id_6);
  id_17 :
  assert property (@(posedge -1 or posedge id_16) id_5)
  else;
endmodule
