<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-dsc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-dsc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-dsc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *		      http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2440/S3C2412 Signal Drive Strength Control</span>
<span class="cm">*/</span>


<span class="cp">#ifndef __ASM_ARCH_REGS_DSC_H</span>
<span class="cp">#define __ASM_ARCH_REGS_DSC_H &quot;2440-dsc&quot;</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2412)</span>
<span class="cp">#define S3C2412_DSC0	   S3C2410_GPIOREG(0xdc)</span>
<span class="cp">#define S3C2412_DSC1	   S3C2410_GPIOREG(0xe0)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_S3C2416)</span>
<span class="cp">#define S3C2416_DSC0	   S3C2410_GPIOREG(0xc0)</span>
<span class="cp">#define S3C2416_DSC1	   S3C2410_GPIOREG(0xc4)</span>
<span class="cp">#define S3C2416_DSC2	   S3C2410_GPIOREG(0xc8)</span>
<span class="cp">#define S3C2416_DSC3	   S3C2410_GPIOREG(0x110)</span>

<span class="cp">#define S3C2416_SELECT_DSC0	(0 &lt;&lt; 30)</span>
<span class="cp">#define S3C2416_SELECT_DSC1	(1 &lt;&lt; 30)</span>
<span class="cp">#define S3C2416_SELECT_DSC2	(2 &lt;&lt; 30)</span>
<span class="cp">#define S3C2416_SELECT_DSC3	(3 &lt;&lt; 30)</span>

<span class="cp">#define S3C2416_DSC_GETSHIFT(x)	(x &amp; 30)</span>

<span class="cp">#define S3C2416_DSC0_CF		(S3C2416_SELECT_DSC0 | 28)</span>
<span class="cp">#define	S3C2416_DSC0_CF_5mA	(0 &lt;&lt; 28)</span>
<span class="cp">#define	S3C2416_DSC0_CF_10mA	(1 &lt;&lt; 28)</span>
<span class="cp">#define	S3C2416_DSC0_CF_15mA	(2 &lt;&lt; 28)</span>
<span class="cp">#define	S3C2416_DSC0_CF_21mA	(3 &lt;&lt; 28)</span>
<span class="cp">#define	S3C2416_DSC0_CF_MASK	(3 &lt;&lt; 28)</span>

<span class="cp">#define S3C2416_DSC0_nRBE	(S3C2416_SELECT_DSC0 | 26)</span>
<span class="cp">#define	S3C2416_DSC0_nRBE_5mA	(0 &lt;&lt; 26)</span>
<span class="cp">#define	S3C2416_DSC0_nRBE_10mA	(1 &lt;&lt; 26)</span>
<span class="cp">#define	S3C2416_DSC0_nRBE_15mA	(2 &lt;&lt; 26)</span>
<span class="cp">#define	S3C2416_DSC0_nRBE_21mA	(3 &lt;&lt; 26)</span>
<span class="cp">#define	S3C2416_DSC0_nRBE_MASK	(3 &lt;&lt; 26)</span>

<span class="cp">#define S3C2416_DSC0_nROE	(S3C2416_SELECT_DSC0 | 24)</span>
<span class="cp">#define	S3C2416_DSC0_nROE_5mA	(0 &lt;&lt; 24)</span>
<span class="cp">#define	S3C2416_DSC0_nROE_10mA	(1 &lt;&lt; 24)</span>
<span class="cp">#define	S3C2416_DSC0_nROE_15mA	(2 &lt;&lt; 24)</span>
<span class="cp">#define	S3C2416_DSC0_nROE_21mA	(3 &lt;&lt; 24)</span>
<span class="cp">#define	S3C2416_DSC0_nROE_MASK	(3 &lt;&lt; 24)</span>

<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_S3C244X)</span>

<span class="cp">#define S3C2440_DSC0	   S3C2410_GPIOREG(0xc4)</span>
<span class="cp">#define S3C2440_DSC1	   S3C2410_GPIOREG(0xc8)</span>

<span class="cp">#define S3C2440_SELECT_DSC0 (0)</span>
<span class="cp">#define S3C2440_SELECT_DSC1 (1&lt;&lt;31)</span>

<span class="cp">#define S3C2440_DSC_GETSHIFT(x) ((x) &amp; 31)</span>

<span class="cp">#define S3C2440_DSC0_DISABLE	(1&lt;&lt;31)</span>

<span class="cp">#define S3C2440_DSC0_ADDR       (S3C2440_SELECT_DSC0 | 8)</span>
<span class="cp">#define S3C2440_DSC0_ADDR_12mA  (0&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC0_ADDR_10mA  (1&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC0_ADDR_8mA   (2&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC0_ADDR_6mA   (3&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC0_ADDR_MASK  (3&lt;&lt;8)</span>

<span class="cm">/* D24..D31 */</span>
<span class="cp">#define S3C2440_DSC0_DATA3      (S3C2440_SELECT_DSC0 | 6)</span>
<span class="cp">#define S3C2440_DSC0_DATA3_12mA (0&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC0_DATA3_10mA (1&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC0_DATA3_8mA  (2&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC0_DATA3_6mA  (3&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC0_DATA3_MASK (3&lt;&lt;6)</span>

<span class="cm">/* D16..D23 */</span>
<span class="cp">#define S3C2440_DSC0_DATA2      (S3C2440_SELECT_DSC0 | 4)</span>
<span class="cp">#define S3C2440_DSC0_DATA2_12mA (0&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC0_DATA2_10mA (1&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC0_DATA2_8mA  (2&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC0_DATA2_6mA  (3&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC0_DATA2_MASK (3&lt;&lt;4)</span>

<span class="cm">/* D8..D15 */</span>
<span class="cp">#define S3C2440_DSC0_DATA1      (S3C2440_SELECT_DSC0 | 2)</span>
<span class="cp">#define S3C2440_DSC0_DATA1_12mA (0&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC0_DATA1_10mA (1&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC0_DATA1_8mA  (2&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC0_DATA1_6mA  (3&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC0_DATA1_MASK (3&lt;&lt;2)</span>

<span class="cm">/* D0..D7 */</span>
<span class="cp">#define S3C2440_DSC0_DATA0      (S3C2440_SELECT_DSC0 | 0)</span>
<span class="cp">#define S3C2440_DSC0_DATA0_12mA (0&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC0_DATA0_10mA (1&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC0_DATA0_8mA  (2&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC0_DATA0_6mA  (3&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC0_DATA0_MASK (3&lt;&lt;0)</span>

<span class="cp">#define S3C2440_DSC1_SCK1       (S3C2440_SELECT_DSC1 | 28)</span>
<span class="cp">#define S3C2440_DSC1_SCK1_12mA  (0&lt;&lt;28)</span>
<span class="cp">#define S3C2440_DSC1_SCK1_10mA  (1&lt;&lt;28)</span>
<span class="cp">#define S3C2440_DSC1_SCK1_8mA   (2&lt;&lt;28)</span>
<span class="cp">#define S3C2440_DSC1_SCK1_6mA   (3&lt;&lt;28)</span>
<span class="cp">#define S3C2440_DSC1_SCK1_MASK  (3&lt;&lt;28)</span>

<span class="cp">#define S3C2440_DSC1_SCK0       (S3C2440_SELECT_DSC1 | 26)</span>
<span class="cp">#define S3C2440_DSC1_SCK0_12mA  (0&lt;&lt;26)</span>
<span class="cp">#define S3C2440_DSC1_SCK0_10mA  (1&lt;&lt;26)</span>
<span class="cp">#define S3C2440_DSC1_SCK0_8mA   (2&lt;&lt;26)</span>
<span class="cp">#define S3C2440_DSC1_SCK0_6mA   (3&lt;&lt;26)</span>
<span class="cp">#define S3C2440_DSC1_SCK0_MASK  (3&lt;&lt;26)</span>

<span class="cp">#define S3C2440_DSC1_SCKE       (S3C2440_SELECT_DSC1 | 24)</span>
<span class="cp">#define S3C2440_DSC1_SCKE_10mA  (0&lt;&lt;24)</span>
<span class="cp">#define S3C2440_DSC1_SCKE_8mA   (1&lt;&lt;24)</span>
<span class="cp">#define S3C2440_DSC1_SCKE_6mA   (2&lt;&lt;24)</span>
<span class="cp">#define S3C2440_DSC1_SCKE_4mA   (3&lt;&lt;24)</span>
<span class="cp">#define S3C2440_DSC1_SCKE_MASK  (3&lt;&lt;24)</span>

<span class="cm">/* SDRAM nRAS/nCAS */</span>
<span class="cp">#define S3C2440_DSC1_SDR        (S3C2440_SELECT_DSC1 | 22)</span>
<span class="cp">#define S3C2440_DSC1_SDR_10mA   (0&lt;&lt;22)</span>
<span class="cp">#define S3C2440_DSC1_SDR_8mA    (1&lt;&lt;22)</span>
<span class="cp">#define S3C2440_DSC1_SDR_6mA    (2&lt;&lt;22)</span>
<span class="cp">#define S3C2440_DSC1_SDR_4mA    (3&lt;&lt;22)</span>
<span class="cp">#define S3C2440_DSC1_SDR_MASK   (3&lt;&lt;22)</span>

<span class="cm">/* NAND Flash Controller */</span>
<span class="cp">#define S3C2440_DSC1_NFC        (S3C2440_SELECT_DSC1 | 20)</span>
<span class="cp">#define S3C2440_DSC1_NFC_10mA   (0&lt;&lt;20)</span>
<span class="cp">#define S3C2440_DSC1_NFC_8mA    (1&lt;&lt;20)</span>
<span class="cp">#define S3C2440_DSC1_NFC_6mA    (2&lt;&lt;20)</span>
<span class="cp">#define S3C2440_DSC1_NFC_4mA    (3&lt;&lt;20)</span>
<span class="cp">#define S3C2440_DSC1_NFC_MASK   (3&lt;&lt;20)</span>

<span class="cm">/* nBE[0..3] */</span>
<span class="cp">#define S3C2440_DSC1_nBE        (S3C2440_SELECT_DSC1 | 18)</span>
<span class="cp">#define S3C2440_DSC1_nBE_10mA   (0&lt;&lt;18)</span>
<span class="cp">#define S3C2440_DSC1_nBE_8mA    (1&lt;&lt;18)</span>
<span class="cp">#define S3C2440_DSC1_nBE_6mA    (2&lt;&lt;18)</span>
<span class="cp">#define S3C2440_DSC1_nBE_4mA    (3&lt;&lt;18)</span>
<span class="cp">#define S3C2440_DSC1_nBE_MASK   (3&lt;&lt;18)</span>

<span class="cp">#define S3C2440_DSC1_WOE        (S3C2440_SELECT_DSC1 | 16)</span>
<span class="cp">#define S3C2440_DSC1_WOE_10mA   (0&lt;&lt;16)</span>
<span class="cp">#define S3C2440_DSC1_WOE_8mA    (1&lt;&lt;16)</span>
<span class="cp">#define S3C2440_DSC1_WOE_6mA    (2&lt;&lt;16)</span>
<span class="cp">#define S3C2440_DSC1_WOE_4mA    (3&lt;&lt;16)</span>
<span class="cp">#define S3C2440_DSC1_WOE_MASK   (3&lt;&lt;16)</span>

<span class="cp">#define S3C2440_DSC1_CS7        (S3C2440_SELECT_DSC1 | 14)</span>
<span class="cp">#define S3C2440_DSC1_CS7_10mA   (0&lt;&lt;14)</span>
<span class="cp">#define S3C2440_DSC1_CS7_8mA    (1&lt;&lt;14)</span>
<span class="cp">#define S3C2440_DSC1_CS7_6mA    (2&lt;&lt;14)</span>
<span class="cp">#define S3C2440_DSC1_CS7_4mA    (3&lt;&lt;14)</span>
<span class="cp">#define S3C2440_DSC1_CS7_MASK   (3&lt;&lt;14)</span>

<span class="cp">#define S3C2440_DSC1_CS6        (S3C2440_SELECT_DSC1 | 12)</span>
<span class="cp">#define S3C2440_DSC1_CS6_10mA   (0&lt;&lt;12)</span>
<span class="cp">#define S3C2440_DSC1_CS6_8mA    (1&lt;&lt;12)</span>
<span class="cp">#define S3C2440_DSC1_CS6_6mA    (2&lt;&lt;12)</span>
<span class="cp">#define S3C2440_DSC1_CS6_4mA    (3&lt;&lt;12)</span>
<span class="cp">#define S3C2440_DSC1_CS6_MASK   (3&lt;&lt;12)</span>

<span class="cp">#define S3C2440_DSC1_CS5        (S3C2440_SELECT_DSC1 | 10)</span>
<span class="cp">#define S3C2440_DSC1_CS5_10mA   (0&lt;&lt;10)</span>
<span class="cp">#define S3C2440_DSC1_CS5_8mA    (1&lt;&lt;10)</span>
<span class="cp">#define S3C2440_DSC1_CS5_6mA    (2&lt;&lt;10)</span>
<span class="cp">#define S3C2440_DSC1_CS5_4mA    (3&lt;&lt;10)</span>
<span class="cp">#define S3C2440_DSC1_CS5_MASK   (3&lt;&lt;10)</span>

<span class="cp">#define S3C2440_DSC1_CS4        (S3C2440_SELECT_DSC1 | 8)</span>
<span class="cp">#define S3C2440_DSC1_CS4_10mA   (0&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC1_CS4_8mA    (1&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC1_CS4_6mA    (2&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC1_CS4_4mA    (3&lt;&lt;8)</span>
<span class="cp">#define S3C2440_DSC1_CS4_MASK   (3&lt;&lt;8)</span>

<span class="cp">#define S3C2440_DSC1_CS3        (S3C2440_SELECT_DSC1 | 6)</span>
<span class="cp">#define S3C2440_DSC1_CS3_10mA   (0&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC1_CS3_8mA    (1&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC1_CS3_6mA    (2&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC1_CS3_4mA    (3&lt;&lt;6)</span>
<span class="cp">#define S3C2440_DSC1_CS3_MASK   (3&lt;&lt;6)</span>

<span class="cp">#define S3C2440_DSC1_CS2        (S3C2440_SELECT_DSC1 | 4)</span>
<span class="cp">#define S3C2440_DSC1_CS2_10mA   (0&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC1_CS2_8mA    (1&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC1_CS2_6mA    (2&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC1_CS2_4mA    (3&lt;&lt;4)</span>
<span class="cp">#define S3C2440_DSC1_CS2_MASK   (3&lt;&lt;4)</span>

<span class="cp">#define S3C2440_DSC1_CS1        (S3C2440_SELECT_DSC1 | 2)</span>
<span class="cp">#define S3C2440_DSC1_CS1_10mA   (0&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC1_CS1_8mA    (1&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC1_CS1_6mA    (2&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC1_CS1_4mA    (3&lt;&lt;2)</span>
<span class="cp">#define S3C2440_DSC1_CS1_MASK   (3&lt;&lt;2)</span>

<span class="cp">#define S3C2440_DSC1_CS0        (S3C2440_SELECT_DSC1 | 0)</span>
<span class="cp">#define S3C2440_DSC1_CS0_10mA   (0&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC1_CS0_8mA    (1&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC1_CS0_6mA    (2&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC1_CS0_4mA    (3&lt;&lt;0)</span>
<span class="cp">#define S3C2440_DSC1_CS0_MASK   (3&lt;&lt;0)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_S3C2440 */</span><span class="cp"></span>

<span class="cp">#endif	</span><span class="cm">/* __ASM_ARCH_REGS_DSC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
