// Seed: 1925869562
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  always @(posedge (id_1)) begin
    if (1) id_2 <= id_1;
    else begin
      SystemTFIdentifier(1, 'h0);
      id_2 <= 1 + id_1;
    end
  end
  tri1 id_3;
  assign id_3[1] = id_3;
endmodule
