

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_8u_1u_s'
================================================================
* Date:           Wed Mar 26 22:52:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_2_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1_fu_104  |Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1  |       19|       19|  0.380 us|  0.380 us|   17|   17|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        ?|        ?|    9 ~ 28|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 17 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 18 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps"   --->   Operation 19 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 20 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 0, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 24 'store' 'store_ln184' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 25 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rep_1 = load i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 26 'load' 'rep_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln187 = icmp_eq  i32 %rep_1, i32 %numReps_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 27 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %while.body, void %while.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 28 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %rep_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 29 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 30 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln189 = icmp_eq  i4 %empty, i4 %trunc_ln184" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:189]   --->   Operation 31 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %rep_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 32 'zext' 'zext_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.52ns)   --->   "%out_1 = add i64 %zext_ln191, i64 %out_read" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 33 'add' 'out_1' <Predicate = (!icmp_ln187)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:189]   --->   Operation 34 'br' 'br_ln189' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%rep_4 = add i32 %rep_1, i32 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:196]   --->   Operation 35 'add' 'rep_4' <Predicate = (!icmp_ln187 & !icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_4, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 36 'store' 'store_ln184' <Predicate = (!icmp_ln187 & !icmp_ln189)> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_1, i32 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 37 'add' 'rep_3' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_3, i32 %rep" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:184]   --->   Operation 38 'store' 'store_ln184' <Predicate = (!icmp_ln187 & icmp_ln189)> <Delay = 1.70>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:199]   --->   Operation 39 'ret' 'ret_ln199' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 40 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:155->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 40 'read' 'in0_V_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %out_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 41 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (14.6ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr_1, i64 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 42 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 43 [1/1] (14.6ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr_1, i8 %in0_V_read, i1 1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 43 'write' 'write_ln156' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 44 [5/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 44 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 45 [4/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 45 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 46 [3/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 46 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 47 [2/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 47 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 48 [1/5] (14.6ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:156->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:195]   --->   Operation 48 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 14.6>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_1" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (14.6ns)   --->   "%empty_17 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 16" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:153->/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 51 'writereq' 'empty_17' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 3> <Delay = 0.51>
ST_11 : Operation 52 [2/2] (0.51ns)   --->   "%call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 52 'call' 'call_ln191' <Predicate = true> <Delay = 0.51> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln191 = call void @Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1, i8 %gmem, i64 %out_1, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:191]   --->   Operation 53 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 5> <Delay = 14.6>
ST_13 : Operation 54 [5/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 54 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 6> <Delay = 14.6>
ST_14 : Operation 55 [4/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 55 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 7> <Delay = 14.6>
ST_15 : Operation 56 [3/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 56 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 8> <Delay = 14.6>
ST_16 : Operation 57 [2/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 57 'writeresp' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 9> <Delay = 14.6>
ST_17 : Operation 58 [1/5] (14.6ns)   --->   "%empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:192]   --->   Operation 58 'writeresp' 'empty_18' <Predicate = (icmp_ln189)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln193 = br void %if.end" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:193]   --->   Operation 59 'br' 'br_ln193' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [/home/emre/Documents/finn/deps/finn-hlslib/dma.h:187]   --->   Operation 60 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                (alloca       ) [ 011111111111111111]
numReps_read       (read         ) [ 001111111111111111]
out_read           (read         ) [ 001111111111111111]
empty              (trunc        ) [ 001111111111111111]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
store_ln184        (store        ) [ 000000000000000000]
br_ln187           (br           ) [ 000000000000000000]
rep_1              (load         ) [ 000000000000000000]
icmp_ln187         (icmp         ) [ 001111111111111111]
br_ln187           (br           ) [ 000000000000000000]
trunc_ln184        (trunc        ) [ 000000000000000000]
specloopname_ln187 (specloopname ) [ 000000000000000000]
icmp_ln189         (icmp         ) [ 001111111111111111]
zext_ln191         (zext         ) [ 000000000000000000]
out_1              (add          ) [ 000100000011100000]
br_ln189           (br           ) [ 000000000000000000]
rep_4              (add          ) [ 000000000000000000]
store_ln184        (store        ) [ 000000000000000000]
rep_3              (add          ) [ 000000000000000000]
store_ln184        (store        ) [ 000000000000000000]
ret_ln199          (ret          ) [ 000000000000000000]
in0_V_read         (read         ) [ 000010000000000000]
gmem_addr_1        (getelementptr) [ 000011111100000000]
gmem_addr_1_req    (writereq     ) [ 000000000000000000]
write_ln156        (write        ) [ 000000000000000000]
gmem_addr_1_resp   (writeresp    ) [ 000000000000000000]
br_ln0             (br           ) [ 000000000000000000]
gmem_addr          (getelementptr) [ 001111111101111111]
empty_17           (writereq     ) [ 000000000000000000]
call_ln191         (call         ) [ 000000000000000000]
empty_18           (writeresp    ) [ 000000000000000000]
br_ln193           (br           ) [ 000000000000000000]
br_ln187           (br           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem_Batch<8u, 1u>_Pipeline_VITIS_LOOP_153_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="rep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="numReps_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="in0_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_V_read/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_writeresp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/3 gmem_addr_1_resp/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln156_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="1"/>
<pin id="90" dir="0" index="2" bw="8" slack="1"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_writeresp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_17/10 empty_18/13 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="2"/>
<pin id="108" dir="0" index="3" bw="8" slack="0"/>
<pin id="109" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/11 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/3 gmem_addr/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln184_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rep_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln187_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln184_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln189_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln191_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="rep_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_4/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln184_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="rep_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln184_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="rep_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="185" class="1005" name="numReps_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="out_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="empty_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln189_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="8"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="207" class="1005" name="out_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="in0_V_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in0_V_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="gmem_addr_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="gmem_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="3"/>
<pin id="226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="113" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="119"><net_src comp="113" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="129" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="58" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="62" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="193"><net_src comp="68" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="198"><net_src comp="120" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="206"><net_src comp="141" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="150" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="216"><net_src comp="74" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="221"><net_src comp="113" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="227"><net_src comp="113" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: Stream2Mem_Batch<8u, 1u> : in0_V | {3 11 12 }
	Port: Stream2Mem_Batch<8u, 1u> : out_r | {1 }
	Port: Stream2Mem_Batch<8u, 1u> : numReps | {1 }
  - Chain level:
	State 1
		store_ln184 : 1
	State 2
		icmp_ln187 : 1
		br_ln187 : 2
		trunc_ln184 : 1
		icmp_ln189 : 2
		zext_ln191 : 1
		out_1 : 2
		br_ln189 : 3
		rep_4 : 1
		store_ln184 : 2
		rep_3 : 1
		store_ln184 : 2
	State 3
		gmem_addr_1_req : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_17 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                       |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|
|          |                         out_1_fu_150                        |    0    |    71   |
|    add   |                         rep_4_fu_155                        |    0    |    39   |
|          |                         rep_3_fu_166                        |    0    |    39   |
|----------|-------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln187_fu_132                      |    0    |    39   |
|          |                      icmp_ln189_fu_141                      |    0    |    13   |
|----------|-------------------------------------------------------------|---------|---------|
|   call   | grp_Stream2Mem_Batch_8u_1u_Pipeline_VITIS_LOOP_153_1_fu_104 |    22   |    26   |
|----------|-------------------------------------------------------------|---------|---------|
|          |                   numReps_read_read_fu_62                   |    0    |    0    |
|   read   |                     out_read_read_fu_68                     |    0    |    0    |
|          |                    in0_V_read_read_fu_74                    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
| writeresp|                     grp_writeresp_fu_80                     |    0    |    0    |
|          |                     grp_writeresp_fu_96                     |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   write  |                   write_ln156_write_fu_87                   |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   trunc  |                         empty_fu_120                        |    0    |    0    |
|          |                      trunc_ln184_fu_137                     |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   zext   |                      zext_ln191_fu_146                      |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   Total  |                                                             |    22   |   227   |
|----------|-------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    empty_reg_195   |    4   |
| gmem_addr_1_reg_218|    8   |
|  gmem_addr_reg_224 |    8   |
| icmp_ln189_reg_203 |    1   |
| in0_V_read_reg_213 |    8   |
|numReps_read_reg_185|   32   |
|    out_1_reg_207   |   64   |
|  out_read_reg_190  |   64   |
|     rep_reg_177    |   32   |
+--------------------+--------+
|        Total       |   221  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_80 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_80 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_writeresp_fu_96 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_96 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   36   ||  6.352  ||    0    ||    18   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   22   |   227  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   18   |
|  Register |    -   |   221  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   243  |   245  |
+-----------+--------+--------+--------+
