# Half_Adder_vivado_Project
Vivado implementation of Half Adder using gate-level Verilog with waveform simulation.
