
Prova_BMS_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011f3c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d4  080121e0  080121e0  000131e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012ab4  08012ab4  00013ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08012abc  08012abc  00013abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08012ac0  08012ac0  00013ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  08012ac4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004ee0  240001dc  08012ca0  000141dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240050bc  08012ca0  000150bc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000280ce  00000000  00000000  0001420a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f9d  00000000  00000000  0003c2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d60  00000000  00000000  00041278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000016b0  00000000  00000000  00042fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d8ad  00000000  00000000  00044688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00028445  00000000  00000000  00081f35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00177943  00000000  00000000  000aa37a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00221cbd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e1c  00000000  00000000  00221d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  0022ab1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080121c4 	.word	0x080121c4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	080121c4 	.word	0x080121c4

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ad0:	2310      	movs	r3, #16
 8000ad2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	737b      	strb	r3, [r7, #13]
 8000ad8:	e056      	b.n	8000b88 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000ada:	7b7b      	ldrb	r3, [r7, #13]
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	4413      	add	r3, r2
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	72fb      	strb	r3, [r7, #11]
 8000ae8:	e048      	b.n	8000b7c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aea:	7b3b      	ldrb	r3, [r7, #12]
 8000aec:	09db      	lsrs	r3, r3, #7
 8000aee:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000af0:	7b3b      	ldrb	r3, [r7, #12]
 8000af2:	005b      	lsls	r3, r3, #1
 8000af4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000af6:	89fb      	ldrh	r3, [r7, #14]
 8000af8:	0b9b      	lsrs	r3, r3, #14
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	b25b      	sxtb	r3, r3
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	b25a      	sxtb	r2, r3
 8000b04:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000b08:	4053      	eors	r3, r2
 8000b0a:	b25b      	sxtb	r3, r3
 8000b0c:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000b0e:	89fb      	ldrh	r3, [r7, #14]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000b14:	7a7b      	ldrb	r3, [r7, #9]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <calculate_pec+0x5e>
 8000b1a:	89fb      	ldrh	r3, [r7, #14]
 8000b1c:	f083 0301 	eor.w	r3, r3, #1
 8000b20:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b22:	7a7b      	ldrb	r3, [r7, #9]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d003      	beq.n	8000b30 <calculate_pec+0x6c>
 8000b28:	89fb      	ldrh	r3, [r7, #14]
 8000b2a:	f083 0308 	eor.w	r3, r3, #8
 8000b2e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b30:	7a7b      	ldrb	r3, [r7, #9]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d003      	beq.n	8000b3e <calculate_pec+0x7a>
 8000b36:	89fb      	ldrh	r3, [r7, #14]
 8000b38:	f083 0310 	eor.w	r3, r3, #16
 8000b3c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b3e:	7a7b      	ldrb	r3, [r7, #9]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d003      	beq.n	8000b4c <calculate_pec+0x88>
 8000b44:	89fb      	ldrh	r3, [r7, #14]
 8000b46:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b4a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b4c:	7a7b      	ldrb	r3, [r7, #9]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d003      	beq.n	8000b5a <calculate_pec+0x96>
 8000b52:	89fb      	ldrh	r3, [r7, #14]
 8000b54:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b58:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b5a:	7a7b      	ldrb	r3, [r7, #9]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d003      	beq.n	8000b68 <calculate_pec+0xa4>
 8000b60:	89fb      	ldrh	r3, [r7, #14]
 8000b62:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b66:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b68:	7a7b      	ldrb	r3, [r7, #9]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d003      	beq.n	8000b76 <calculate_pec+0xb2>
 8000b6e:	89fb      	ldrh	r3, [r7, #14]
 8000b70:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b74:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b76:	7afb      	ldrb	r3, [r7, #11]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	72fb      	strb	r3, [r7, #11]
 8000b7c:	7afb      	ldrb	r3, [r7, #11]
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	d9b3      	bls.n	8000aea <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b82:	7b7b      	ldrb	r3, [r7, #13]
 8000b84:	3301      	adds	r3, #1
 8000b86:	737b      	strb	r3, [r7, #13]
 8000b88:	7b7a      	ldrb	r2, [r7, #13]
 8000b8a:	78fb      	ldrb	r3, [r7, #3]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d3a4      	bcc.n	8000ada <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b90:	89fb      	ldrh	r3, [r7, #14]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	b29b      	uxth	r3, r3
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3714      	adds	r7, #20
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b084      	sub	sp, #16
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	70fb      	strb	r3, [r7, #3]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000bb2:	78fb      	ldrb	r3, [r7, #3]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ff84 	bl	8000ac4 <calculate_pec>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000bc0:	89fa      	ldrh	r2, [r7, #14]
 8000bc2:	883b      	ldrh	r3, [r7, #0]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	bf0c      	ite	eq
 8000bc8:	2301      	moveq	r3, #1
 8000bca:	2300      	movne	r3, #0
 8000bcc:	b2db      	uxtb	r3, r3
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b085      	sub	sp, #20
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4603      	mov	r3, r0
 8000bde:	71fb      	strb	r3, [r7, #7]
 8000be0:	460b      	mov	r3, r1
 8000be2:	71bb      	strb	r3, [r7, #6]
 8000be4:	4613      	mov	r3, r2
 8000be6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	01db      	lsls	r3, r3, #7
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	79bb      	ldrb	r3, [r7, #6]
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	011b      	lsls	r3, r3, #4
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	4413      	add	r3, r2
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	797b      	ldrb	r3, [r7, #5]
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	4413      	add	r3, r2
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000c08:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c0a:	89fb      	ldrh	r3, [r7, #14]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <LTC6811_adax>:
//Creo il comando per ADC dei GPIO
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	460a      	mov	r2, r1
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	4613      	mov	r3, r2
 8000c26:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	01db      	lsls	r3, r3, #7
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	79bb      	ldrb	r3, [r7, #6]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	4413      	add	r3, r2
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c3c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c3e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c60:	88fb      	ldrh	r3, [r7, #6]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c66:	f107 0308 	add.w	r3, r7, #8
 8000c6a:	2102      	movs	r1, #2
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ff29 	bl	8000ac4 <calculate_pec>
 8000c72:	4603      	mov	r3, r0
 8000c74:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c76:	89fb      	ldrh	r3, [r7, #14]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c80:	89fb      	ldrh	r3, [r7, #14]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	72fb      	strb	r3, [r7, #11]

    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000c86:	f107 0308 	add.w	r3, r7, #8
 8000c8a:	2204      	movs	r2, #4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4808      	ldr	r0, [pc, #32]	@ (8000cb0 <ltc6811_send_command+0x64>)
 8000c90:	f006 faca 	bl	8007228 <HAL_SPI_Transmit_IT>
 8000c94:	4603      	mov	r3, r0
 8000c96:	737b      	strb	r3, [r7, #13]
    xSemaphoreTake(SPITXSemHandle, pdMS_TO_TICKS(200));
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <ltc6811_send_command+0x68>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	21c8      	movs	r1, #200	@ 0xc8
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f00a ffae 	bl	800bc00 <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);

    return status;
 8000ca4:	7b7b      	ldrb	r3, [r7, #13]
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	24000230 	.word	0x24000230
 8000cb4:	240001fc 	.word	0x240001fc

08000cb8 <ltc6811_write_data>:

// Scrive dati sull'LTC6811 nei registri
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cbc:	b091      	sub	sp, #68	@ 0x44
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	60b9      	str	r1, [r7, #8]
 8000cc4:	81fb      	strh	r3, [r7, #14]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	737b      	strb	r3, [r7, #13]
 8000cca:	466b      	mov	r3, sp
 8000ccc:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cce:	89fb      	ldrh	r3, [r7, #14]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cd8:	89fb      	ldrh	r3, [r7, #14]
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	2102      	movs	r1, #2
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff feed 	bl	8000ac4 <calculate_pec>
 8000cea:	4603      	mov	r3, r0
 8000cec:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cf0:	0a1b      	lsrs	r3, r3, #8
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000cf8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000cfe:	7b7b      	ldrb	r3, [r7, #13]
 8000d00:	1c99      	adds	r1, r3, #2
 8000d02:	1e4b      	subs	r3, r1, #1
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d06:	460a      	mov	r2, r1
 8000d08:	2300      	movs	r3, #0
 8000d0a:	603a      	str	r2, [r7, #0]
 8000d0c:	607b      	str	r3, [r7, #4]
 8000d0e:	f04f 0200 	mov.w	r2, #0
 8000d12:	f04f 0300 	mov.w	r3, #0
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	00c3      	lsls	r3, r0, #3
 8000d1a:	6838      	ldr	r0, [r7, #0]
 8000d1c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d20:	6838      	ldr	r0, [r7, #0]
 8000d22:	00c2      	lsls	r2, r0, #3
 8000d24:	460a      	mov	r2, r1
 8000d26:	2300      	movs	r3, #0
 8000d28:	4692      	mov	sl, r2
 8000d2a:	469b      	mov	fp, r3
 8000d2c:	f04f 0200 	mov.w	r2, #0
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d40:	460b      	mov	r3, r1
 8000d42:	3307      	adds	r3, #7
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	ebad 0d03 	sub.w	sp, sp, r3
 8000d4c:	466b      	mov	r3, sp
 8000d4e:	3300      	adds	r3, #0
 8000d50:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d56:	e00b      	b.n	8000d70 <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	7819      	ldrb	r1, [r3, #0]
 8000d60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d64:	4413      	add	r3, r2
 8000d66:	460a      	mov	r2, r1
 8000d68:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d70:	7b7b      	ldrb	r3, [r7, #13]
 8000d72:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d74:	429a      	cmp	r2, r3
 8000d76:	dbef      	blt.n	8000d58 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d78:	7b7b      	ldrb	r3, [r7, #13]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	68b8      	ldr	r0, [r7, #8]
 8000d7e:	f7ff fea1 	bl	8000ac4 <calculate_pec>
 8000d82:	4603      	mov	r3, r0
 8000d84:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d88:	0a1b      	lsrs	r3, r3, #8
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	7b7b      	ldrb	r3, [r7, #13]
 8000d8e:	b2d1      	uxtb	r1, r2
 8000d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d92:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d94:	7b7b      	ldrb	r3, [r7, #13]
 8000d96:	3301      	adds	r3, #1
 8000d98:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d9a:	b2d1      	uxtb	r1, r2
 8000d9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d9e:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000da0:	7b7b      	ldrb	r3, [r7, #13]
 8000da2:	1d99      	adds	r1, r3, #6
 8000da4:	1e4b      	subs	r3, r1, #1
 8000da6:	623b      	str	r3, [r7, #32]
 8000da8:	460a      	mov	r2, r1
 8000daa:	2300      	movs	r3, #0
 8000dac:	4690      	mov	r8, r2
 8000dae:	4699      	mov	r9, r3
 8000db0:	f04f 0200 	mov.w	r2, #0
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000dbc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dc0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000dc4:	460a      	mov	r2, r1
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	4614      	mov	r4, r2
 8000dca:	461d      	mov	r5, r3
 8000dcc:	f04f 0200 	mov.w	r2, #0
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	00eb      	lsls	r3, r5, #3
 8000dd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dda:	00e2      	lsls	r2, r4, #3
 8000ddc:	460b      	mov	r3, r1
 8000dde:	3307      	adds	r3, #7
 8000de0:	08db      	lsrs	r3, r3, #3
 8000de2:	00db      	lsls	r3, r3, #3
 8000de4:	ebad 0d03 	sub.w	sp, sp, r3
 8000de8:	466b      	mov	r3, sp
 8000dea:	3300      	adds	r3, #0
 8000dec:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dee:	2300      	movs	r3, #0
 8000df0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000df2:	e00c      	b.n	8000e0e <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000df4:	f107 0214 	add.w	r2, r7, #20
 8000df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dfa:	4413      	add	r3, r2
 8000dfc:	7819      	ldrb	r1, [r3, #0]
 8000dfe:	69fa      	ldr	r2, [r7, #28]
 8000e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e02:	4413      	add	r3, r2
 8000e04:	460a      	mov	r2, r1
 8000e06:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e0a:	3301      	adds	r3, #1
 8000e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	ddef      	ble.n	8000df4 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000e14:	2300      	movs	r3, #0
 8000e16:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e18:	e00a      	b.n	8000e30 <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e1c:	3304      	adds	r3, #4
 8000e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e22:	440a      	add	r2, r1
 8000e24:	7811      	ldrb	r1, [r2, #0]
 8000e26:	69fa      	ldr	r2, [r7, #28]
 8000e28:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e30:	7b7b      	ldrb	r3, [r7, #13]
 8000e32:	3301      	adds	r3, #1
 8000e34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e36:	429a      	cmp	r2, r3
 8000e38:	ddef      	ble.n	8000e1a <ltc6811_write_data+0x162>
    }

    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status = HAL_SPI_Transmit_IT(&hspi3, tx_send, data_len + 6);
 8000e3a:	7b7b      	ldrb	r3, [r7, #13]
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	3306      	adds	r3, #6
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	461a      	mov	r2, r3
 8000e44:	69f9      	ldr	r1, [r7, #28]
 8000e46:	4809      	ldr	r0, [pc, #36]	@ (8000e6c <ltc6811_write_data+0x1b4>)
 8000e48:	f006 f9ee 	bl	8007228 <HAL_SPI_Transmit_IT>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	76fb      	strb	r3, [r7, #27]
    xSemaphoreTake(SPITXSemHandle, pdMS_TO_TICKS(100));
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <ltc6811_write_data+0x1b8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2164      	movs	r1, #100	@ 0x64
 8000e56:	4618      	mov	r0, r3
 8000e58:	f00a fed2 	bl	800bc00 <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);
    return status;
 8000e5c:	7efb      	ldrb	r3, [r7, #27]
 8000e5e:	46b5      	mov	sp, r6
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3744      	adds	r7, #68	@ 0x44
 8000e64:	46bd      	mov	sp, r7
 8000e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e6a:	bf00      	nop
 8000e6c:	24000230 	.word	0x24000230
 8000e70:	240001fc 	.word	0x240001fc

08000e74 <ltc6811_read_data>:

// Legge dati dall'LTC6811
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000e74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e78:	b089      	sub	sp, #36	@ 0x24
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	6039      	str	r1, [r7, #0]
 8000e80:	80fb      	strh	r3, [r7, #6]
 8000e82:	4613      	mov	r3, r2
 8000e84:	717b      	strb	r3, [r7, #5]
 8000e86:	466b      	mov	r3, sp
 8000e88:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e8a:	88fb      	ldrh	r3, [r7, #6]
 8000e8c:	0a1b      	lsrs	r3, r3, #8
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e94:	88fb      	ldrh	r3, [r7, #6]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e9a:	f107 0308 	add.w	r3, r7, #8
 8000e9e:	2102      	movs	r1, #2
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fe0f 	bl	8000ac4 <calculate_pec>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000eaa:	8b7b      	ldrh	r3, [r7, #26]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000eb4:	8b7b      	ldrh	r3, [r7, #26]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000eba:	797b      	ldrb	r3, [r7, #5]
 8000ebc:	1c99      	adds	r1, r3, #2
 8000ebe:	1e4b      	subs	r3, r1, #1
 8000ec0:	617b      	str	r3, [r7, #20]
 8000ec2:	460a      	mov	r2, r1
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	4690      	mov	r8, r2
 8000ec8:	4699      	mov	r9, r3
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	f04f 0300 	mov.w	r3, #0
 8000ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ed6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000eda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ede:	460a      	mov	r2, r1
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	4614      	mov	r4, r2
 8000ee4:	461d      	mov	r5, r3
 8000ee6:	f04f 0200 	mov.w	r2, #0
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	00eb      	lsls	r3, r5, #3
 8000ef0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ef4:	00e2      	lsls	r2, r4, #3
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	3307      	adds	r3, #7
 8000efa:	08db      	lsrs	r3, r3, #3
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	ebad 0d03 	sub.w	sp, sp, r3
 8000f02:	466b      	mov	r3, sp
 8000f04:	3300      	adds	r3, #0
 8000f06:	613b      	str	r3, [r7, #16]


    void CSSPION(SPI_t SPI_3);
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit_IT(&hspi3, tx_data, 4);
 8000f08:	f107 0308 	add.w	r3, r7, #8
 8000f0c:	2204      	movs	r2, #4
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4829      	ldr	r0, [pc, #164]	@ (8000fb8 <ltc6811_read_data+0x144>)
 8000f12:	f006 f989 	bl	8007228 <HAL_SPI_Transmit_IT>
 8000f16:	4603      	mov	r3, r0
 8000f18:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(SPITXSemHandle, pdMS_TO_TICKS(3000));
 8000f1a:	4b28      	ldr	r3, [pc, #160]	@ (8000fbc <ltc6811_read_data+0x148>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000f22:	4618      	mov	r0, r3
 8000f24:	f00a fe6c 	bl	800bc00 <xQueueSemaphoreTake>
    HAL_StatusTypeDef status = HAL_SPI_Receive_IT(&hspi3, rx_buffer, data_len+2);
 8000f28:	797b      	ldrb	r3, [r7, #5]
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	461a      	mov	r2, r3
 8000f32:	6939      	ldr	r1, [r7, #16]
 8000f34:	4820      	ldr	r0, [pc, #128]	@ (8000fb8 <ltc6811_read_data+0x144>)
 8000f36:	f006 fa21 	bl	800737c <HAL_SPI_Receive_IT>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	73bb      	strb	r3, [r7, #14]
    xSemaphoreTake(SPIRXSemHandle, pdMS_TO_TICKS(3000));
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <ltc6811_read_data+0x14c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000f46:	4618      	mov	r0, r3
 8000f48:	f00a fe5a 	bl	800bc00 <xQueueSemaphoreTake>
    void CSSPIOFF(SPI_t SPI_3);
    if (status == HAL_OK) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d12a      	bne.n	8000fa8 <ltc6811_read_data+0x134>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
 8000f56:	e00a      	b.n	8000f6e <ltc6811_read_data+0xfa>
            rx_data[i] = rx_buffer[i];
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	683a      	ldr	r2, [r7, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	6939      	ldr	r1, [r7, #16]
 8000f60:	69fa      	ldr	r2, [r7, #28]
 8000f62:	440a      	add	r2, r1
 8000f64:	7812      	ldrb	r2, [r2, #0]
 8000f66:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	61fb      	str	r3, [r7, #28]
 8000f6e:	797b      	ldrb	r3, [r7, #5]
 8000f70:	69fa      	ldr	r2, [r7, #28]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	dbf0      	blt.n	8000f58 <ltc6811_read_data+0xe4>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	5cd3      	ldrb	r3, [r2, r3]
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	b21a      	sxth	r2, r3
 8000f82:	797b      	ldrb	r3, [r7, #5]
 8000f84:	3301      	adds	r3, #1
 8000f86:	6939      	ldr	r1, [r7, #16]
 8000f88:	5ccb      	ldrb	r3, [r1, r3]
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f92:	89ba      	ldrh	r2, [r7, #12]
 8000f94:	797b      	ldrb	r3, [r7, #5]
 8000f96:	4619      	mov	r1, r3
 8000f98:	6838      	ldr	r0, [r7, #0]
 8000f9a:	f7ff fe02 	bl	8000ba2 <verify_pec>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d101      	bne.n	8000fa8 <ltc6811_read_data+0x134>
            return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e000      	b.n	8000faa <ltc6811_read_data+0x136>
        }
    }

    return status;
 8000fa8:	7bbb      	ldrb	r3, [r7, #14]
 8000faa:	46b5      	mov	sp, r6
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3724      	adds	r7, #36	@ 0x24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fb6:	bf00      	nop
 8000fb8:	24000230 	.word	0x24000230
 8000fbc:	240001fc 	.word	0x240001fc
 8000fc0:	24000200 	.word	0x24000200

08000fc4 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b089      	sub	sp, #36	@ 0x24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	71fb      	strb	r3, [r7, #7]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	71bb      	strb	r3, [r7, #6]
    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	79bb      	ldrb	r3, [r7, #6]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000fee:	4413      	add	r3, r2
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	701a      	strb	r2, [r3, #0]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61fb      	str	r3, [r7, #28]
 8000ffa:	e012      	b.n	8001022 <ltc6811_set_config+0x5e>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	781a      	ldrb	r2, [r3, #0]
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	68b9      	ldr	r1, [r7, #8]
 8001004:	440b      	add	r3, r1
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	4619      	mov	r1, r3
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3303      	adds	r3, #3
 800100e:	fa01 f303 	lsl.w	r3, r1, r3
 8001012:	b2db      	uxtb	r3, r3
 8001014:	4413      	add	r3, r2
 8001016:	b2da      	uxtb	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<5; i++)
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	3301      	adds	r3, #1
 8001020:	61fb      	str	r3, [r7, #28]
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	2b04      	cmp	r3, #4
 8001026:	dde9      	ble.n	8000ffc <ltc6811_set_config+0x38>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 8001028:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800102a:	091b      	lsrs	r3, r3, #4
 800102c:	827b      	strh	r3, [r7, #18]
    configuration_data[1] = vuv & 0xFF;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3301      	adds	r3, #1
 8001032:	8a7a      	ldrh	r2, [r7, #18]
 8001034:	b2d2      	uxtb	r2, r2
 8001036:	701a      	strb	r2, [r3, #0]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001038:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800103a:	091b      	lsrs	r3, r3, #4
 800103c:	823b      	strh	r3, [r7, #16]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 800103e:	8a3b      	ldrh	r3, [r7, #16]
 8001040:	b25b      	sxtb	r3, r3
 8001042:	011b      	lsls	r3, r3, #4
 8001044:	b25a      	sxtb	r2, r3
 8001046:	8a7b      	ldrh	r3, [r7, #18]
 8001048:	0a1b      	lsrs	r3, r3, #8
 800104a:	b29b      	uxth	r3, r3
 800104c:	b25b      	sxtb	r3, r3
 800104e:	f003 030f 	and.w	r3, r3, #15
 8001052:	b25b      	sxtb	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b25a      	sxtb	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	3302      	adds	r3, #2
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	701a      	strb	r2, [r3, #0]
    configuration_data[3] = (vov >> 4) & 0xFF;
 8001060:	8a3b      	ldrh	r3, [r7, #16]
 8001062:	091b      	lsrs	r3, r3, #4
 8001064:	b29a      	uxth	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	3303      	adds	r3, #3
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	701a      	strb	r2, [r3, #0]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 800106e:	2300      	movs	r3, #0
 8001070:	61bb      	str	r3, [r7, #24]
 8001072:	e013      	b.n	800109c <ltc6811_set_config+0xd8>
        {
    	configuration_data[4] += dcc[i]<<i;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3304      	adds	r3, #4
 8001078:	7819      	ldrb	r1, [r3, #0]
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800107e:	4413      	add	r3, r2
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	461a      	mov	r2, r3
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	b2da      	uxtb	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	3304      	adds	r3, #4
 8001090:	440a      	add	r2, r1
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<8; i++)
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	3301      	adds	r3, #1
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	2b07      	cmp	r3, #7
 80010a0:	dde8      	ble.n	8001074 <ltc6811_set_config+0xb0>
        };
    for (int i=0; i<4; i++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
 80010a6:	e026      	b.n	80010f6 <ltc6811_set_config+0x132>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	3305      	adds	r3, #5
 80010ac:	7819      	ldrb	r1, [r3, #0]
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80010b2:	4413      	add	r3, r2
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	3304      	adds	r3, #4
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3305      	adds	r3, #5
 80010c6:	440a      	add	r2, r1
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
    	configuration_data[5] += dcc[i+8]<<i;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	3305      	adds	r3, #5
 80010d0:	7819      	ldrb	r1, [r3, #0]
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	3308      	adds	r3, #8
 80010d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80010d8:	4413      	add	r3, r2
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	3305      	adds	r3, #5
 80010ea:	440a      	add	r2, r1
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<4; i++)
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	3301      	adds	r3, #1
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	2b03      	cmp	r3, #3
 80010fa:	ddd5      	ble.n	80010a8 <ltc6811_set_config+0xe4>
        };

}
 80010fc:	bf00      	nop
 80010fe:	bf00      	nop
 8001100:	3724      	adds	r7, #36	@ 0x24
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08e      	sub	sp, #56	@ 0x38
 8001110:	af06      	add	r7, sp, #24
	uint8_t config_data[6];

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 8001112:	4a17      	ldr	r2, [pc, #92]	@ (8001170 <ltc6811_configure+0x64>)
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	e892 0003 	ldmia.w	r2, {r0, r1}
 800111c:	6018      	str	r0, [r3, #0]
 800111e:	3304      	adds	r3, #4
 8001120:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]
 8001128:	605a      	str	r2, [r3, #4]
 800112a:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 800112c:	2300      	movs	r3, #0
 800112e:	603b      	str	r3, [r7, #0]

	ltc6811_set_config(config_data, gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 8001130:	f107 0110 	add.w	r1, r7, #16
 8001134:	f107 0018 	add.w	r0, r7, #24
 8001138:	463b      	mov	r3, r7
 800113a:	9304      	str	r3, [sp, #16]
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	9303      	str	r3, [sp, #12]
 8001140:	f24a 4310 	movw	r3, #42000	@ 0xa410
 8001144:	9302      	str	r3, [sp, #8]
 8001146:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 800114a:	9301      	str	r3, [sp, #4]
 800114c:	2300      	movs	r3, #0
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	2300      	movs	r3, #0
 8001152:	2200      	movs	r2, #0
 8001154:	f7ff ff36 	bl	8000fc4 <ltc6811_set_config>
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8001158:	f107 0318 	add.w	r3, r7, #24
 800115c:	2206      	movs	r2, #6
 800115e:	4619      	mov	r1, r3
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff fda9 	bl	8000cb8 <ltc6811_write_data>
 8001166:	4603      	mov	r3, r0
}
 8001168:	4618      	mov	r0, r3
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	080121e0 	.word	0x080121e0

08001174 <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages(Batteria *Pacco) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b08e      	sub	sp, #56	@ 0x38
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 800117c:	2200      	movs	r2, #0
 800117e:	2100      	movs	r1, #0
 8001180:	2002      	movs	r0, #2
 8001182:	f7ff fd28 	bl	8000bd6 <LTC6811_adcv>
 8001186:	4603      	mov	r3, r0
 8001188:	867b      	strh	r3, [r7, #50]	@ 0x32
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 800118a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff fd5d 	bl	8000c4c <ltc6811_send_command>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 8001198:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <ltc6811_read_cell_voltages+0x32>
 80011a0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011a4:	e098      	b.n	80012d8 <ltc6811_read_cell_voltages+0x164>

    Pacco->timestamp=HAL_GetTick();
 80011a6:	f001 ff01 	bl	8002fac <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4

    // Attendi fine conversione (290s)
    vTaskDelay( pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 80011b2:	2003      	movs	r0, #3
 80011b4:	f00b f9c8 	bl	800c548 <vTaskDelay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 80011b8:	f107 0308 	add.w	r3, r7, #8
 80011bc:	2206      	movs	r2, #6
 80011be:	4619      	mov	r1, r3
 80011c0:	2004      	movs	r0, #4
 80011c2:	f7ff fe57 	bl	8000e74 <ltc6811_read_data>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 80011cc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <ltc6811_read_cell_voltages+0x66>
 80011d4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011d8:	e07e      	b.n	80012d8 <ltc6811_read_cell_voltages+0x164>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 80011da:	f107 0308 	add.w	r3, r7, #8
 80011de:	3306      	adds	r3, #6
 80011e0:	2206      	movs	r2, #6
 80011e2:	4619      	mov	r1, r3
 80011e4:	2006      	movs	r0, #6
 80011e6:	f7ff fe45 	bl	8000e74 <ltc6811_read_data>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 80011f0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d002      	beq.n	80011fe <ltc6811_read_cell_voltages+0x8a>
 80011f8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80011fc:	e06c      	b.n	80012d8 <ltc6811_read_cell_voltages+0x164>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 80011fe:	f107 0308 	add.w	r3, r7, #8
 8001202:	330c      	adds	r3, #12
 8001204:	2206      	movs	r2, #6
 8001206:	4619      	mov	r1, r3
 8001208:	2008      	movs	r0, #8
 800120a:	f7ff fe33 	bl	8000e74 <ltc6811_read_data>
 800120e:	4603      	mov	r3, r0
 8001210:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 8001214:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001218:	2b00      	cmp	r3, #0
 800121a:	d002      	beq.n	8001222 <ltc6811_read_cell_voltages+0xae>
 800121c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001220:	e05a      	b.n	80012d8 <ltc6811_read_cell_voltages+0x164>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 8001222:	f107 0308 	add.w	r3, r7, #8
 8001226:	3312      	adds	r3, #18
 8001228:	2206      	movs	r2, #6
 800122a:	4619      	mov	r1, r3
 800122c:	200a      	movs	r0, #10
 800122e:	f7ff fe21 	bl	8000e74 <ltc6811_read_data>
 8001232:	4603      	mov	r3, r0
 8001234:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    if (status != HAL_OK) return status;
 8001238:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <ltc6811_read_cell_voltages+0xd2>
 8001240:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001244:	e048      	b.n	80012d8 <ltc6811_read_cell_voltages+0x164>

    // Decodifica tensioni
    for (int cell = 0; cell < N_celle; cell++) {
 8001246:	2300      	movs	r3, #0
 8001248:	637b      	str	r3, [r7, #52]	@ 0x34
 800124a:	e041      	b.n	80012d0 <ltc6811_read_cell_voltages+0x15c>
        int group_offset = (cell / 3) * 6;
 800124c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800124e:	4a24      	ldr	r2, [pc, #144]	@ (80012e0 <ltc6811_read_cell_voltages+0x16c>)
 8001250:	fb82 1203 	smull	r1, r2, r2, r3
 8001254:	17db      	asrs	r3, r3, #31
 8001256:	1ad2      	subs	r2, r2, r3
 8001258:	4613      	mov	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4413      	add	r3, r2
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
        int cell_in_group = cell % 3;
 8001262:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001264:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <ltc6811_read_cell_voltages+0x16c>)
 8001266:	fb83 3102 	smull	r3, r1, r3, r2
 800126a:	17d3      	asrs	r3, r2, #31
 800126c:	1ac9      	subs	r1, r1, r3
 800126e:	460b      	mov	r3, r1
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	440b      	add	r3, r1
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	62bb      	str	r3, [r7, #40]	@ 0x28
        int byte_offset = group_offset + (cell_in_group * 2);
 8001278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800127e:	4413      	add	r3, r2
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 8001282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001284:	3301      	adds	r3, #1
 8001286:	3338      	adds	r3, #56	@ 0x38
 8001288:	443b      	add	r3, r7
 800128a:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 800128e:	b21b      	sxth	r3, r3
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	f107 0108 	add.w	r1, r7, #8
 8001298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800129a:	440b      	add	r3, r1
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4313      	orrs	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	847b      	strh	r3, [r7, #34]	@ 0x22
        Pacco->Cell[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80012a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80012a8:	ee07 3a90 	vmov	s15, r3
 80012ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80012e4 <ltc6811_read_cell_voltages+0x170>
 80012b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b8:	6879      	ldr	r1, [r7, #4]
 80012ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012bc:	4613      	mov	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	4413      	add	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < N_celle; cell++) {
 80012ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012cc:	3301      	adds	r3, #1
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80012d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d2:	2b0b      	cmp	r3, #11
 80012d4:	ddba      	ble.n	800124c <ltc6811_read_cell_voltages+0xd8>
    }

    return HAL_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3738      	adds	r7, #56	@ 0x38
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	55555556 	.word	0x55555556
 80012e4:	38d1b717 	.word	0x38d1b717

080012e8 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08c      	sub	sp, #48	@ 0x30
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012f0:	2100      	movs	r1, #0
 80012f2:	2002      	movs	r0, #2
 80012f4:	f7ff fc90 	bl	8000c18 <LTC6811_adax>
 80012f8:	4603      	mov	r3, r0
 80012fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 80012fc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fca4 	bl	8000c4c <ltc6811_send_command>
 8001304:	4603      	mov	r3, r0
 8001306:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 800130a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <ltc6811_read_gpio_voltages+0x30>
 8001312:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001316:	e06b      	b.n	80013f0 <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    vTaskDelay(pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 8001318:	2003      	movs	r0, #3
 800131a:	f00b f915 	bl	800c548 <vTaskDelay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	2206      	movs	r2, #6
 8001324:	4619      	mov	r1, r3
 8001326:	200c      	movs	r0, #12
 8001328:	f7ff fda4 	bl	8000e74 <ltc6811_read_data>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001332:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001336:	2b00      	cmp	r3, #0
 8001338:	d002      	beq.n	8001340 <ltc6811_read_gpio_voltages+0x58>
 800133a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800133e:	e057      	b.n	80013f0 <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	3306      	adds	r3, #6
 8001346:	2206      	movs	r2, #6
 8001348:	4619      	mov	r1, r3
 800134a:	200e      	movs	r0, #14
 800134c:	f7ff fd92 	bl	8000e74 <ltc6811_read_data>
 8001350:	4603      	mov	r3, r0
 8001352:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001356:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800135a:	2b00      	cmp	r3, #0
 800135c:	d002      	beq.n	8001364 <ltc6811_read_gpio_voltages+0x7c>
 800135e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001362:	e045      	b.n	80013f0 <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001364:	2300      	movs	r3, #0
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001368:	e03e      	b.n	80013e8 <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 800136a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800136c:	4a22      	ldr	r2, [pc, #136]	@ (80013f8 <ltc6811_read_gpio_voltages+0x110>)
 800136e:	fb82 1203 	smull	r1, r2, r2, r3
 8001372:	17db      	asrs	r3, r3, #31
 8001374:	1ad2      	subs	r2, r2, r3
 8001376:	4613      	mov	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4413      	add	r3, r2
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 8001380:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001382:	4b1d      	ldr	r3, [pc, #116]	@ (80013f8 <ltc6811_read_gpio_voltages+0x110>)
 8001384:	fb83 3102 	smull	r3, r1, r3, r2
 8001388:	17d3      	asrs	r3, r2, #31
 800138a:	1ac9      	subs	r1, r1, r3
 800138c:	460b      	mov	r3, r1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	440b      	add	r3, r1
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 8001396:	6a3b      	ldr	r3, [r7, #32]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800139c:	4413      	add	r3, r2
 800139e:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	3301      	adds	r3, #1
 80013a4:	3330      	adds	r3, #48	@ 0x30
 80013a6:	443b      	add	r3, r7
 80013a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	f107 010c 	add.w	r1, r7, #12
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	440b      	add	r3, r1
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	b21b      	sxth	r3, r3
 80013be:	4313      	orrs	r3, r2
 80013c0:	b21b      	sxth	r3, r3
 80013c2:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80013c4:	8b7b      	ldrh	r3, [r7, #26]
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	687a      	ldr	r2, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013fc <ltc6811_read_gpio_voltages+0x114>
 80013da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013de:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80013e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e4:	3301      	adds	r3, #1
 80013e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ea:	2b05      	cmp	r3, #5
 80013ec:	ddbd      	ble.n	800136a <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 80013ee:	2300      	movs	r3, #0
	}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3730      	adds	r7, #48	@ 0x30
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	55555556 	.word	0x55555556
 80013fc:	38d1b717 	.word	0x38d1b717

08001400 <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status(Batteria *Pacco, Status_register *Registro)
		{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 800140a:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 800140e:	f7ff fc1d 	bl	8000c4c <ltc6811_send_command>
 8001412:	4603      	mov	r3, r0
 8001414:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 8001416:	7efb      	ldrb	r3, [r7, #27]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <ltc6811_read_status+0x20>
 800141c:	7efb      	ldrb	r3, [r7, #27]
 800141e:	e102      	b.n	8001626 <ltc6811_read_status+0x226>

		    // Attendi fine conversione
		    vTaskDelay(pdMS_TO_TICKS( 3 )); // 3ms per sicurezza
 8001420:	2003      	movs	r0, #3
 8001422:	f00b f891 	bl	800c548 <vTaskDelay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	2206      	movs	r2, #6
 800142c:	4619      	mov	r1, r3
 800142e:	2010      	movs	r0, #16
 8001430:	f7ff fd20 	bl	8000e74 <ltc6811_read_data>
 8001434:	4603      	mov	r3, r0
 8001436:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 8001438:	7efb      	ldrb	r3, [r7, #27]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <ltc6811_read_status+0x42>
 800143e:	7efb      	ldrb	r3, [r7, #27]
 8001440:	e0f1      	b.n	8001626 <ltc6811_read_status+0x226>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	2206      	movs	r2, #6
 8001448:	4619      	mov	r1, r3
 800144a:	2012      	movs	r0, #18
 800144c:	f7ff fd12 	bl	8000e74 <ltc6811_read_data>
 8001450:	4603      	mov	r3, r0
 8001452:	76fb      	strb	r3, [r7, #27]
		    if (status != HAL_OK) return status;
 8001454:	7efb      	ldrb	r3, [r7, #27]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <ltc6811_read_status+0x5e>
 800145a:	7efb      	ldrb	r3, [r7, #27]
 800145c:	e0e3      	b.n	8001626 <ltc6811_read_status+0x226>

		    // Decodifica tensioni

	        Registro->somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 800145e:	7d7b      	ldrb	r3, [r7, #21]
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	7d3a      	ldrb	r2, [r7, #20]
 8001464:	4313      	orrs	r3, r2
 8001466:	ee07 3a90 	vmov	s15, r3
 800146a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800146e:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001630 <ltc6811_read_status+0x230>
 8001472:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001476:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800147a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	edc3 7a00 	vstr	s15, [r3]

	        Registro->int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 8001484:	7dfb      	ldrb	r3, [r7, #23]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	7dba      	ldrb	r2, [r7, #22]
 800148a:	4313      	orrs	r3, r2
 800148c:	ee07 3a90 	vmov	s15, r3
 8001490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001494:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001630 <ltc6811_read_status+0x230>
 8001498:	ee27 7a87 	vmul.f32	s14, s15, s14
 800149c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8001634 <ltc6811_read_status+0x234>
 80014a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014a4:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001638 <ltc6811_read_status+0x238>
 80014a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	edc3 7a01 	vstr	s15, [r3, #4]

	        Registro->analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 80014b2:	7e7b      	ldrb	r3, [r7, #25]
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	7e3a      	ldrb	r2, [r7, #24]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c2:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001630 <ltc6811_read_status+0x230>
 80014c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	edc3 7a02 	vstr	s15, [r3, #8]

	        Registro->digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 80014d0:	7b7b      	ldrb	r3, [r7, #13]
 80014d2:	021b      	lsls	r3, r3, #8
 80014d4:	7b3a      	ldrb	r2, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e0:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001630 <ltc6811_read_status+0x230>
 80014e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	edc3 7a03 	vstr	s15, [r3, #12]

	        for(int i=0;i<4;i++)
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	e093      	b.n	800161c <ltc6811_read_status+0x21c>
	        {
	        	Pacco->Cell[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 80014f4:	7bbb      	ldrb	r3, [r7, #14]
 80014f6:	461a      	mov	r2, r3
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	fa42 f303 	asr.w	r3, r2, r3
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	2b00      	cmp	r3, #0
 8001506:	bf14      	ite	ne
 8001508:	2301      	movne	r3, #1
 800150a:	2300      	moveq	r3, #0
 800150c:	b2d8      	uxtb	r0, r3
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	69fa      	ldr	r2, [r7, #28]
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	330d      	adds	r3, #13
 800151e:	4602      	mov	r2, r0
 8001520:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	461a      	mov	r2, r3
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	fa42 f303 	asr.w	r3, r2, r3
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	69fa      	ldr	r2, [r7, #28]
 8001534:	3204      	adds	r2, #4
 8001536:	2b00      	cmp	r3, #0
 8001538:	bf14      	ite	ne
 800153a:	2301      	movne	r3, #1
 800153c:	2300      	moveq	r3, #0
 800153e:	b2d8      	uxtb	r0, r3
 8001540:	6879      	ldr	r1, [r7, #4]
 8001542:	4613      	mov	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	440b      	add	r3, r1
 800154c:	330d      	adds	r3, #13
 800154e:	4602      	mov	r2, r0
 8001550:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 8001552:	7c3b      	ldrb	r3, [r7, #16]
 8001554:	461a      	mov	r2, r3
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	fa42 f303 	asr.w	r3, r2, r3
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	69fa      	ldr	r2, [r7, #28]
 8001564:	3208      	adds	r2, #8
 8001566:	2b00      	cmp	r3, #0
 8001568:	bf14      	ite	ne
 800156a:	2301      	movne	r3, #1
 800156c:	2300      	moveq	r3, #0
 800156e:	b2d8      	uxtb	r0, r3
 8001570:	6879      	ldr	r1, [r7, #4]
 8001572:	4613      	mov	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4413      	add	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	440b      	add	r3, r1
 800157c:	330d      	adds	r3, #13
 800157e:	4602      	mov	r2, r0
 8001580:	701a      	strb	r2, [r3, #0]

	        	Pacco->Cell[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 8001582:	7bbb      	ldrb	r3, [r7, #14]
 8001584:	461a      	mov	r2, r3
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	3301      	adds	r3, #1
 800158c:	fa42 f303 	asr.w	r3, r2, r3
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	2b00      	cmp	r3, #0
 8001596:	bf14      	ite	ne
 8001598:	2301      	movne	r3, #1
 800159a:	2300      	moveq	r3, #0
 800159c:	b2d8      	uxtb	r0, r3
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	69fa      	ldr	r2, [r7, #28]
 80015a2:	4613      	mov	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	330c      	adds	r3, #12
 80015ae:	4602      	mov	r2, r0
 80015b0:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	461a      	mov	r2, r3
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	3301      	adds	r3, #1
 80015bc:	fa42 f303 	asr.w	r3, r2, r3
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	69fa      	ldr	r2, [r7, #28]
 80015c6:	3204      	adds	r2, #4
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	bf14      	ite	ne
 80015cc:	2301      	movne	r3, #1
 80015ce:	2300      	moveq	r3, #0
 80015d0:	b2d8      	uxtb	r0, r3
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	330c      	adds	r3, #12
 80015e0:	4602      	mov	r2, r0
 80015e2:	701a      	strb	r2, [r3, #0]
	        	Pacco->Cell[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 80015e4:	7c3b      	ldrb	r3, [r7, #16]
 80015e6:	461a      	mov	r2, r3
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	3301      	adds	r3, #1
 80015ee:	fa42 f303 	asr.w	r3, r2, r3
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	3208      	adds	r2, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	bf14      	ite	ne
 80015fe:	2301      	movne	r3, #1
 8001600:	2300      	moveq	r3, #0
 8001602:	b2d8      	uxtb	r0, r3
 8001604:	6879      	ldr	r1, [r7, #4]
 8001606:	4613      	mov	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4413      	add	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	440b      	add	r3, r1
 8001610:	330c      	adds	r3, #12
 8001612:	4602      	mov	r2, r0
 8001614:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	3301      	adds	r3, #1
 800161a:	61fb      	str	r3, [r7, #28]
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	2b03      	cmp	r3, #3
 8001620:	f77f af68 	ble.w	80014f4 <ltc6811_read_status+0xf4>
	        }

		    return HAL_OK;
 8001624:	2300      	movs	r3, #0
		}
 8001626:	4618      	mov	r0, r3
 8001628:	3720      	adds	r7, #32
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	38d1b717 	.word	0x38d1b717
 8001634:	3bf5c28f 	.word	0x3bf5c28f
 8001638:	43888000 	.word	0x43888000

0800163c <stampa_tensioni_celle>:
#include "Tasks_freertos.h"

extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart2;	//Uart di debug

void stampa_tensioni_celle(Datatocom Data){
 800163c:	b084      	sub	sp, #16
 800163e:	b580      	push	{r7, lr}
 8001640:	b08c      	sub	sp, #48	@ 0x30
 8001642:	af02      	add	r7, sp, #8
 8001644:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001648:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// Stampa risultati misurazione celle
		for (int i = 0; i < N_celle; i++)
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001650:	e026      	b.n	80016a0 <stampa_tensioni_celle+0x64>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Data.Pack.Cell[i].tensione);
 8001652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001654:	1c59      	adds	r1, r3, #1
 8001656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001658:	4613      	mov	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	3330      	adds	r3, #48	@ 0x30
 8001662:	443b      	add	r3, r7
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800166c:	463b      	mov	r3, r7
 800166e:	ed8d 7b00 	vstr	d7, [sp]
 8001672:	460a      	mov	r2, r1
 8001674:	4910      	ldr	r1, [pc, #64]	@ (80016b8 <stampa_tensioni_celle+0x7c>)
 8001676:	4618      	mov	r0, r3
 8001678:	f00d f9c8 	bl	800ea0c <siprintf>
 800167c:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 800167e:	6a3b      	ldr	r3, [r7, #32]
 8001680:	b29a      	uxth	r2, r3
 8001682:	463b      	mov	r3, r7
 8001684:	4619      	mov	r1, r3
 8001686:	480d      	ldr	r0, [pc, #52]	@ (80016bc <stampa_tensioni_celle+0x80>)
 8001688:	f006 ff22 	bl	80084d0 <HAL_UART_Transmit_IT>
		      xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
 800168c:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <stampa_tensioni_celle+0x84>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001694:	4618      	mov	r0, r3
 8001696:	f00a fab3 	bl	800bc00 <xQueueSemaphoreTake>
		for (int i = 0; i < N_celle; i++)
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	3301      	adds	r3, #1
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24
 80016a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a2:	2b0b      	cmp	r3, #11
 80016a4:	ddd5      	ble.n	8001652 <stampa_tensioni_celle+0x16>
		   }
}
 80016a6:	bf00      	nop
 80016a8:	bf00      	nop
 80016aa:	3728      	adds	r7, #40	@ 0x28
 80016ac:	46bd      	mov	sp, r7
 80016ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016b2:	b004      	add	sp, #16
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	080121e8 	.word	0x080121e8
 80016bc:	24000464 	.word	0x24000464
 80016c0:	24000204 	.word	0x24000204

080016c4 <stampa_somma_celle>:
	    // Invia via UART
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
	xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
}

void stampa_somma_celle(Status_register reg){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b092      	sub	sp, #72	@ 0x48
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	eeb0 6a40 	vmov.f32	s12, s0
 80016ce:	eef0 6a60 	vmov.f32	s13, s1
 80016d2:	eeb0 7a41 	vmov.f32	s14, s2
 80016d6:	eef0 7a61 	vmov.f32	s15, s3
 80016da:	ed87 6a00 	vstr	s12, [r7]
 80016de:	edc7 6a01 	vstr	s13, [r7, #4]
 80016e2:	ed87 7a02 	vstr	s14, [r7, #8]
 80016e6:	edc7 7a03 	vstr	s15, [r7, #12]
	// Stampa Misurazione somma celle

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", reg.somma_celle);
 80016ea:	edd7 7a00 	vldr	s15, [r7]
 80016ee:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016f2:	f107 0010 	add.w	r0, r7, #16
 80016f6:	ec53 2b17 	vmov	r2, r3, d7
 80016fa:	490b      	ldr	r1, [pc, #44]	@ (8001728 <stampa_somma_celle+0x64>)
 80016fc:	f00d f986 	bl	800ea0c <siprintf>
 8001700:	6478      	str	r0, [r7, #68]	@ 0x44
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001704:	b29a      	uxth	r2, r3
 8001706:	f107 0310 	add.w	r3, r7, #16
 800170a:	4619      	mov	r1, r3
 800170c:	4807      	ldr	r0, [pc, #28]	@ (800172c <stampa_somma_celle+0x68>)
 800170e:	f006 fedf 	bl	80084d0 <HAL_UART_Transmit_IT>
       xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
 8001712:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <stampa_somma_celle+0x6c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800171a:	4618      	mov	r0, r3
 800171c:	f00a fa70 	bl	800bc00 <xQueueSemaphoreTake>
}
 8001720:	bf00      	nop
 8001722:	3748      	adds	r7, #72	@ 0x48
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	0801223c 	.word	0x0801223c
 800172c:	24000464 	.word	0x24000464
 8001730:	24000204 	.word	0x24000204

08001734 <stampa_temperatura_interna>:

void stampa_temperatura_interna(Status_register reg){
 8001734:	b580      	push	{r7, lr}
 8001736:	b092      	sub	sp, #72	@ 0x48
 8001738:	af00      	add	r7, sp, #0
 800173a:	eeb0 6a40 	vmov.f32	s12, s0
 800173e:	eef0 6a60 	vmov.f32	s13, s1
 8001742:	eeb0 7a41 	vmov.f32	s14, s2
 8001746:	eef0 7a61 	vmov.f32	s15, s3
 800174a:	ed87 6a00 	vstr	s12, [r7]
 800174e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001752:	ed87 7a02 	vstr	s14, [r7, #8]
 8001756:	edc7 7a03 	vstr	s15, [r7, #12]
	// Stampa Temperatura interna del chip
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", reg.int_temperature);
 800175a:	edd7 7a01 	vldr	s15, [r7, #4]
 800175e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001762:	f107 0010 	add.w	r0, r7, #16
 8001766:	ec53 2b17 	vmov	r2, r3, d7
 800176a:	490b      	ldr	r1, [pc, #44]	@ (8001798 <stampa_temperatura_interna+0x64>)
 800176c:	f00d f94e 	bl	800ea0c <siprintf>
 8001770:	6478      	str	r0, [r7, #68]	@ 0x44
       // Invia via UART
       HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 8001772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001774:	b29a      	uxth	r2, r3
 8001776:	f107 0310 	add.w	r3, r7, #16
 800177a:	4619      	mov	r1, r3
 800177c:	4807      	ldr	r0, [pc, #28]	@ (800179c <stampa_temperatura_interna+0x68>)
 800177e:	f006 fea7 	bl	80084d0 <HAL_UART_Transmit_IT>
       xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <stampa_temperatura_interna+0x6c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800178a:	4618      	mov	r0, r3
 800178c:	f00a fa38 	bl	800bc00 <xQueueSemaphoreTake>
}
 8001790:	bf00      	nop
 8001792:	3748      	adds	r7, #72	@ 0x48
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	0801226c 	.word	0x0801226c
 800179c:	24000464 	.word	0x24000464
 80017a0:	24000204 	.word	0x24000204

080017a4 <stampa_SOC>:

void stampa_SOC(float *SOC){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b094      	sub	sp, #80	@ 0x50
 80017a8:	af02      	add	r7, sp, #8
 80017aa:	6078      	str	r0, [r7, #4]
	// Stampa SOC della prima cella
		char buffer[50];
		for (int i = 0; i < N_celle; i++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80017b0:	e025      	b.n	80017fe <stampa_SOC+0x5a>
		   {
			// Converti float in stringa
			int length = sprintf(buffer, "Il SOC della cella %d : %.2f\r\n",i+1, SOC[i]);
 80017b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017b4:	1c59      	adds	r1, r3, #1
 80017b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	ed8d 7b00 	vstr	d7, [sp]
 80017ce:	460a      	mov	r2, r1
 80017d0:	490f      	ldr	r1, [pc, #60]	@ (8001810 <stampa_SOC+0x6c>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f00d f91a 	bl	800ea0c <siprintf>
 80017d8:	6438      	str	r0, [r7, #64]	@ 0x40
			// Invia via UART
			HAL_UART_Transmit_IT(&huart3, (uint8_t*)buffer, length);
 80017da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017dc:	b29a      	uxth	r2, r3
 80017de:	f107 030c 	add.w	r3, r7, #12
 80017e2:	4619      	mov	r1, r3
 80017e4:	480b      	ldr	r0, [pc, #44]	@ (8001814 <stampa_SOC+0x70>)
 80017e6:	f006 fe73 	bl	80084d0 <HAL_UART_Transmit_IT>
			xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
 80017ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <stampa_SOC+0x74>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80017f2:	4618      	mov	r0, r3
 80017f4:	f00a fa04 	bl	800bc00 <xQueueSemaphoreTake>
		for (int i = 0; i < N_celle; i++)
 80017f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017fa:	3301      	adds	r3, #1
 80017fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80017fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001800:	2b0b      	cmp	r3, #11
 8001802:	ddd6      	ble.n	80017b2 <stampa_SOC+0xe>
		   }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3748      	adds	r7, #72	@ 0x48
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	08012298 	.word	0x08012298
 8001814:	24000464 	.word	0x24000464
 8001818:	24000204 	.word	0x24000204

0800181c <debugprint>:


void debugprint(const char *msg){
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg, strlen(msg));
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7fe fdbb 	bl	80003a0 <strlen>
 800182a:	4603      	mov	r3, r0
 800182c:	b29b      	uxth	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	4807      	ldr	r0, [pc, #28]	@ (8001850 <debugprint+0x34>)
 8001834:	f006 fe4c 	bl	80084d0 <HAL_UART_Transmit_IT>
	xSemaphoreTake(UARTSemHandle, pdMS_TO_TICKS(500));
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <debugprint+0x38>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001840:	4618      	mov	r0, r3
 8001842:	f00a f9dd 	bl	800bc00 <xQueueSemaphoreTake>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	24000464 	.word	0x24000464
 8001854:	24000204 	.word	0x24000204

08001858 <MainTask>:
#include "Manage_bms.h"
#include "FreeRTOS.h"
#include "string.h"

void MainTask(void *argument)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b0d0      	sub	sp, #320	@ 0x140
 800185c:	af00      	add	r7, sp, #0
 800185e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001862:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001866:	6018      	str	r0, [r3, #0]
	QueueSetMemberHandle_t xHandle;
	Batteria Pacco_bat;
	xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(100) );
 8001868:	4b48      	ldr	r3, [pc, #288]	@ (800198c <MainTask+0x134>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2164      	movs	r1, #100	@ 0x64
 800186e:	4618      	mov	r0, r3
 8001870:	f00a fc52 	bl	800c118 <xQueueSelectFromSet>
 8001874:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
	char stringa[50] ={0};
 8001878:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800187c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001880:	4618      	mov	r0, r3
 8001882:	2332      	movs	r3, #50	@ 0x32
 8001884:	461a      	mov	r2, r3
 8001886:	2100      	movs	r1, #0
 8001888:	f00d f925 	bl	800ead6 <memset>
	uint8_t i=0;
 800188c:	2300      	movs	r3, #0
 800188e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
	static char carattere=0;

  for (;;)
  {

	xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(200) );
 8001892:	4b3e      	ldr	r3, [pc, #248]	@ (800198c <MainTask+0x134>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	21c8      	movs	r1, #200	@ 0xc8
 8001898:	4618      	mov	r0, r3
 800189a:	f00a fc3d 	bl	800c118 <xQueueSelectFromSet>
 800189e:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
	  if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretomain )
 80018a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001990 <MainTask+0x138>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d108      	bne.n	80018c0 <MainTask+0x68>
	       {
	          xQueueReceive( Queuemisuretomain,(void *)&Pacco_bat, pdMS_TO_TICKS(200) );
 80018ae:	4b38      	ldr	r3, [pc, #224]	@ (8001990 <MainTask+0x138>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80018b6:	22c8      	movs	r2, #200	@ 0xc8
 80018b8:	4618      	mov	r0, r3
 80018ba:	f00a f8ff 	bl	800babc <xQueueReceive>
 80018be:	e7e8      	b.n	8001892 <MainTask+0x3a>
	       }
	   else if( xHandle == ( QueueSetMemberHandle_t ) Queueuarttomain )
 80018c0:	4b34      	ldr	r3, [pc, #208]	@ (8001994 <MainTask+0x13c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d14e      	bne.n	800196a <MainTask+0x112>
	       {

	    	   xreturn= xQueueReceive(Queueuarttomain,(void *) &carattere, pdMS_TO_TICKS(200) );
 80018cc:	4b31      	ldr	r3, [pc, #196]	@ (8001994 <MainTask+0x13c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	22c8      	movs	r2, #200	@ 0xc8
 80018d2:	4931      	ldr	r1, [pc, #196]	@ (8001998 <MainTask+0x140>)
 80018d4:	4618      	mov	r0, r3
 80018d6:	f00a f8f1 	bl	800babc <xQueueReceive>
 80018da:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134

	    	   if (xreturn!=pdTRUE){
 80018de:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d002      	beq.n	80018ec <MainTask+0x94>
	    		   debugprint("non ricevo dalla coda\n\r");
 80018e6:	482d      	ldr	r0, [pc, #180]	@ (800199c <MainTask+0x144>)
 80018e8:	f7ff ff98 	bl	800181c <debugprint>
	    	   }
	    	   if(carattere != '\n' && carattere != '\r')
 80018ec:	4b2a      	ldr	r3, [pc, #168]	@ (8001998 <MainTask+0x140>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b0a      	cmp	r3, #10
 80018f2:	d012      	beq.n	800191a <MainTask+0xc2>
 80018f4:	4b28      	ldr	r3, [pc, #160]	@ (8001998 <MainTask+0x140>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b0d      	cmp	r3, #13
 80018fa:	d00e      	beq.n	800191a <MainTask+0xc2>
	    	   {
	    		   stringa[i] = carattere;
 80018fc:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8001900:	4a25      	ldr	r2, [pc, #148]	@ (8001998 <MainTask+0x140>)
 8001902:	7811      	ldrb	r1, [r2, #0]
 8001904:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001908:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800190c:	54d1      	strb	r1, [r2, r3]
	    		   i++;
 800190e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8001912:	3301      	adds	r3, #1
 8001914:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8001918:	e036      	b.n	8001988 <MainTask+0x130>
	    	   }
	    	   else
	    	   {
	   			// Aggiungo il carattere nullo per terminare la stringa
	    		   stringa[i] = '\0';
 800191a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800191e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8001922:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8001926:	2100      	movs	r1, #0
 8001928:	54d1      	strb	r1, [r2, r3]
	    	    // Confronta la stringa ricevuta con "ciao"
	    	  	   if(strcmp(stringa, "ciao") == 0) {
 800192a:	f107 0308 	add.w	r3, r7, #8
 800192e:	491c      	ldr	r1, [pc, #112]	@ (80019a0 <MainTask+0x148>)
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fcd5 	bl	80002e0 <strcmp>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d102      	bne.n	8001942 <MainTask+0xea>
	    	  		   ledyellowon(); // Accendi il LED
 800193c:	f000 fb80 	bl	8002040 <ledyellowon>
 8001940:	e001      	b.n	8001946 <MainTask+0xee>
	    	   	   }
	    	  	   else
	    	   	   {
	    	  		   ledyellowoff();
 8001942:	f000 fb65 	bl	8002010 <ledyellowoff>
	    	   	   }
	    	  	   if(strcmp(stringa, "pippo") == 0)
 8001946:	f107 0308 	add.w	r3, r7, #8
 800194a:	4916      	ldr	r1, [pc, #88]	@ (80019a4 <MainTask+0x14c>)
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fcc7 	bl	80002e0 <strcmp>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <MainTask+0x106>
	    	  	   {
	    	  		   ledgreenon(); // Accendi il LED
 8001958:	f000 fb7e 	bl	8002058 <ledgreenon>
 800195c:	e001      	b.n	8001962 <MainTask+0x10a>
	    	   	   }
	    	  	   else
	    	   	   {
	    	  		   ledgreenoff();
 800195e:	f000 fb63 	bl	8002028 <ledgreenoff>
	    	   	   }
	    	   		 // Resetta l'indice per la prossima stringa
	    	   	   i = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8001968:	e793      	b.n	8001892 <MainTask+0x3a>
	    	   }
	       }
	   else if( xHandle == ( QueueSetMemberHandle_t ) QueueSOCtomain)
 800196a:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <MainTask+0x150>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8001972:	429a      	cmp	r2, r3
 8001974:	d18d      	bne.n	8001892 <MainTask+0x3a>
	   	   {
	   	   	   //da modificare per vedere che dato passa la coda
	   	   	   xQueueReceive( QueueSOCtomain,(void *)&Pacco_bat, pdMS_TO_TICKS(500) );
 8001976:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <MainTask+0x150>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800197e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001982:	4618      	mov	r0, r3
 8001984:	f00a f89a 	bl	800babc <xQueueReceive>
	xHandle = xQueueSelectFromSet( Settomain, pdMS_TO_TICKS(200) );
 8001988:	e783      	b.n	8001892 <MainTask+0x3a>
 800198a:	bf00      	nop
 800198c:	24000220 	.word	0x24000220
 8001990:	24000208 	.word	0x24000208
 8001994:	24000210 	.word	0x24000210
 8001998:	240001f8 	.word	0x240001f8
 800199c:	080122bc 	.word	0x080122bc
 80019a0:	080122d4 	.word	0x080122d4
 80019a4:	080122dc 	.word	0x080122dc
 80019a8:	2400021c 	.word	0x2400021c

080019ac <TaskCalcoloSOC>:
#include "global.h"
#include "Comunicazione_UART.h"


void TaskCalcoloSOC(void *argument)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b0c2      	sub	sp, #264	@ 0x108
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019ba:	6018      	str	r0, [r3, #0]
	Batteria Pacco;
	BaseType_t xreturn;

  	for (;;)
  	{
		xQueueReceive(QueuemisuretoSOC, &Pacco, pdMS_TO_TICKS(2000));
 80019bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001a74 <TaskCalcoloSOC+0xc8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f107 0108 	add.w	r1, r7, #8
 80019c4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f00a f877 	bl	800babc <xQueueReceive>
	  // si usa l'AEKF per calcolare SOC e AEKF
		for (int i=0;i<N_celle;i++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80019d4:	e023      	b.n	8001a1e <TaskCalcoloSOC+0x72>
		{
			Pacco.Cell[i].SOC=Pacco.Cell[i].tensione/4;
 80019d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019da:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 80019de:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 80019e2:	4613      	mov	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	440b      	add	r3, r1
 80019ec:	ed93 7a00 	vldr	s14, [r3]
 80019f0:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80019f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019fc:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 8001a00:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001a04:	4613      	mov	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4413      	add	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3310      	adds	r3, #16
 8001a10:	edc3 7a00 	vstr	s15, [r3]
		for (int i=0;i<N_celle;i++)
 8001a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a18:	3301      	adds	r3, #1
 8001a1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001a22:	2b0b      	cmp	r3, #11
 8001a24:	ddd7      	ble.n	80019d6 <TaskCalcoloSOC+0x2a>
		}
	   	xreturn = xQueueSend(QueueSOCtocom, &Pacco.Cell->SOC,pdMS_TO_TICKS(200));
 8001a26:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <TaskCalcoloSOC+0xcc>)
 8001a28:	6818      	ldr	r0, [r3, #0]
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	f103 0110 	add.w	r1, r3, #16
 8001a32:	2300      	movs	r3, #0
 8001a34:	22c8      	movs	r2, #200	@ 0xc8
 8001a36:	f009 ff07 	bl	800b848 <xQueueGenericSend>
 8001a3a:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
	    if (xreturn != pdTRUE)
 8001a3e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d002      	beq.n	8001a4c <TaskCalcoloSOC+0xa0>
	    {
	   		debugprint("non scrive nella coda da SOC a com\r\n");
 8001a46:	480d      	ldr	r0, [pc, #52]	@ (8001a7c <TaskCalcoloSOC+0xd0>)
 8001a48:	f7ff fee8 	bl	800181c <debugprint>
	    }

	    xreturn = xQueueSend(QueueSOCtomain, &Pacco.Cell->SOC, pdMS_TO_TICKS(200));
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <TaskCalcoloSOC+0xd4>)
 8001a4e:	6818      	ldr	r0, [r3, #0]
 8001a50:	f107 0308 	add.w	r3, r7, #8
 8001a54:	f103 0110 	add.w	r1, r3, #16
 8001a58:	2300      	movs	r3, #0
 8001a5a:	22c8      	movs	r2, #200	@ 0xc8
 8001a5c:	f009 fef4 	bl	800b848 <xQueueGenericSend>
 8001a60:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
	    if (xreturn != pdTRUE)
 8001a64:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d0a7      	beq.n	80019bc <TaskCalcoloSOC+0x10>
	    {
	   		debugprint("non scrive nella coda da SOC a main\r\n");
 8001a6c:	4805      	ldr	r0, [pc, #20]	@ (8001a84 <TaskCalcoloSOC+0xd8>)
 8001a6e:	f7ff fed5 	bl	800181c <debugprint>
		xQueueReceive(QueuemisuretoSOC, &Pacco, pdMS_TO_TICKS(2000));
 8001a72:	e7a3      	b.n	80019bc <TaskCalcoloSOC+0x10>
 8001a74:	24000218 	.word	0x24000218
 8001a78:	24000214 	.word	0x24000214
 8001a7c:	080122e4 	.word	0x080122e4
 8001a80:	2400021c 	.word	0x2400021c
 8001a84:	0801230c 	.word	0x0801230c

08001a88 <TaskComunicazione>:
#include "global.h"
#include "funzioni_SOC.h"
#include "FreeRTOS.h"

void TaskComunicazione(void *argument)
{
 8001a88:	b590      	push	{r4, r7, lr}
 8001a8a:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001a8e:	af3e      	add	r7, sp, #248	@ 0xf8
 8001a90:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a94:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a98:	6018      	str	r0, [r3, #0]
	Datatocom Misure;
	QueueSetMemberHandle_t xHandle;
	float SOC[N_celle];
  for (;;)
  {
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(2000) );
 8001a9a:	4b38      	ldr	r3, [pc, #224]	@ (8001b7c <TaskComunicazione+0xf4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f00a fb38 	bl	800c118 <xQueueSelectFromSet>
 8001aa8:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144

	  if( xHandle == NULL )
 8001aac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d103      	bne.n	8001abc <TaskComunicazione+0x34>
	       {
		  	  debugprint(" passato troppo tempo dalla richiesta\n");
 8001ab4:	4832      	ldr	r0, [pc, #200]	@ (8001b80 <TaskComunicazione+0xf8>)
 8001ab6:	f7ff feb1 	bl	800181c <debugprint>
 8001aba:	e7ee      	b.n	8001a9a <TaskComunicazione+0x12>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) Queuemisuretocom )
 8001abc:	4b31      	ldr	r3, [pc, #196]	@ (8001b84 <TaskComunicazione+0xfc>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d144      	bne.n	8001b52 <TaskComunicazione+0xca>
	       {
	          xQueueReceive( Queuemisuretocom, &Misure, pdMS_TO_TICKS(2000) );
 8001ac8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b84 <TaskComunicazione+0xfc>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001ad0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f009 fff1 	bl	800babc <xQueueReceive>
	          stampa_tensioni_celle(Misure);
 8001ada:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001ade:	f5a3 7486 	sub.w	r4, r3, #268	@ 0x10c
 8001ae2:	4668      	mov	r0, sp
 8001ae4:	f104 0310 	add.w	r3, r4, #16
 8001ae8:	22f8      	movs	r2, #248	@ 0xf8
 8001aea:	4619      	mov	r1, r3
 8001aec:	f00d f8d1 	bl	800ec92 <memcpy>
 8001af0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001af4:	f7ff fda2 	bl	800163c <stampa_tensioni_celle>
	          stampa_temperatura_interna(Misure.reg);
 8001af8:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001afc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b00:	ed93 6a3e 	vldr	s12, [r3, #248]	@ 0xf8
 8001b04:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8001b08:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8001b0c:	edd3 7a41 	vldr	s15, [r3, #260]	@ 0x104
 8001b10:	eeb0 0a46 	vmov.f32	s0, s12
 8001b14:	eef0 0a66 	vmov.f32	s1, s13
 8001b18:	eeb0 1a47 	vmov.f32	s2, s14
 8001b1c:	eef0 1a67 	vmov.f32	s3, s15
 8001b20:	f7ff fe08 	bl	8001734 <stampa_temperatura_interna>
	          stampa_somma_celle(Misure.reg);
 8001b24:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001b28:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001b2c:	ed93 6a3e 	vldr	s12, [r3, #248]	@ 0xf8
 8001b30:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 8001b34:	ed93 7a40 	vldr	s14, [r3, #256]	@ 0x100
 8001b38:	edd3 7a41 	vldr	s15, [r3, #260]	@ 0x104
 8001b3c:	eeb0 0a46 	vmov.f32	s0, s12
 8001b40:	eef0 0a66 	vmov.f32	s1, s13
 8001b44:	eeb0 1a47 	vmov.f32	s2, s14
 8001b48:	eef0 1a67 	vmov.f32	s3, s15
 8001b4c:	f7ff fdba 	bl	80016c4 <stampa_somma_celle>
 8001b50:	e7a3      	b.n	8001a9a <TaskComunicazione+0x12>
	       }
	       else if( xHandle == ( QueueSetMemberHandle_t ) QueueSOCtocom )
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <TaskComunicazione+0x100>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d19d      	bne.n	8001a9a <TaskComunicazione+0x12>
	       {
	          xQueueReceive(QueueSOCtocom, &SOC, pdMS_TO_TICKS(2000) );
 8001b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b88 <TaskComunicazione+0x100>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f107 010c 	add.w	r1, r7, #12
 8001b66:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f009 ffa6 	bl	800babc <xQueueReceive>
	          stampa_SOC(SOC);
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fe15 	bl	80017a4 <stampa_SOC>
	  xHandle = xQueueSelectFromSet( Settocom, pdMS_TO_TICKS(2000) );
 8001b7a:	e78e      	b.n	8001a9a <TaskComunicazione+0x12>
 8001b7c:	24000224 	.word	0x24000224
 8001b80:	08012334 	.word	0x08012334
 8001b84:	2400020c 	.word	0x2400020c
 8001b88:	24000214 	.word	0x24000214

08001b8c <TaskMisure>:
#include "FreeRTOS.h"

extern UART_HandleTypeDef huart3;

void TaskMisure(void *argument)
{
 8001b8c:	b590      	push	{r4, r7, lr}
 8001b8e:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001b98:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001b9c:	6018      	str	r0, [r3, #0]
	HAL_StatusTypeDef Status_read;
	TickType_t xLastExecutionTime = xTaskGetTickCount();
 8001b9e:	f00a fdf3 	bl	800c788 <xTaskGetTickCount>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
	Batteria Pacco_bat;
	float tensione_GPIO[6]={0};
 8001ba8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001bac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	6053      	str	r3, [r2, #4]
 8001bb8:	6093      	str	r3, [r2, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
 8001bbc:	6113      	str	r3, [r2, #16]
 8001bbe:	6153      	str	r3, [r2, #20]
	Status_register Status;
	Datatocom Misura;
	BaseType_t xreturn;


	ltc6811_configure();
 8001bc0:	f7ff faa4 	bl	800110c <ltc6811_configure>

	for (;;){
		Status_read=ltc6811_read_cell_voltages(&Pacco_bat);
 8001bc4:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff fad3 	bl	8001174 <ltc6811_read_cell_voltages>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
		ltc6811_read_gpio_voltages(tensione_GPIO);
 8001bd4:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fb85 	bl	80012e8 <ltc6811_read_gpio_voltages>
		ltc6811_read_status(&Pacco_bat, &Status);
 8001bde:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001be2:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8001be6:	4611      	mov	r1, r2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fc09 	bl	8001400 <ltc6811_read_status>

		Misura.Pack=Pacco_bat;
 8001bee:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001bf2:	f5a3 720d 	sub.w	r2, r3, #564	@ 0x234
 8001bf6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001bfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bfe:	4610      	mov	r0, r2
 8001c00:	4619      	mov	r1, r3
 8001c02:	23f8      	movs	r3, #248	@ 0xf8
 8001c04:	461a      	mov	r2, r3
 8001c06:	f00d f844 	bl	800ec92 <memcpy>
		Misura.reg=Status;
 8001c0a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001c0e:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001c12:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001c16:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8001c1a:	f103 04f8 	add.w	r4, r3, #248	@ 0xf8
 8001c1e:	4613      	mov	r3, r2
 8001c20:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		xreturn = xQueueSend( Queuemisuretomain, &Pacco_bat, pdMS_TO_TICKS(200) );
 8001c26:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <TaskMisure+0x110>)
 8001c28:	6818      	ldr	r0, [r3, #0]
 8001c2a:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8001c2e:	2300      	movs	r3, #0
 8001c30:	22c8      	movs	r2, #200	@ 0xc8
 8001c32:	f009 fe09 	bl	800b848 <xQueueGenericSend>
 8001c36:	f8c7 0238 	str.w	r0, [r7, #568]	@ 0x238
		if (xreturn!=pdTRUE){
 8001c3a:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d002      	beq.n	8001c48 <TaskMisure+0xbc>
			debugprint("non scrive nella coda da misure a main");
 8001c42:	4817      	ldr	r0, [pc, #92]	@ (8001ca0 <TaskMisure+0x114>)
 8001c44:	f7ff fdea 	bl	800181c <debugprint>
		}

		xreturn = xQueueSend( Queuemisuretocom, &Misura,pdMS_TO_TICKS(200) );
 8001c48:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <TaskMisure+0x118>)
 8001c4a:	6818      	ldr	r0, [r3, #0]
 8001c4c:	f107 010c 	add.w	r1, r7, #12
 8001c50:	2300      	movs	r3, #0
 8001c52:	22c8      	movs	r2, #200	@ 0xc8
 8001c54:	f009 fdf8 	bl	800b848 <xQueueGenericSend>
 8001c58:	f8c7 0238 	str.w	r0, [r7, #568]	@ 0x238
		if (xreturn!=pdTRUE){
 8001c5c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d002      	beq.n	8001c6a <TaskMisure+0xde>
			debugprint("non scrive nella coda da misure a com\n\r");
 8001c64:	4810      	ldr	r0, [pc, #64]	@ (8001ca8 <TaskMisure+0x11c>)
 8001c66:	f7ff fdd9 	bl	800181c <debugprint>
		}

		xreturn = xQueueSend( QueuemisuretoSOC, &Pacco_bat, pdMS_TO_TICKS(200) );
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <TaskMisure+0x120>)
 8001c6c:	6818      	ldr	r0, [r3, #0]
 8001c6e:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8001c72:	2300      	movs	r3, #0
 8001c74:	22c8      	movs	r2, #200	@ 0xc8
 8001c76:	f009 fde7 	bl	800b848 <xQueueGenericSend>
 8001c7a:	f8c7 0238 	str.w	r0, [r7, #568]	@ 0x238
		if (xreturn!=pdTRUE){
 8001c7e:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d002      	beq.n	8001c8c <TaskMisure+0x100>
			debugprint("non scrive nella coda da misure a SOC\n\r");
 8001c86:	480a      	ldr	r0, [pc, #40]	@ (8001cb0 <TaskMisure+0x124>)
 8001c88:	f7ff fdc8 	bl	800181c <debugprint>
		}

		vTaskDelayUntil(&xLastExecutionTime, pdMS_TO_TICKS(1000));
 8001c8c:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8001c90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c94:	4618      	mov	r0, r3
 8001c96:	f00a fc07 	bl	800c4a8 <vTaskDelayUntil>
		Status_read=ltc6811_read_cell_voltages(&Pacco_bat);
 8001c9a:	e793      	b.n	8001bc4 <TaskMisure+0x38>
 8001c9c:	24000208 	.word	0x24000208
 8001ca0:	08012360 	.word	0x08012360
 8001ca4:	2400020c 	.word	0x2400020c
 8001ca8:	08012388 	.word	0x08012388
 8001cac:	24000218 	.word	0x24000218
 8001cb0:	080123b0 	.word	0x080123b0

08001cb4 <StartTasks>:
static uint8_t uartbuffer;
extern UART_HandleTypeDef huart3;
BaseType_t xreturn;

void StartTasks(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af02      	add	r7, sp, #8
	xreturn=xTaskCreate(MainTask, "MainTask",128, NULL, 25, NULL);
 8001cba:	2300      	movs	r3, #0
 8001cbc:	9301      	str	r3, [sp, #4]
 8001cbe:	2319      	movs	r3, #25
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	2280      	movs	r2, #128	@ 0x80
 8001cc6:	4989      	ldr	r1, [pc, #548]	@ (8001eec <StartTasks+0x238>)
 8001cc8:	4889      	ldr	r0, [pc, #548]	@ (8001ef0 <StartTasks+0x23c>)
 8001cca:	f00a faa2 	bl	800c212 <xTaskCreate>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4a88      	ldr	r2, [pc, #544]	@ (8001ef4 <StartTasks+0x240>)
 8001cd2:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001cd4:	4b87      	ldr	r3, [pc, #540]	@ (8001ef4 <StartTasks+0x240>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d002      	beq.n	8001ce2 <StartTasks+0x2e>
		debugprint("MainTask non creato correttamente\r\n");
 8001cdc:	4886      	ldr	r0, [pc, #536]	@ (8001ef8 <StartTasks+0x244>)
 8001cde:	f7ff fd9d 	bl	800181c <debugprint>
	}
	xreturn=xTaskCreate(TaskMisure, "TaskMisure",1024 , NULL, 26, NULL);
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	231a      	movs	r3, #26
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2300      	movs	r3, #0
 8001cec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cf0:	4982      	ldr	r1, [pc, #520]	@ (8001efc <StartTasks+0x248>)
 8001cf2:	4883      	ldr	r0, [pc, #524]	@ (8001f00 <StartTasks+0x24c>)
 8001cf4:	f00a fa8d 	bl	800c212 <xTaskCreate>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	4a7e      	ldr	r2, [pc, #504]	@ (8001ef4 <StartTasks+0x240>)
 8001cfc:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001cfe:	4b7d      	ldr	r3, [pc, #500]	@ (8001ef4 <StartTasks+0x240>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d002      	beq.n	8001d0c <StartTasks+0x58>
		debugprint("TaskMisure non creato correttamente\r\n");
 8001d06:	487f      	ldr	r0, [pc, #508]	@ (8001f04 <StartTasks+0x250>)
 8001d08:	f7ff fd88 	bl	800181c <debugprint>
	}
	xreturn=xTaskCreate(TaskComunicazione, "TaskComunicazione",512, NULL, 24, NULL);
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	9301      	str	r3, [sp, #4]
 8001d10:	2318      	movs	r3, #24
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	2300      	movs	r3, #0
 8001d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d1a:	497b      	ldr	r1, [pc, #492]	@ (8001f08 <StartTasks+0x254>)
 8001d1c:	487b      	ldr	r0, [pc, #492]	@ (8001f0c <StartTasks+0x258>)
 8001d1e:	f00a fa78 	bl	800c212 <xTaskCreate>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a73      	ldr	r2, [pc, #460]	@ (8001ef4 <StartTasks+0x240>)
 8001d26:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001d28:	4b72      	ldr	r3, [pc, #456]	@ (8001ef4 <StartTasks+0x240>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d002      	beq.n	8001d36 <StartTasks+0x82>
		debugprint("TaskComunicazione non creato correttamente\r\n");
 8001d30:	4877      	ldr	r0, [pc, #476]	@ (8001f10 <StartTasks+0x25c>)
 8001d32:	f7ff fd73 	bl	800181c <debugprint>
	}
	xreturn = xTaskCreate(TaskCalcoloSOC, "TaskCalcoloSOC",512, NULL, 23, NULL);
 8001d36:	2300      	movs	r3, #0
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	2317      	movs	r3, #23
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d44:	4973      	ldr	r1, [pc, #460]	@ (8001f14 <StartTasks+0x260>)
 8001d46:	4874      	ldr	r0, [pc, #464]	@ (8001f18 <StartTasks+0x264>)
 8001d48:	f00a fa63 	bl	800c212 <xTaskCreate>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	4a69      	ldr	r2, [pc, #420]	@ (8001ef4 <StartTasks+0x240>)
 8001d50:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001d52:	4b68      	ldr	r3, [pc, #416]	@ (8001ef4 <StartTasks+0x240>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d002      	beq.n	8001d60 <StartTasks+0xac>
		debugprint("TaskCalcoloSOC non creato correttamente\r\n");
 8001d5a:	4870      	ldr	r0, [pc, #448]	@ (8001f1c <StartTasks+0x268>)
 8001d5c:	f7ff fd5e 	bl	800181c <debugprint>
	}

	//Creo i semafori per le interrupt
	SPITXSemHandle = xSemaphoreCreateBinary();
 8001d60:	2203      	movs	r2, #3
 8001d62:	2100      	movs	r1, #0
 8001d64:	2001      	movs	r0, #1
 8001d66:	f009 fd1c 	bl	800b7a2 <xQueueGenericCreate>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4a6c      	ldr	r2, [pc, #432]	@ (8001f20 <StartTasks+0x26c>)
 8001d6e:	6013      	str	r3, [r2, #0]
	SPIRXSemHandle = xSemaphoreCreateBinary();
 8001d70:	2203      	movs	r2, #3
 8001d72:	2100      	movs	r1, #0
 8001d74:	2001      	movs	r0, #1
 8001d76:	f009 fd14 	bl	800b7a2 <xQueueGenericCreate>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	4a69      	ldr	r2, [pc, #420]	@ (8001f24 <StartTasks+0x270>)
 8001d7e:	6013      	str	r3, [r2, #0]
	UARTSemHandle = xSemaphoreCreateBinary();
 8001d80:	2203      	movs	r2, #3
 8001d82:	2100      	movs	r1, #0
 8001d84:	2001      	movs	r0, #1
 8001d86:	f009 fd0c 	bl	800b7a2 <xQueueGenericCreate>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	4a66      	ldr	r2, [pc, #408]	@ (8001f28 <StartTasks+0x274>)
 8001d8e:	6013      	str	r3, [r2, #0]

	Queuemisuretomain = xQueueCreate(4,sizeof(Batteria));
 8001d90:	2200      	movs	r2, #0
 8001d92:	21f8      	movs	r1, #248	@ 0xf8
 8001d94:	2004      	movs	r0, #4
 8001d96:	f009 fd04 	bl	800b7a2 <xQueueGenericCreate>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	4a63      	ldr	r2, [pc, #396]	@ (8001f2c <StartTasks+0x278>)
 8001d9e:	6013      	str	r3, [r2, #0]
	Queuemisuretocom = xQueueCreate(4,sizeof(Datatocom));
 8001da0:	2200      	movs	r2, #0
 8001da2:	f44f 7184 	mov.w	r1, #264	@ 0x108
 8001da6:	2004      	movs	r0, #4
 8001da8:	f009 fcfb 	bl	800b7a2 <xQueueGenericCreate>
 8001dac:	4603      	mov	r3, r0
 8001dae:	4a60      	ldr	r2, [pc, #384]	@ (8001f30 <StartTasks+0x27c>)
 8001db0:	6013      	str	r3, [r2, #0]
	Queueuarttomain = xQueueCreate(8,sizeof(uint8_t));
 8001db2:	2200      	movs	r2, #0
 8001db4:	2101      	movs	r1, #1
 8001db6:	2008      	movs	r0, #8
 8001db8:	f009 fcf3 	bl	800b7a2 <xQueueGenericCreate>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	4a5d      	ldr	r2, [pc, #372]	@ (8001f34 <StartTasks+0x280>)
 8001dc0:	6013      	str	r3, [r2, #0]
	QueueSOCtocom = xQueueCreate(2,sizeof(float[N_celle]));
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2130      	movs	r1, #48	@ 0x30
 8001dc6:	2002      	movs	r0, #2
 8001dc8:	f009 fceb 	bl	800b7a2 <xQueueGenericCreate>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	4a5a      	ldr	r2, [pc, #360]	@ (8001f38 <StartTasks+0x284>)
 8001dd0:	6013      	str	r3, [r2, #0]
	QueueSOCtomain = xQueueCreate(2,sizeof(float[N_celle]));
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2130      	movs	r1, #48	@ 0x30
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	f009 fce3 	bl	800b7a2 <xQueueGenericCreate>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4a57      	ldr	r2, [pc, #348]	@ (8001f3c <StartTasks+0x288>)
 8001de0:	6013      	str	r3, [r2, #0]

	QueuemisuretoSOC = xQueueCreate(4,sizeof(Batteria));
 8001de2:	2200      	movs	r2, #0
 8001de4:	21f8      	movs	r1, #248	@ 0xf8
 8001de6:	2004      	movs	r0, #4
 8001de8:	f009 fcdb 	bl	800b7a2 <xQueueGenericCreate>
 8001dec:	4603      	mov	r3, r0
 8001dee:	4a54      	ldr	r2, [pc, #336]	@ (8001f40 <StartTasks+0x28c>)
 8001df0:	6013      	str	r3, [r2, #0]
	QueueSOCtomain = xQueueCreate(8,sizeof(uint8_t));

	QueuemisuretoSOC = xQueueCreate(8,sizeof(uint8_t)); */
	/////////////////////////////////////////////

	Settocom = xQueueCreateSet( 8 + 8 );
 8001df2:	2010      	movs	r0, #16
 8001df4:	f00a f960 	bl	800c0b8 <xQueueCreateSet>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	4a52      	ldr	r2, [pc, #328]	@ (8001f44 <StartTasks+0x290>)
 8001dfc:	6013      	str	r3, [r2, #0]
	if (Settocom == NULL) {
 8001dfe:	4b51      	ldr	r3, [pc, #324]	@ (8001f44 <StartTasks+0x290>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d102      	bne.n	8001e0c <StartTasks+0x158>
		debugprint("Errore creazione Settocom\n");
 8001e06:	4850      	ldr	r0, [pc, #320]	@ (8001f48 <StartTasks+0x294>)
 8001e08:	f7ff fd08 	bl	800181c <debugprint>
	}
    Settomain = xQueueCreateSet( 8 + 8 + 8);
 8001e0c:	2018      	movs	r0, #24
 8001e0e:	f00a f953 	bl	800c0b8 <xQueueCreateSet>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4a4d      	ldr	r2, [pc, #308]	@ (8001f4c <StartTasks+0x298>)
 8001e16:	6013      	str	r3, [r2, #0]
	if (Settomain == NULL) {
 8001e18:	4b4c      	ldr	r3, [pc, #304]	@ (8001f4c <StartTasks+0x298>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <StartTasks+0x172>
		debugprint("Errore creazione Settomain\n");
 8001e20:	484b      	ldr	r0, [pc, #300]	@ (8001f50 <StartTasks+0x29c>)
 8001e22:	f7ff fcfb 	bl	800181c <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretocom, Settocom );
 8001e26:	4b42      	ldr	r3, [pc, #264]	@ (8001f30 <StartTasks+0x27c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a46      	ldr	r2, [pc, #280]	@ (8001f44 <StartTasks+0x290>)
 8001e2c:	6812      	ldr	r2, [r2, #0]
 8001e2e:	4611      	mov	r1, r2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f00a f950 	bl	800c0d6 <xQueueAddToSet>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ef4 <StartTasks+0x240>)
 8001e3a:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef4 <StartTasks+0x240>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d002      	beq.n	8001e4a <StartTasks+0x196>
		debugprint("la coda da misure non  inserita nel settocom");
 8001e44:	4843      	ldr	r0, [pc, #268]	@ (8001f54 <StartTasks+0x2a0>)
 8001e46:	f7ff fce9 	bl	800181c <debugprint>
	}
	xreturn = xQueueAddToSet( QueueSOCtocom, Settocom );
 8001e4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f38 <StartTasks+0x284>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f44 <StartTasks+0x290>)
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f00a f93e 	bl	800c0d6 <xQueueAddToSet>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	4a25      	ldr	r2, [pc, #148]	@ (8001ef4 <StartTasks+0x240>)
 8001e5e:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001e60:	4b24      	ldr	r3, [pc, #144]	@ (8001ef4 <StartTasks+0x240>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d002      	beq.n	8001e6e <StartTasks+0x1ba>
		debugprint("la coda dal SOC non  inserita nel settocom");
 8001e68:	483b      	ldr	r0, [pc, #236]	@ (8001f58 <StartTasks+0x2a4>)
 8001e6a:	f7ff fcd7 	bl	800181c <debugprint>
	}

	xreturn = xQueueAddToSet( Queuemisuretomain, Settomain );
 8001e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f2c <StartTasks+0x278>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a36      	ldr	r2, [pc, #216]	@ (8001f4c <StartTasks+0x298>)
 8001e74:	6812      	ldr	r2, [r2, #0]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f00a f92c 	bl	800c0d6 <xQueueAddToSet>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	4a1c      	ldr	r2, [pc, #112]	@ (8001ef4 <StartTasks+0x240>)
 8001e82:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001e84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <StartTasks+0x240>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d002      	beq.n	8001e92 <StartTasks+0x1de>
		debugprint("la coda da misure non  inserita nel settomain");
 8001e8c:	4833      	ldr	r0, [pc, #204]	@ (8001f5c <StartTasks+0x2a8>)
 8001e8e:	f7ff fcc5 	bl	800181c <debugprint>
	}
	xreturn = xQueueAddToSet( Queueuarttomain, Settomain );
 8001e92:	4b28      	ldr	r3, [pc, #160]	@ (8001f34 <StartTasks+0x280>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a2d      	ldr	r2, [pc, #180]	@ (8001f4c <StartTasks+0x298>)
 8001e98:	6812      	ldr	r2, [r2, #0]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f00a f91a 	bl	800c0d6 <xQueueAddToSet>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <StartTasks+0x240>)
 8001ea6:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001ea8:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <StartTasks+0x240>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d002      	beq.n	8001eb6 <StartTasks+0x202>
		debugprint("la coda dall'uart non  inserita nel settomain");
 8001eb0:	482b      	ldr	r0, [pc, #172]	@ (8001f60 <StartTasks+0x2ac>)
 8001eb2:	f7ff fcb3 	bl	800181c <debugprint>
	}

	xreturn = xQueueAddToSet( QueueSOCtomain, Settomain );
 8001eb6:	4b21      	ldr	r3, [pc, #132]	@ (8001f3c <StartTasks+0x288>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a24      	ldr	r2, [pc, #144]	@ (8001f4c <StartTasks+0x298>)
 8001ebc:	6812      	ldr	r2, [r2, #0]
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f00a f908 	bl	800c0d6 <xQueueAddToSet>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <StartTasks+0x240>)
 8001eca:	6013      	str	r3, [r2, #0]
	if (xreturn!=pdPASS){
 8001ecc:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <StartTasks+0x240>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d002      	beq.n	8001eda <StartTasks+0x226>
		debugprint("la coda dal SOC non  inserita nel settomain");
 8001ed4:	4823      	ldr	r0, [pc, #140]	@ (8001f64 <StartTasks+0x2b0>)
 8001ed6:	f7ff fca1 	bl	800181c <debugprint>
	}

	HAL_UART_Receive_IT(&huart3, &uartbuffer, 1);
 8001eda:	2201      	movs	r2, #1
 8001edc:	4922      	ldr	r1, [pc, #136]	@ (8001f68 <StartTasks+0x2b4>)
 8001ede:	4823      	ldr	r0, [pc, #140]	@ (8001f6c <StartTasks+0x2b8>)
 8001ee0:	f006 fb8a 	bl	80085f8 <HAL_UART_Receive_IT>
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	080123d8 	.word	0x080123d8
 8001ef0:	08001859 	.word	0x08001859
 8001ef4:	2400022c 	.word	0x2400022c
 8001ef8:	080123e4 	.word	0x080123e4
 8001efc:	08012408 	.word	0x08012408
 8001f00:	08001b8d 	.word	0x08001b8d
 8001f04:	08012414 	.word	0x08012414
 8001f08:	0801243c 	.word	0x0801243c
 8001f0c:	08001a89 	.word	0x08001a89
 8001f10:	08012450 	.word	0x08012450
 8001f14:	08012480 	.word	0x08012480
 8001f18:	080019ad 	.word	0x080019ad
 8001f1c:	08012490 	.word	0x08012490
 8001f20:	240001fc 	.word	0x240001fc
 8001f24:	24000200 	.word	0x24000200
 8001f28:	24000204 	.word	0x24000204
 8001f2c:	24000208 	.word	0x24000208
 8001f30:	2400020c 	.word	0x2400020c
 8001f34:	24000210 	.word	0x24000210
 8001f38:	24000214 	.word	0x24000214
 8001f3c:	2400021c 	.word	0x2400021c
 8001f40:	24000218 	.word	0x24000218
 8001f44:	24000224 	.word	0x24000224
 8001f48:	080124bc 	.word	0x080124bc
 8001f4c:	24000220 	.word	0x24000220
 8001f50:	080124d8 	.word	0x080124d8
 8001f54:	080124f4 	.word	0x080124f4
 8001f58:	08012524 	.word	0x08012524
 8001f5c:	08012554 	.word	0x08012554
 8001f60:	08012584 	.word	0x08012584
 8001f64:	080125b4 	.word	0x080125b4
 8001f68:	24000228 	.word	0x24000228
 8001f6c:	24000464 	.word	0x24000464

08001f70 <SPITXCompleteCallback>:

void SPITXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPITXSemHandle);
 8001f78:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <SPITXCompleteCallback+0x20>)
 8001f7a:	6818      	ldr	r0, [r3, #0]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2100      	movs	r1, #0
 8001f82:	f009 fc61 	bl	800b848 <xQueueGenericSend>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	240001fc 	.word	0x240001fc

08001f94 <SPIRXCompleteCallback>:
void SPIRXCompleteCallback(SPI_HandleTypeDef *spi)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(SPIRXSemHandle);
 8001f9c:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <SPIRXCompleteCallback+0x20>)
 8001f9e:	6818      	ldr	r0, [r3, #0]
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	f009 fc4f 	bl	800b848 <xQueueGenericSend>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	24000200 	.word	0x24000200

08001fb8 <UARTCompleteCallback>:
void UARTCompleteCallback(UART_HandleTypeDef *huart)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(UARTSemHandle);
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <UARTCompleteCallback+0x20>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2100      	movs	r1, #0
 8001fca:	f009 fc3d 	bl	800b848 <xQueueGenericSend>
}
 8001fce:	bf00      	nop
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	24000204 	.word	0x24000204

08001fdc <UARTRXCompleteCallback>:

void UARTRXCompleteCallback(UART_HandleTypeDef *huart)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
	xQueueSendToBackFromISR(Queueuarttomain,&uartbuffer,NULL);
 8001fe4:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <UARTRXCompleteCallback+0x28>)
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	2300      	movs	r3, #0
 8001fea:	2200      	movs	r2, #0
 8001fec:	4906      	ldr	r1, [pc, #24]	@ (8002008 <UARTRXCompleteCallback+0x2c>)
 8001fee:	f009 fcf1 	bl	800b9d4 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart3,&uartbuffer,1);
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4904      	ldr	r1, [pc, #16]	@ (8002008 <UARTRXCompleteCallback+0x2c>)
 8001ff6:	4805      	ldr	r0, [pc, #20]	@ (800200c <UARTRXCompleteCallback+0x30>)
 8001ff8:	f006 fafe 	bl	80085f8 <HAL_UART_Receive_IT>
}
 8001ffc:	bf00      	nop
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	24000210 	.word	0x24000210
 8002008:	24000228 	.word	0x24000228
 800200c:	24000464 	.word	0x24000464

08002010 <ledyellowoff>:
//Macro per accendere o spegnere i led sulla board
void ledredoff(void){
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
};

void ledyellowoff(void){
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8002014:	2200      	movs	r2, #0
 8002016:	2102      	movs	r1, #2
 8002018:	4802      	ldr	r0, [pc, #8]	@ (8002024 <ledyellowoff+0x14>)
 800201a:	f002 f84b 	bl	80040b4 <HAL_GPIO_WritePin>
};
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	58021000 	.word	0x58021000

08002028 <ledgreenoff>:

void ledgreenoff(void){
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800202c:	2200      	movs	r2, #0
 800202e:	2101      	movs	r1, #1
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <ledgreenoff+0x14>)
 8002032:	f002 f83f 	bl	80040b4 <HAL_GPIO_WritePin>
};
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	58020400 	.word	0x58020400

08002040 <ledyellowon>:

void ledredon(void){
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
};

void ledyellowon(void){
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8002044:	2201      	movs	r2, #1
 8002046:	2102      	movs	r1, #2
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <ledyellowon+0x14>)
 800204a:	f002 f833 	bl	80040b4 <HAL_GPIO_WritePin>
};
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	58021000 	.word	0x58021000

08002058 <ledgreenon>:

void ledgreenon(void){
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800205c:	2201      	movs	r2, #1
 800205e:	2101      	movs	r1, #1
 8002060:	4802      	ldr	r0, [pc, #8]	@ (800206c <ledgreenon+0x14>)
 8002062:	f002 f827 	bl	80040b4 <HAL_GPIO_WritePin>
};
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	58020400 	.word	0x58020400

08002070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002074:	f000 fb10 	bl	8002698 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002078:	f000 ff48 	bl	8002f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800207c:	f000 f84e 	bl	800211c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002080:	f000 f8c6 	bl	8002210 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002084:	f000 fa3c 	bl	8002500 <MX_GPIO_Init>
  MX_SPI3_Init();
 8002088:	f000 f8f6 	bl	8002278 <MX_SPI3_Init>
  MX_SPI5_Init();
 800208c:	f000 f94a 	bl	8002324 <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8002090:	f000 f99e 	bl	80023d0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002094:	f000 f9e8 	bl	8002468 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_TX_COMPLETE_CB_ID, SPITXCompleteCallback);
 8002098:	4a15      	ldr	r2, [pc, #84]	@ (80020f0 <main+0x80>)
 800209a:	2100      	movs	r1, #0
 800209c:	4815      	ldr	r0, [pc, #84]	@ (80020f4 <main+0x84>)
 800209e:	f005 f817 	bl	80070d0 <HAL_SPI_RegisterCallback>
  HAL_SPI_RegisterCallback(&hspi3, HAL_SPI_RX_COMPLETE_CB_ID, SPIRXCompleteCallback);
 80020a2:	4a15      	ldr	r2, [pc, #84]	@ (80020f8 <main+0x88>)
 80020a4:	2101      	movs	r1, #1
 80020a6:	4813      	ldr	r0, [pc, #76]	@ (80020f4 <main+0x84>)
 80020a8:	f005 f812 	bl	80070d0 <HAL_SPI_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_TX_COMPLETE_CB_ID, UARTCompleteCallback);
 80020ac:	4a13      	ldr	r2, [pc, #76]	@ (80020fc <main+0x8c>)
 80020ae:	2101      	movs	r1, #1
 80020b0:	4813      	ldr	r0, [pc, #76]	@ (8002100 <main+0x90>)
 80020b2:	f006 f953 	bl	800835c <HAL_UART_RegisterCallback>
  HAL_UART_RegisterCallback(&huart3, HAL_UART_RX_COMPLETE_CB_ID, UARTRXCompleteCallback);
 80020b6:	4a13      	ldr	r2, [pc, #76]	@ (8002104 <main+0x94>)
 80020b8:	2103      	movs	r1, #3
 80020ba:	4811      	ldr	r0, [pc, #68]	@ (8002100 <main+0x90>)
 80020bc:	f006 f94e 	bl	800835c <HAL_UART_RegisterCallback>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80020c0:	f009 f8a4 	bl	800b20c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 80020c4:	4a10      	ldr	r2, [pc, #64]	@ (8002108 <main+0x98>)
 80020c6:	2102      	movs	r1, #2
 80020c8:	2010      	movs	r0, #16
 80020ca:	f009 f996 	bl	800b3fa <osMessageQueueNew>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4a0e      	ldr	r2, [pc, #56]	@ (800210c <main+0x9c>)
 80020d2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80020d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002110 <main+0xa0>)
 80020d6:	2100      	movs	r1, #0
 80020d8:	480e      	ldr	r0, [pc, #56]	@ (8002114 <main+0xa4>)
 80020da:	f009 f8e1 	bl	800b2a0 <osThreadNew>
 80020de:	4603      	mov	r3, r0
 80020e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002118 <main+0xa8>)
 80020e2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 80020e4:	f7ff fde6 	bl	8001cb4 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80020e8:	f009 f8b4 	bl	800b254 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <main+0x7c>
 80020f0:	08001f71 	.word	0x08001f71
 80020f4:	24000230 	.word	0x24000230
 80020f8:	08001f95 	.word	0x08001f95
 80020fc:	08001fb9 	.word	0x08001fb9
 8002100:	24000464 	.word	0x24000464
 8002104:	08001fdd 	.word	0x08001fdd
 8002108:	08012638 	.word	0x08012638
 800210c:	24000534 	.word	0x24000534
 8002110:	08012614 	.word	0x08012614
 8002114:	08002689 	.word	0x08002689
 8002118:	24000530 	.word	0x24000530

0800211c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b09c      	sub	sp, #112	@ 0x70
 8002120:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002126:	224c      	movs	r2, #76	@ 0x4c
 8002128:	2100      	movs	r1, #0
 800212a:	4618      	mov	r0, r3
 800212c:	f00c fcd3 	bl	800ead6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2220      	movs	r2, #32
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f00c fccd 	bl	800ead6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800213c:	2002      	movs	r0, #2
 800213e:	f001 ffd3 	bl	80040e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002142:	2300      	movs	r3, #0
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	4b30      	ldr	r3, [pc, #192]	@ (8002208 <SystemClock_Config+0xec>)
 8002148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800214a:	4a2f      	ldr	r2, [pc, #188]	@ (8002208 <SystemClock_Config+0xec>)
 800214c:	f023 0301 	bic.w	r3, r3, #1
 8002150:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002152:	4b2d      	ldr	r3, [pc, #180]	@ (8002208 <SystemClock_Config+0xec>)
 8002154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <SystemClock_Config+0xf0>)
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	4a2a      	ldr	r2, [pc, #168]	@ (800220c <SystemClock_Config+0xf0>)
 8002162:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002166:	6193      	str	r3, [r2, #24]
 8002168:	4b28      	ldr	r3, [pc, #160]	@ (800220c <SystemClock_Config+0xf0>)
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002170:	603b      	str	r3, [r7, #0]
 8002172:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002174:	bf00      	nop
 8002176:	4b25      	ldr	r3, [pc, #148]	@ (800220c <SystemClock_Config+0xf0>)
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800217e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002182:	d1f8      	bne.n	8002176 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002184:	2301      	movs	r3, #1
 8002186:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002188:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800218c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800218e:	2302      	movs	r3, #2
 8002190:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002192:	2302      	movs	r3, #2
 8002194:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002196:	2301      	movs	r3, #1
 8002198:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800219a:	2364      	movs	r3, #100	@ 0x64
 800219c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800219e:	2302      	movs	r3, #2
 80021a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021a2:	2304      	movs	r3, #4
 80021a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80021a6:	2302      	movs	r3, #2
 80021a8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80021aa:	230c      	movs	r3, #12
 80021ac:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80021ae:	2300      	movs	r3, #0
 80021b0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ba:	4618      	mov	r0, r3
 80021bc:	f001 ffce 	bl	800415c <HAL_RCC_OscConfig>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <SystemClock_Config+0xae>
  {
    Error_Handler();
 80021c6:	f000 faa5 	bl	8002714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021ca:	233f      	movs	r3, #63	@ 0x3f
 80021cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021ce:	2303      	movs	r3, #3
 80021d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80021d6:	2308      	movs	r3, #8
 80021d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80021da:	2340      	movs	r3, #64	@ 0x40
 80021dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80021de:	2340      	movs	r3, #64	@ 0x40
 80021e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80021e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80021e8:	2340      	movs	r3, #64	@ 0x40
 80021ea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	2102      	movs	r1, #2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f002 fc0d 	bl	8004a10 <HAL_RCC_ClockConfig>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80021fc:	f000 fa8a 	bl	8002714 <Error_Handler>
  }
}
 8002200:	bf00      	nop
 8002202:	3770      	adds	r7, #112	@ 0x70
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	58000400 	.word	0x58000400
 800220c:	58024800 	.word	0x58024800

08002210 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b0b0      	sub	sp, #192	@ 0xc0
 8002214:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002216:	463b      	mov	r3, r7
 8002218:	22c0      	movs	r2, #192	@ 0xc0
 800221a:	2100      	movs	r1, #0
 800221c:	4618      	mov	r0, r3
 800221e:	f00c fc5a 	bl	800ead6 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI5;
 8002222:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 800222e:	2301      	movs	r3, #1
 8002230:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 18;
 8002232:	2312      	movs	r3, #18
 8002234:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 15;
 8002236:	230f      	movs	r3, #15
 8002238:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 15;
 800223a:	230f      	movs	r3, #15
 800223c:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800223e:	2302      	movs	r3, #2
 8002240:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002242:	23c0      	movs	r3, #192	@ 0xc0
 8002244:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8002246:	2320      	movs	r3, #32
 8002248:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 800224a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8002250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002254:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8002256:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800225a:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800225c:	463b      	mov	r3, r7
 800225e:	4618      	mov	r0, r3
 8002260:	f002 ffa4 	bl	80051ac <HAL_RCCEx_PeriphCLKConfig>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800226a:	f000 fa53 	bl	8002714 <Error_Handler>
  }
}
 800226e:	bf00      	nop
 8002270:	37c0      	adds	r7, #192	@ 0xc0
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
	...

08002278 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800227c:	4b27      	ldr	r3, [pc, #156]	@ (800231c <MX_SPI3_Init+0xa4>)
 800227e:	4a28      	ldr	r2, [pc, #160]	@ (8002320 <MX_SPI3_Init+0xa8>)
 8002280:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002282:	4b26      	ldr	r3, [pc, #152]	@ (800231c <MX_SPI3_Init+0xa4>)
 8002284:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002288:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800228a:	4b24      	ldr	r3, [pc, #144]	@ (800231c <MX_SPI3_Init+0xa4>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002290:	4b22      	ldr	r3, [pc, #136]	@ (800231c <MX_SPI3_Init+0xa4>)
 8002292:	2207      	movs	r2, #7
 8002294:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002296:	4b21      	ldr	r3, [pc, #132]	@ (800231c <MX_SPI3_Init+0xa4>)
 8002298:	2200      	movs	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800229c:	4b1f      	ldr	r3, [pc, #124]	@ (800231c <MX_SPI3_Init+0xa4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022a2:	4b1e      	ldr	r3, [pc, #120]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80022a8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80022aa:	4b1c      	ldr	r3, [pc, #112]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022b0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022b2:	4b1a      	ldr	r3, [pc, #104]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022b8:	4b18      	ldr	r3, [pc, #96]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022be:	4b17      	ldr	r3, [pc, #92]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80022c4:	4b15      	ldr	r3, [pc, #84]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022ca:	4b14      	ldr	r3, [pc, #80]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80022d2:	4b12      	ldr	r3, [pc, #72]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80022d8:	4b10      	ldr	r3, [pc, #64]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022da:	2200      	movs	r2, #0
 80022dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80022de:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80022e4:	4b0d      	ldr	r3, [pc, #52]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80022ea:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80022f0:	4b0a      	ldr	r3, [pc, #40]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80022f6:	4b09      	ldr	r3, [pc, #36]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80022fc:	4b07      	ldr	r3, [pc, #28]	@ (800231c <MX_SPI3_Init+0xa4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002302:	4b06      	ldr	r3, [pc, #24]	@ (800231c <MX_SPI3_Init+0xa4>)
 8002304:	2200      	movs	r2, #0
 8002306:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002308:	4804      	ldr	r0, [pc, #16]	@ (800231c <MX_SPI3_Init+0xa4>)
 800230a:	f004 fd7b 	bl	8006e04 <HAL_SPI_Init>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8002314:	f000 f9fe 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002318:	bf00      	nop
 800231a:	bd80      	pop	{r7, pc}
 800231c:	24000230 	.word	0x24000230
 8002320:	40003c00 	.word	0x40003c00

08002324 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002328:	4b27      	ldr	r3, [pc, #156]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800232a:	4a28      	ldr	r2, [pc, #160]	@ (80023cc <MX_SPI5_Init+0xa8>)
 800232c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800232e:	4b26      	ldr	r3, [pc, #152]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002330:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002334:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002336:	4b24      	ldr	r3, [pc, #144]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800233c:	4b22      	ldr	r3, [pc, #136]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800233e:	2207      	movs	r2, #7
 8002340:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002342:	4b21      	ldr	r3, [pc, #132]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002348:	4b1f      	ldr	r3, [pc, #124]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800234a:	2200      	movs	r2, #0
 800234c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800234e:	4b1e      	ldr	r3, [pc, #120]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002350:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002354:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002356:	4b1c      	ldr	r3, [pc, #112]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002358:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800235c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800235e:	4b1a      	ldr	r3, [pc, #104]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002360:	2200      	movs	r2, #0
 8002362:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002364:	4b18      	ldr	r3, [pc, #96]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002366:	2200      	movs	r2, #0
 8002368:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800236a:	4b17      	ldr	r3, [pc, #92]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800236c:	2200      	movs	r2, #0
 800236e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8002370:	4b15      	ldr	r3, [pc, #84]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002372:	2200      	movs	r2, #0
 8002374:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002376:	4b14      	ldr	r3, [pc, #80]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002378:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800237c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800237e:	4b12      	ldr	r3, [pc, #72]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002380:	2200      	movs	r2, #0
 8002382:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002384:	4b10      	ldr	r3, [pc, #64]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002386:	2200      	movs	r2, #0
 8002388:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800238a:	4b0f      	ldr	r3, [pc, #60]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800238c:	2200      	movs	r2, #0
 800238e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002390:	4b0d      	ldr	r3, [pc, #52]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002392:	2200      	movs	r2, #0
 8002394:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002396:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 8002398:	2200      	movs	r2, #0
 800239a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800239c:	4b0a      	ldr	r3, [pc, #40]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 800239e:	2200      	movs	r2, #0
 80023a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80023a2:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80023a8:	4b07      	ldr	r3, [pc, #28]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80023ae:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80023b4:	4804      	ldr	r0, [pc, #16]	@ (80023c8 <MX_SPI5_Init+0xa4>)
 80023b6:	f004 fd25 	bl	8006e04 <HAL_SPI_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 80023c0:	f000 f9a8 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80023c4:	bf00      	nop
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	240002e4 	.word	0x240002e4
 80023cc:	40015000 	.word	0x40015000

080023d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023d4:	4b22      	ldr	r3, [pc, #136]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023d6:	4a23      	ldr	r2, [pc, #140]	@ (8002464 <MX_USART2_UART_Init+0x94>)
 80023d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80023da:	4b21      	ldr	r3, [pc, #132]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023f6:	220c      	movs	r2, #12
 80023f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002400:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002406:	4b16      	ldr	r3, [pc, #88]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 8002408:	2200      	movs	r2, #0
 800240a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800240c:	4b14      	ldr	r3, [pc, #80]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 800240e:	2200      	movs	r2, #0
 8002410:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002412:	4b13      	ldr	r3, [pc, #76]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 8002414:	2200      	movs	r2, #0
 8002416:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002418:	4811      	ldr	r0, [pc, #68]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 800241a:	f005 ff3f 	bl	800829c <HAL_UART_Init>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002424:	f000 f976 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002428:	2100      	movs	r1, #0
 800242a:	480d      	ldr	r0, [pc, #52]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 800242c:	f008 fddf 	bl	800afee <HAL_UARTEx_SetTxFifoThreshold>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002436:	f000 f96d 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800243a:	2100      	movs	r1, #0
 800243c:	4808      	ldr	r0, [pc, #32]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 800243e:	f008 fe14 	bl	800b06a <HAL_UARTEx_SetRxFifoThreshold>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002448:	f000 f964 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800244c:	4804      	ldr	r0, [pc, #16]	@ (8002460 <MX_USART2_UART_Init+0x90>)
 800244e:	f008 fd95 	bl	800af7c <HAL_UARTEx_DisableFifoMode>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002458:	f000 f95c 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800245c:	bf00      	nop
 800245e:	bd80      	pop	{r7, pc}
 8002460:	24000398 	.word	0x24000398
 8002464:	40004400 	.word	0x40004400

08002468 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800246c:	4b22      	ldr	r3, [pc, #136]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 800246e:	4a23      	ldr	r2, [pc, #140]	@ (80024fc <MX_USART3_UART_Init+0x94>)
 8002470:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002472:	4b21      	ldr	r3, [pc, #132]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 8002474:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002478:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800247a:	4b1f      	ldr	r3, [pc, #124]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002480:	4b1d      	ldr	r3, [pc, #116]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 8002482:	2200      	movs	r2, #0
 8002484:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002486:	4b1c      	ldr	r3, [pc, #112]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800248c:	4b1a      	ldr	r3, [pc, #104]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 800248e:	220c      	movs	r2, #12
 8002490:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002492:	4b19      	ldr	r3, [pc, #100]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002498:	4b17      	ldr	r3, [pc, #92]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 800249a:	2200      	movs	r2, #0
 800249c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800249e:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024aa:	4b13      	ldr	r3, [pc, #76]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024b0:	4811      	ldr	r0, [pc, #68]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024b2:	f005 fef3 	bl	800829c <HAL_UART_Init>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024bc:	f000 f92a 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024c0:	2100      	movs	r1, #0
 80024c2:	480d      	ldr	r0, [pc, #52]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024c4:	f008 fd93 	bl	800afee <HAL_UARTEx_SetTxFifoThreshold>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024ce:	f000 f921 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024d2:	2100      	movs	r1, #0
 80024d4:	4808      	ldr	r0, [pc, #32]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024d6:	f008 fdc8 	bl	800b06a <HAL_UARTEx_SetRxFifoThreshold>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024e0:	f000 f918 	bl	8002714 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024e4:	4804      	ldr	r0, [pc, #16]	@ (80024f8 <MX_USART3_UART_Init+0x90>)
 80024e6:	f008 fd49 	bl	800af7c <HAL_UARTEx_DisableFifoMode>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024f0:	f000 f910 	bl	8002714 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	24000464 	.word	0x24000464
 80024fc:	40004800 	.word	0x40004800

08002500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08c      	sub	sp, #48	@ 0x30
 8002504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002506:	f107 031c 	add.w	r3, r7, #28
 800250a:	2200      	movs	r2, #0
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	605a      	str	r2, [r3, #4]
 8002510:	609a      	str	r2, [r3, #8]
 8002512:	60da      	str	r2, [r3, #12]
 8002514:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002516:	4b58      	ldr	r3, [pc, #352]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800251c:	4a56      	ldr	r2, [pc, #344]	@ (8002678 <MX_GPIO_Init+0x178>)
 800251e:	f043 0320 	orr.w	r3, r3, #32
 8002522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002526:	4b54      	ldr	r3, [pc, #336]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800252c:	f003 0320 	and.w	r3, r3, #32
 8002530:	61bb      	str	r3, [r7, #24]
 8002532:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002534:	4b50      	ldr	r3, [pc, #320]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800253a:	4a4f      	ldr	r2, [pc, #316]	@ (8002678 <MX_GPIO_Init+0x178>)
 800253c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002540:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002544:	4b4c      	ldr	r3, [pc, #304]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800254a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	4b49      	ldr	r3, [pc, #292]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002558:	4a47      	ldr	r2, [pc, #284]	@ (8002678 <MX_GPIO_Init+0x178>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002562:	4b45      	ldr	r3, [pc, #276]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002570:	4b41      	ldr	r3, [pc, #260]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002576:	4a40      	ldr	r2, [pc, #256]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002578:	f043 0302 	orr.w	r3, r3, #2
 800257c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002580:	4b3d      	ldr	r3, [pc, #244]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800258e:	4b3a      	ldr	r3, [pc, #232]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002594:	4a38      	ldr	r2, [pc, #224]	@ (8002678 <MX_GPIO_Init+0x178>)
 8002596:	f043 0308 	orr.w	r3, r3, #8
 800259a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800259e:	4b36      	ldr	r3, [pc, #216]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ac:	4b32      	ldr	r3, [pc, #200]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b2:	4a31      	ldr	r2, [pc, #196]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025b4:	f043 0304 	orr.w	r3, r3, #4
 80025b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025d0:	4a29      	ldr	r2, [pc, #164]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025d2:	f043 0310 	orr.w	r3, r3, #16
 80025d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025da:	4b27      	ldr	r3, [pc, #156]	@ (8002678 <MX_GPIO_Init+0x178>)
 80025dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025e0:	f003 0310 	and.w	r3, r3, #16
 80025e4:	603b      	str	r3, [r7, #0]
 80025e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 80025e8:	2200      	movs	r2, #0
 80025ea:	f244 0101 	movw	r1, #16385	@ 0x4001
 80025ee:	4823      	ldr	r0, [pc, #140]	@ (800267c <MX_GPIO_Init+0x17c>)
 80025f0:	f001 fd60 	bl	80040b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80025f4:	2201      	movs	r2, #1
 80025f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80025fa:	4821      	ldr	r0, [pc, #132]	@ (8002680 <MX_GPIO_Init+0x180>)
 80025fc:	f001 fd5a 	bl	80040b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8002600:	2201      	movs	r2, #1
 8002602:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002606:	481d      	ldr	r0, [pc, #116]	@ (800267c <MX_GPIO_Init+0x17c>)
 8002608:	f001 fd54 	bl	80040b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800260c:	2200      	movs	r2, #0
 800260e:	2102      	movs	r1, #2
 8002610:	481c      	ldr	r0, [pc, #112]	@ (8002684 <MX_GPIO_Init+0x184>)
 8002612:	f001 fd4f 	bl	80040b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 8002616:	f244 1301 	movw	r3, #16641	@ 0x4101
 800261a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800261c:	2301      	movs	r3, #1
 800261e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002620:	2300      	movs	r3, #0
 8002622:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002624:	2300      	movs	r3, #0
 8002626:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	4619      	mov	r1, r3
 800262e:	4813      	ldr	r0, [pc, #76]	@ (800267c <MX_GPIO_Init+0x17c>)
 8002630:	f001 fb90 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002634:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263a:	2301      	movs	r3, #1
 800263c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2300      	movs	r3, #0
 8002644:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002646:	f107 031c 	add.w	r3, r7, #28
 800264a:	4619      	mov	r1, r3
 800264c:	480c      	ldr	r0, [pc, #48]	@ (8002680 <MX_GPIO_Init+0x180>)
 800264e:	f001 fb81 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002652:	2302      	movs	r3, #2
 8002654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	2301      	movs	r3, #1
 8002658:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4619      	mov	r1, r3
 8002668:	4806      	ldr	r0, [pc, #24]	@ (8002684 <MX_GPIO_Init+0x184>)
 800266a:	f001 fb73 	bl	8003d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800266e:	bf00      	nop
 8002670:	3730      	adds	r7, #48	@ 0x30
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	58024400 	.word	0x58024400
 800267c:	58020400 	.word	0x58020400
 8002680:	58020c00 	.word	0x58020c00
 8002684:	58021000 	.word	0x58021000

08002688 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002690:	2001      	movs	r0, #1
 8002692:	f008 fe97 	bl	800b3c4 <osDelay>
 8002696:	e7fb      	b.n	8002690 <StartDefaultTask+0x8>

08002698 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800269e:	463b      	mov	r3, r7
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80026aa:	f000 fd77 	bl	800319c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80026ae:	2301      	movs	r3, #1
 80026b0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80026ba:	231f      	movs	r3, #31
 80026bc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80026be:	2387      	movs	r3, #135	@ 0x87
 80026c0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80026c6:	2300      	movs	r3, #0
 80026c8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80026ca:	2301      	movs	r3, #1
 80026cc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80026ce:	2301      	movs	r3, #1
 80026d0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80026d2:	2300      	movs	r3, #0
 80026d4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80026d6:	2300      	movs	r3, #0
 80026d8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80026da:	463b      	mov	r3, r7
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fd95 	bl	800320c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80026e2:	2004      	movs	r0, #4
 80026e4:	f000 fd72 	bl	80031cc <HAL_MPU_Enable>

}
 80026e8:	bf00      	nop
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a04      	ldr	r2, [pc, #16]	@ (8002710 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d101      	bne.n	8002706 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002702:	f000 fc3f 	bl	8002f84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	40010000 	.word	0x40010000

08002714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002718:	b672      	cpsid	i
}
 800271a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800271c:	bf00      	nop
 800271e:	e7fd      	b.n	800271c <Error_Handler+0x8>

08002720 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002726:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <HAL_MspInit+0x38>)
 8002728:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800272c:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <HAL_MspInit+0x38>)
 800272e:	f043 0302 	orr.w	r3, r3, #2
 8002732:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002736:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_MspInit+0x38>)
 8002738:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002744:	2200      	movs	r2, #0
 8002746:	210f      	movs	r1, #15
 8002748:	f06f 0001 	mvn.w	r0, #1
 800274c:	f000 fcfe 	bl	800314c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002750:	bf00      	nop
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	58024400 	.word	0x58024400

0800275c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08c      	sub	sp, #48	@ 0x30
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002764:	f107 031c 	add.w	r3, r7, #28
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	60da      	str	r2, [r3, #12]
 8002772:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a4c      	ldr	r2, [pc, #304]	@ (80028ac <HAL_SPI_MspInit+0x150>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d156      	bne.n	800282c <HAL_SPI_MspInit+0xd0>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800277e:	4b4c      	ldr	r3, [pc, #304]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002780:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002784:	4a4a      	ldr	r2, [pc, #296]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800278a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800278e:	4b48      	ldr	r3, [pc, #288]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002790:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002794:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002798:	61bb      	str	r3, [r7, #24]
 800279a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800279c:	4b44      	ldr	r3, [pc, #272]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 800279e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a2:	4a43      	ldr	r2, [pc, #268]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 80027a4:	f043 0302 	orr.w	r3, r3, #2
 80027a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027ac:	4b40      	ldr	r3, [pc, #256]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 80027ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	617b      	str	r3, [r7, #20]
 80027b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ba:	4b3d      	ldr	r3, [pc, #244]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 80027bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c0:	4a3b      	ldr	r2, [pc, #236]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027ca:	4b39      	ldr	r3, [pc, #228]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 80027cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	613b      	str	r3, [r7, #16]
 80027d6:	693b      	ldr	r3, [r7, #16]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80027d8:	2304      	movs	r3, #4
 80027da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e4:	2300      	movs	r3, #0
 80027e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80027e8:	2307      	movs	r3, #7
 80027ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ec:	f107 031c 	add.w	r3, r7, #28
 80027f0:	4619      	mov	r1, r3
 80027f2:	4830      	ldr	r0, [pc, #192]	@ (80028b4 <HAL_SPI_MspInit+0x158>)
 80027f4:	f001 faae 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80027f8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002806:	2300      	movs	r3, #0
 8002808:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800280a:	2306      	movs	r3, #6
 800280c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800280e:	f107 031c 	add.w	r3, r7, #28
 8002812:	4619      	mov	r1, r3
 8002814:	4828      	ldr	r0, [pc, #160]	@ (80028b8 <HAL_SPI_MspInit+0x15c>)
 8002816:	f001 fa9d 	bl	8003d54 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2105      	movs	r1, #5
 800281e:	2033      	movs	r0, #51	@ 0x33
 8002820:	f000 fc94 	bl	800314c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002824:	2033      	movs	r0, #51	@ 0x33
 8002826:	f000 fcab 	bl	8003180 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 800282a:	e03b      	b.n	80028a4 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a22      	ldr	r2, [pc, #136]	@ (80028bc <HAL_SPI_MspInit+0x160>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d136      	bne.n	80028a4 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002836:	4b1e      	ldr	r3, [pc, #120]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800283c:	4a1c      	ldr	r2, [pc, #112]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 800283e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002842:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002846:	4b1a      	ldr	r3, [pc, #104]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002848:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800284c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002854:	4b16      	ldr	r3, [pc, #88]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800285a:	4a15      	ldr	r2, [pc, #84]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 800285c:	f043 0320 	orr.w	r3, r3, #32
 8002860:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002864:	4b12      	ldr	r3, [pc, #72]	@ (80028b0 <HAL_SPI_MspInit+0x154>)
 8002866:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800286a:	f003 0320 	and.w	r3, r3, #32
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002872:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002880:	2300      	movs	r3, #0
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002884:	2305      	movs	r3, #5
 8002886:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	480c      	ldr	r0, [pc, #48]	@ (80028c0 <HAL_SPI_MspInit+0x164>)
 8002890:	f001 fa60 	bl	8003d54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 8002894:	2200      	movs	r2, #0
 8002896:	2105      	movs	r1, #5
 8002898:	2055      	movs	r0, #85	@ 0x55
 800289a:	f000 fc57 	bl	800314c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 800289e:	2055      	movs	r0, #85	@ 0x55
 80028a0:	f000 fc6e 	bl	8003180 <HAL_NVIC_EnableIRQ>
}
 80028a4:	bf00      	nop
 80028a6:	3730      	adds	r7, #48	@ 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40003c00 	.word	0x40003c00
 80028b0:	58024400 	.word	0x58024400
 80028b4:	58020400 	.word	0x58020400
 80028b8:	58020800 	.word	0x58020800
 80028bc:	40015000 	.word	0x40015000
 80028c0:	58021400 	.word	0x58021400

080028c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b0bc      	sub	sp, #240	@ 0xf0
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028dc:	f107 0318 	add.w	r3, r7, #24
 80028e0:	22c0      	movs	r2, #192	@ 0xc0
 80028e2:	2100      	movs	r1, #0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f00c f8f6 	bl	800ead6 <memset>
  if(huart->Instance==USART2)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a55      	ldr	r2, [pc, #340]	@ (8002a44 <HAL_UART_MspInit+0x180>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d14e      	bne.n	8002992 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028f4:	f04f 0202 	mov.w	r2, #2
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002900:	2300      	movs	r3, #0
 8002902:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002906:	f107 0318 	add.w	r3, r7, #24
 800290a:	4618      	mov	r0, r3
 800290c:	f002 fc4e 	bl	80051ac <HAL_RCCEx_PeriphCLKConfig>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002916:	f7ff fefd 	bl	8002714 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800291a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 800291c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002920:	4a49      	ldr	r2, [pc, #292]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 8002922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002926:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 800292c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	4b43      	ldr	r3, [pc, #268]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 800293a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800293e:	4a42      	ldr	r2, [pc, #264]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002948:	4b3f      	ldr	r3, [pc, #252]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 800294a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	613b      	str	r3, [r7, #16]
 8002954:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002956:	230c      	movs	r3, #12
 8002958:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295c:	2302      	movs	r3, #2
 800295e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800296e:	2307      	movs	r3, #7
 8002970:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002974:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002978:	4619      	mov	r1, r3
 800297a:	4834      	ldr	r0, [pc, #208]	@ (8002a4c <HAL_UART_MspInit+0x188>)
 800297c:	f001 f9ea 	bl	8003d54 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002980:	2200      	movs	r2, #0
 8002982:	2105      	movs	r1, #5
 8002984:	2026      	movs	r0, #38	@ 0x26
 8002986:	f000 fbe1 	bl	800314c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800298a:	2026      	movs	r0, #38	@ 0x26
 800298c:	f000 fbf8 	bl	8003180 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002990:	e053      	b.n	8002a3a <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a2e      	ldr	r2, [pc, #184]	@ (8002a50 <HAL_UART_MspInit+0x18c>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d14e      	bne.n	8002a3a <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800299c:	f04f 0202 	mov.w	r2, #2
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029ae:	f107 0318 	add.w	r3, r7, #24
 80029b2:	4618      	mov	r0, r3
 80029b4:	f002 fbfa 	bl	80051ac <HAL_RCCEx_PeriphCLKConfig>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80029be:	f7ff fea9 	bl	8002714 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029c2:	4b21      	ldr	r3, [pc, #132]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80029d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80029d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029dc:	60fb      	str	r3, [r7, #12]
 80029de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e0:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029e6:	4a18      	ldr	r2, [pc, #96]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029e8:	f043 0302 	orr.w	r3, r3, #2
 80029ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029f0:	4b15      	ldr	r3, [pc, #84]	@ (8002a48 <HAL_UART_MspInit+0x184>)
 80029f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002a02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a18:	2307      	movs	r3, #7
 8002a1a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002a22:	4619      	mov	r1, r3
 8002a24:	480b      	ldr	r0, [pc, #44]	@ (8002a54 <HAL_UART_MspInit+0x190>)
 8002a26:	f001 f995 	bl	8003d54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2105      	movs	r1, #5
 8002a2e:	2027      	movs	r0, #39	@ 0x27
 8002a30:	f000 fb8c 	bl	800314c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a34:	2027      	movs	r0, #39	@ 0x27
 8002a36:	f000 fba3 	bl	8003180 <HAL_NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	37f0      	adds	r7, #240	@ 0xf0
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40004400 	.word	0x40004400
 8002a48:	58024400 	.word	0x58024400
 8002a4c:	58020000 	.word	0x58020000
 8002a50:	40004800 	.word	0x40004800
 8002a54:	58020400 	.word	0x58020400

08002a58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08e      	sub	sp, #56	@ 0x38
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b0f      	cmp	r3, #15
 8002a64:	d844      	bhi.n	8002af0 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8002a66:	2200      	movs	r2, #0
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	2019      	movs	r0, #25
 8002a6c:	f000 fb6e 	bl	800314c <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002a70:	2019      	movs	r0, #25
 8002a72:	f000 fb85 	bl	8003180 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8002a76:	4a24      	ldr	r2, [pc, #144]	@ (8002b08 <HAL_InitTick+0xb0>)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a7c:	4b23      	ldr	r3, [pc, #140]	@ (8002b0c <HAL_InitTick+0xb4>)
 8002a7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a82:	4a22      	ldr	r2, [pc, #136]	@ (8002b0c <HAL_InitTick+0xb4>)
 8002a84:	f043 0301 	orr.w	r3, r3, #1
 8002a88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8002b0c <HAL_InitTick+0xb4>)
 8002a8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a9a:	f107 020c 	add.w	r2, r7, #12
 8002a9e:	f107 0310 	add.w	r3, r7, #16
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f002 fb3f 	bl	8005128 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002aaa:	f002 fb27 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ab6:	4a16      	ldr	r2, [pc, #88]	@ (8002b10 <HAL_InitTick+0xb8>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	0c9b      	lsrs	r3, r3, #18
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002ac2:	4b14      	ldr	r3, [pc, #80]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002ac4:	4a14      	ldr	r2, [pc, #80]	@ (8002b18 <HAL_InitTick+0xc0>)
 8002ac6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002ac8:	4b12      	ldr	r3, [pc, #72]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002aca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ace:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ad0:	4a10      	ldr	r2, [pc, #64]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b0d      	ldr	r3, [pc, #52]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002ae2:	480c      	ldr	r0, [pc, #48]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002ae4:	f005 f913 	bl	8007d0e <HAL_TIM_Base_Init>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d107      	bne.n	8002afe <HAL_InitTick+0xa6>
 8002aee:	e001      	b.n	8002af4 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e005      	b.n	8002b00 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002af4:	4807      	ldr	r0, [pc, #28]	@ (8002b14 <HAL_InitTick+0xbc>)
 8002af6:	f005 f96b 	bl	8007dd0 <HAL_TIM_Base_Start_IT>
 8002afa:	4603      	mov	r3, r0
 8002afc:	e000      	b.n	8002b00 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3738      	adds	r7, #56	@ 0x38
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	24000008 	.word	0x24000008
 8002b0c:	58024400 	.word	0x58024400
 8002b10:	431bde83 	.word	0x431bde83
 8002b14:	24000538 	.word	0x24000538
 8002b18:	40010000 	.word	0x40010000

08002b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <NMI_Handler+0x4>

08002b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <HardFault_Handler+0x4>

08002b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <MemManage_Handler+0x4>

08002b34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b38:	bf00      	nop
 8002b3a:	e7fd      	b.n	8002b38 <BusFault_Handler+0x4>

08002b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b40:	bf00      	nop
 8002b42:	e7fd      	b.n	8002b40 <UsageFault_Handler+0x4>

08002b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b58:	4802      	ldr	r0, [pc, #8]	@ (8002b64 <TIM1_UP_IRQHandler+0x10>)
 8002b5a:	f005 f9b1 	bl	8007ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	24000538 	.word	0x24000538

08002b68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b6c:	4802      	ldr	r0, [pc, #8]	@ (8002b78 <USART2_IRQHandler+0x10>)
 8002b6e:	f005 fd8f 	bl	8008690 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	24000398 	.word	0x24000398

08002b7c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b80:	4802      	ldr	r0, [pc, #8]	@ (8002b8c <USART3_IRQHandler+0x10>)
 8002b82:	f005 fd85 	bl	8008690 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	24000464 	.word	0x24000464

08002b90 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002b94:	4802      	ldr	r0, [pc, #8]	@ (8002ba0 <SPI3_IRQHandler+0x10>)
 8002b96:	f004 fc9b 	bl	80074d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	24000230 	.word	0x24000230

08002ba4 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <SPI5_IRQHandler+0x10>)
 8002baa:	f004 fc91 	bl	80074d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	240002e4 	.word	0x240002e4

08002bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return 1;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <_kill>:

int _kill(int pid, int sig)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bd2:	f00c f831 	bl	800ec38 <__errno>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2216      	movs	r2, #22
 8002bda:	601a      	str	r2, [r3, #0]
  return -1;
 8002bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <_exit>:

void _exit (int status)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ffe7 	bl	8002bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bfa:	bf00      	nop
 8002bfc:	e7fd      	b.n	8002bfa <_exit+0x12>

08002bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b086      	sub	sp, #24
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	617b      	str	r3, [r7, #20]
 8002c0e:	e00a      	b.n	8002c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c10:	f3af 8000 	nop.w
 8002c14:	4601      	mov	r1, r0
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	60ba      	str	r2, [r7, #8]
 8002c1c:	b2ca      	uxtb	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	3301      	adds	r3, #1
 8002c24:	617b      	str	r3, [r7, #20]
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	dbf0      	blt.n	8002c10 <_read+0x12>
  }

  return len;
 8002c2e:	687b      	ldr	r3, [r7, #4]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
 8002c48:	e009      	b.n	8002c5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	60ba      	str	r2, [r7, #8]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dbf1      	blt.n	8002c4a <_write+0x12>
  }
  return len;
 8002c66:	687b      	ldr	r3, [r7, #4]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <_close>:

int _close(int file)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c98:	605a      	str	r2, [r3, #4]
  return 0;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_isatty>:

int _isatty(int file)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cb0:	2301      	movs	r3, #1
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b085      	sub	sp, #20
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ce0:	4a14      	ldr	r2, [pc, #80]	@ (8002d34 <_sbrk+0x5c>)
 8002ce2:	4b15      	ldr	r3, [pc, #84]	@ (8002d38 <_sbrk+0x60>)
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cec:	4b13      	ldr	r3, [pc, #76]	@ (8002d3c <_sbrk+0x64>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d102      	bne.n	8002cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cf4:	4b11      	ldr	r3, [pc, #68]	@ (8002d3c <_sbrk+0x64>)
 8002cf6:	4a12      	ldr	r2, [pc, #72]	@ (8002d40 <_sbrk+0x68>)
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cfa:	4b10      	ldr	r3, [pc, #64]	@ (8002d3c <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d207      	bcs.n	8002d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d08:	f00b ff96 	bl	800ec38 <__errno>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	220c      	movs	r2, #12
 8002d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d12:	f04f 33ff 	mov.w	r3, #4294967295
 8002d16:	e009      	b.n	8002d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d18:	4b08      	ldr	r3, [pc, #32]	@ (8002d3c <_sbrk+0x64>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d1e:	4b07      	ldr	r3, [pc, #28]	@ (8002d3c <_sbrk+0x64>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	4a05      	ldr	r2, [pc, #20]	@ (8002d3c <_sbrk+0x64>)
 8002d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	24080000 	.word	0x24080000
 8002d38:	00000400 	.word	0x00000400
 8002d3c:	24000584 	.word	0x24000584
 8002d40:	240050c0 	.word	0x240050c0

08002d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d48:	4b43      	ldr	r3, [pc, #268]	@ (8002e58 <SystemInit+0x114>)
 8002d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4e:	4a42      	ldr	r2, [pc, #264]	@ (8002e58 <SystemInit+0x114>)
 8002d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d58:	4b40      	ldr	r3, [pc, #256]	@ (8002e5c <SystemInit+0x118>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 030f 	and.w	r3, r3, #15
 8002d60:	2b06      	cmp	r3, #6
 8002d62:	d807      	bhi.n	8002d74 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d64:	4b3d      	ldr	r3, [pc, #244]	@ (8002e5c <SystemInit+0x118>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f023 030f 	bic.w	r3, r3, #15
 8002d6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e5c <SystemInit+0x118>)
 8002d6e:	f043 0307 	orr.w	r3, r3, #7
 8002d72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002d74:	4b3a      	ldr	r3, [pc, #232]	@ (8002e60 <SystemInit+0x11c>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a39      	ldr	r2, [pc, #228]	@ (8002e60 <SystemInit+0x11c>)
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002d80:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <SystemInit+0x11c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002d86:	4b36      	ldr	r3, [pc, #216]	@ (8002e60 <SystemInit+0x11c>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	4935      	ldr	r1, [pc, #212]	@ (8002e60 <SystemInit+0x11c>)
 8002d8c:	4b35      	ldr	r3, [pc, #212]	@ (8002e64 <SystemInit+0x120>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002d92:	4b32      	ldr	r3, [pc, #200]	@ (8002e5c <SystemInit+0x118>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d007      	beq.n	8002dae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e5c <SystemInit+0x118>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 030f 	bic.w	r3, r3, #15
 8002da6:	4a2d      	ldr	r2, [pc, #180]	@ (8002e5c <SystemInit+0x118>)
 8002da8:	f043 0307 	orr.w	r3, r3, #7
 8002dac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002dae:	4b2c      	ldr	r3, [pc, #176]	@ (8002e60 <SystemInit+0x11c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002db4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e60 <SystemInit+0x11c>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002dba:	4b29      	ldr	r3, [pc, #164]	@ (8002e60 <SystemInit+0x11c>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002dc0:	4b27      	ldr	r3, [pc, #156]	@ (8002e60 <SystemInit+0x11c>)
 8002dc2:	4a29      	ldr	r2, [pc, #164]	@ (8002e68 <SystemInit+0x124>)
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002dc6:	4b26      	ldr	r3, [pc, #152]	@ (8002e60 <SystemInit+0x11c>)
 8002dc8:	4a28      	ldr	r2, [pc, #160]	@ (8002e6c <SystemInit+0x128>)
 8002dca:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002dcc:	4b24      	ldr	r3, [pc, #144]	@ (8002e60 <SystemInit+0x11c>)
 8002dce:	4a28      	ldr	r2, [pc, #160]	@ (8002e70 <SystemInit+0x12c>)
 8002dd0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002dd2:	4b23      	ldr	r3, [pc, #140]	@ (8002e60 <SystemInit+0x11c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002dd8:	4b21      	ldr	r3, [pc, #132]	@ (8002e60 <SystemInit+0x11c>)
 8002dda:	4a25      	ldr	r2, [pc, #148]	@ (8002e70 <SystemInit+0x12c>)
 8002ddc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002dde:	4b20      	ldr	r3, [pc, #128]	@ (8002e60 <SystemInit+0x11c>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002de4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e60 <SystemInit+0x11c>)
 8002de6:	4a22      	ldr	r2, [pc, #136]	@ (8002e70 <SystemInit+0x12c>)
 8002de8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002dea:	4b1d      	ldr	r3, [pc, #116]	@ (8002e60 <SystemInit+0x11c>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002df0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e60 <SystemInit+0x11c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e60 <SystemInit+0x11c>)
 8002df6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dfa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002dfc:	4b18      	ldr	r3, [pc, #96]	@ (8002e60 <SystemInit+0x11c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002e02:	4b1c      	ldr	r3, [pc, #112]	@ (8002e74 <SystemInit+0x130>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	4b1c      	ldr	r3, [pc, #112]	@ (8002e78 <SystemInit+0x134>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e0e:	d202      	bcs.n	8002e16 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002e10:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <SystemInit+0x138>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002e16:	4b12      	ldr	r3, [pc, #72]	@ (8002e60 <SystemInit+0x11c>)
 8002e18:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002e1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d113      	bne.n	8002e4c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002e24:	4b0e      	ldr	r3, [pc, #56]	@ (8002e60 <SystemInit+0x11c>)
 8002e26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002e2a:	4a0d      	ldr	r2, [pc, #52]	@ (8002e60 <SystemInit+0x11c>)
 8002e2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002e34:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <SystemInit+0x13c>)
 8002e36:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002e3a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002e3c:	4b08      	ldr	r3, [pc, #32]	@ (8002e60 <SystemInit+0x11c>)
 8002e3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002e42:	4a07      	ldr	r2, [pc, #28]	@ (8002e60 <SystemInit+0x11c>)
 8002e44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002e4c:	bf00      	nop
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	e000ed00 	.word	0xe000ed00
 8002e5c:	52002000 	.word	0x52002000
 8002e60:	58024400 	.word	0x58024400
 8002e64:	eaf6ed7f 	.word	0xeaf6ed7f
 8002e68:	02020200 	.word	0x02020200
 8002e6c:	01ff0000 	.word	0x01ff0000
 8002e70:	01010280 	.word	0x01010280
 8002e74:	5c001000 	.word	0x5c001000
 8002e78:	ffff0000 	.word	0xffff0000
 8002e7c:	51008108 	.word	0x51008108
 8002e80:	52004000 	.word	0x52004000

08002e84 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002e88:	4b09      	ldr	r3, [pc, #36]	@ (8002eb0 <ExitRun0Mode+0x2c>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	4a08      	ldr	r2, [pc, #32]	@ (8002eb0 <ExitRun0Mode+0x2c>)
 8002e8e:	f043 0302 	orr.w	r3, r3, #2
 8002e92:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002e94:	bf00      	nop
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <ExitRun0Mode+0x2c>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d0f9      	beq.n	8002e96 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	58024800 	.word	0x58024800

08002eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002eb4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002ef0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002eb8:	f7ff ffe4 	bl	8002e84 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ebc:	f7ff ff42 	bl	8002d44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ec0:	480c      	ldr	r0, [pc, #48]	@ (8002ef4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ec2:	490d      	ldr	r1, [pc, #52]	@ (8002ef8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8002efc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8002f04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ee6:	f00b fead 	bl	800ec44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eea:	f7ff f8c1 	bl	8002070 <main>
  bx  lr
 8002eee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ef0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002ef4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ef8:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8002efc:	08012ac4 	.word	0x08012ac4
  ldr r2, =_sbss
 8002f00:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8002f04:	240050bc 	.word	0x240050bc

08002f08 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f08:	e7fe      	b.n	8002f08 <ADC3_IRQHandler>
	...

08002f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f12:	2003      	movs	r0, #3
 8002f14:	f000 f90f 	bl	8003136 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002f18:	f001 ff30 	bl	8004d7c <HAL_RCC_GetSysClockFreq>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	4b15      	ldr	r3, [pc, #84]	@ (8002f74 <HAL_Init+0x68>)
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	0a1b      	lsrs	r3, r3, #8
 8002f24:	f003 030f 	and.w	r3, r3, #15
 8002f28:	4913      	ldr	r1, [pc, #76]	@ (8002f78 <HAL_Init+0x6c>)
 8002f2a:	5ccb      	ldrb	r3, [r1, r3]
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	fa22 f303 	lsr.w	r3, r2, r3
 8002f34:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002f36:	4b0f      	ldr	r3, [pc, #60]	@ (8002f74 <HAL_Init+0x68>)
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f78 <HAL_Init+0x6c>)
 8002f40:	5cd3      	ldrb	r3, [r2, r3]
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002f7c <HAL_Init+0x70>)
 8002f4e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f50:	4a0b      	ldr	r2, [pc, #44]	@ (8002f80 <HAL_Init+0x74>)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f56:	200f      	movs	r0, #15
 8002f58:	f7ff fd7e 	bl	8002a58 <HAL_InitTick>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e002      	b.n	8002f6c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f66:	f7ff fbdb 	bl	8002720 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	58024400 	.word	0x58024400
 8002f78:	08012650 	.word	0x08012650
 8002f7c:	24000004 	.word	0x24000004
 8002f80:	24000000 	.word	0x24000000

08002f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f88:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <HAL_IncTick+0x20>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_IncTick+0x24>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4413      	add	r3, r2
 8002f94:	4a04      	ldr	r2, [pc, #16]	@ (8002fa8 <HAL_IncTick+0x24>)
 8002f96:	6013      	str	r3, [r2, #0]
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	2400000c 	.word	0x2400000c
 8002fa8:	24000588 	.word	0x24000588

08002fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  return uwTick;
 8002fb0:	4b03      	ldr	r3, [pc, #12]	@ (8002fc0 <HAL_GetTick+0x14>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	24000588 	.word	0x24000588

08002fc4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002fc8:	4b03      	ldr	r3, [pc, #12]	@ (8002fd8 <HAL_GetREVID+0x14>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	0c1b      	lsrs	r3, r3, #16
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	5c001000 	.word	0x5c001000

08002fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fec:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <__NVIC_SetPriorityGrouping+0x40>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003004:	4b06      	ldr	r3, [pc, #24]	@ (8003020 <__NVIC_SetPriorityGrouping+0x44>)
 8003006:	4313      	orrs	r3, r2
 8003008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300a:	4a04      	ldr	r2, [pc, #16]	@ (800301c <__NVIC_SetPriorityGrouping+0x40>)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	60d3      	str	r3, [r2, #12]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00
 8003020:	05fa0000 	.word	0x05fa0000

08003024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003028:	4b04      	ldr	r3, [pc, #16]	@ (800303c <__NVIC_GetPriorityGrouping+0x18>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	f003 0307 	and.w	r3, r3, #7
}
 8003032:	4618      	mov	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800304a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0b      	blt.n	800306a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	f003 021f 	and.w	r2, r3, #31
 8003058:	4907      	ldr	r1, [pc, #28]	@ (8003078 <__NVIC_EnableIRQ+0x38>)
 800305a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	2001      	movs	r0, #1
 8003062:	fa00 f202 	lsl.w	r2, r0, r2
 8003066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000e100 	.word	0xe000e100

0800307c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	6039      	str	r1, [r7, #0]
 8003086:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003088:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800308c:	2b00      	cmp	r3, #0
 800308e:	db0a      	blt.n	80030a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	b2da      	uxtb	r2, r3
 8003094:	490c      	ldr	r1, [pc, #48]	@ (80030c8 <__NVIC_SetPriority+0x4c>)
 8003096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800309a:	0112      	lsls	r2, r2, #4
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	440b      	add	r3, r1
 80030a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a4:	e00a      	b.n	80030bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	4908      	ldr	r1, [pc, #32]	@ (80030cc <__NVIC_SetPriority+0x50>)
 80030ac:	88fb      	ldrh	r3, [r7, #6]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	3b04      	subs	r3, #4
 80030b4:	0112      	lsls	r2, r2, #4
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	440b      	add	r3, r1
 80030ba:	761a      	strb	r2, [r3, #24]
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	e000e100 	.word	0xe000e100
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b089      	sub	sp, #36	@ 0x24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f1c3 0307 	rsb	r3, r3, #7
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	bf28      	it	cs
 80030ee:	2304      	movcs	r3, #4
 80030f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	3304      	adds	r3, #4
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	d902      	bls.n	8003100 <NVIC_EncodePriority+0x30>
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3b03      	subs	r3, #3
 80030fe:	e000      	b.n	8003102 <NVIC_EncodePriority+0x32>
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003104:	f04f 32ff 	mov.w	r2, #4294967295
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43da      	mvns	r2, r3
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	401a      	ands	r2, r3
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003118:	f04f 31ff 	mov.w	r1, #4294967295
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	fa01 f303 	lsl.w	r3, r1, r3
 8003122:	43d9      	mvns	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003128:	4313      	orrs	r3, r2
         );
}
 800312a:	4618      	mov	r0, r3
 800312c:	3724      	adds	r7, #36	@ 0x24
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr

08003136 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f7ff ff4c 	bl	8002fdc <__NVIC_SetPriorityGrouping>
}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	4603      	mov	r3, r0
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
 8003158:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800315a:	f7ff ff63 	bl	8003024 <__NVIC_GetPriorityGrouping>
 800315e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	68b9      	ldr	r1, [r7, #8]
 8003164:	6978      	ldr	r0, [r7, #20]
 8003166:	f7ff ffb3 	bl	80030d0 <NVIC_EncodePriority>
 800316a:	4602      	mov	r2, r0
 800316c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003170:	4611      	mov	r1, r2
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff ff82 	bl	800307c <__NVIC_SetPriority>
}
 8003178:	bf00      	nop
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800318a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ff56 	bl	8003040 <__NVIC_EnableIRQ>
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80031a0:	f3bf 8f5f 	dmb	sy
}
 80031a4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_MPU_Disable+0x28>)
 80031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031aa:	4a06      	ldr	r2, [pc, #24]	@ (80031c4 <HAL_MPU_Disable+0x28>)
 80031ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80031b2:	4b05      	ldr	r3, [pc, #20]	@ (80031c8 <HAL_MPU_Disable+0x2c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	605a      	str	r2, [r3, #4]
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00
 80031c8:	e000ed90 	.word	0xe000ed90

080031cc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80031d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003204 <HAL_MPU_Enable+0x38>)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80031de:	4b0a      	ldr	r3, [pc, #40]	@ (8003208 <HAL_MPU_Enable+0x3c>)
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	4a09      	ldr	r2, [pc, #36]	@ (8003208 <HAL_MPU_Enable+0x3c>)
 80031e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80031ea:	f3bf 8f4f 	dsb	sy
}
 80031ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80031f0:	f3bf 8f6f 	isb	sy
}
 80031f4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	e000ed90 	.word	0xe000ed90
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	785a      	ldrb	r2, [r3, #1]
 8003218:	4b1b      	ldr	r3, [pc, #108]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800321a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800321c:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	4a19      	ldr	r2, [pc, #100]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003228:	4a17      	ldr	r2, [pc, #92]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	7b1b      	ldrb	r3, [r3, #12]
 8003234:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	7adb      	ldrb	r3, [r3, #11]
 800323a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800323c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	7a9b      	ldrb	r3, [r3, #10]
 8003242:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003244:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7b5b      	ldrb	r3, [r3, #13]
 800324a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800324c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	7b9b      	ldrb	r3, [r3, #14]
 8003252:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003254:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	7bdb      	ldrb	r3, [r3, #15]
 800325a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800325c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	7a5b      	ldrb	r3, [r3, #9]
 8003262:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003264:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	7a1b      	ldrb	r3, [r3, #8]
 800326a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800326c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	7812      	ldrb	r2, [r2, #0]
 8003272:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003274:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003276:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003278:	6113      	str	r3, [r2, #16]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000ed90 	.word	0xe000ed90

0800328c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003294:	f7ff fe8a 	bl	8002fac <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e2dc      	b.n	800385e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2280      	movs	r2, #128	@ 0x80
 80032b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e2cd      	b.n	800385e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a76      	ldr	r2, [pc, #472]	@ (80034a0 <HAL_DMA_Abort+0x214>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d04a      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a74      	ldr	r2, [pc, #464]	@ (80034a4 <HAL_DMA_Abort+0x218>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d045      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a73      	ldr	r2, [pc, #460]	@ (80034a8 <HAL_DMA_Abort+0x21c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d040      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a71      	ldr	r2, [pc, #452]	@ (80034ac <HAL_DMA_Abort+0x220>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d03b      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a70      	ldr	r2, [pc, #448]	@ (80034b0 <HAL_DMA_Abort+0x224>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d036      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a6e      	ldr	r2, [pc, #440]	@ (80034b4 <HAL_DMA_Abort+0x228>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d031      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a6d      	ldr	r2, [pc, #436]	@ (80034b8 <HAL_DMA_Abort+0x22c>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d02c      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a6b      	ldr	r2, [pc, #428]	@ (80034bc <HAL_DMA_Abort+0x230>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d027      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a6a      	ldr	r2, [pc, #424]	@ (80034c0 <HAL_DMA_Abort+0x234>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d022      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a68      	ldr	r2, [pc, #416]	@ (80034c4 <HAL_DMA_Abort+0x238>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d01d      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a67      	ldr	r2, [pc, #412]	@ (80034c8 <HAL_DMA_Abort+0x23c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d018      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a65      	ldr	r2, [pc, #404]	@ (80034cc <HAL_DMA_Abort+0x240>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a64      	ldr	r2, [pc, #400]	@ (80034d0 <HAL_DMA_Abort+0x244>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d00e      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a62      	ldr	r2, [pc, #392]	@ (80034d4 <HAL_DMA_Abort+0x248>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d009      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a61      	ldr	r2, [pc, #388]	@ (80034d8 <HAL_DMA_Abort+0x24c>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d004      	beq.n	8003362 <HAL_DMA_Abort+0xd6>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a5f      	ldr	r2, [pc, #380]	@ (80034dc <HAL_DMA_Abort+0x250>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d101      	bne.n	8003366 <HAL_DMA_Abort+0xda>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_DMA_Abort+0xdc>
 8003366:	2300      	movs	r3, #0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d013      	beq.n	8003394 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 021e 	bic.w	r2, r2, #30
 800337a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800338a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	e00a      	b.n	80033aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 020e 	bic.w	r2, r2, #14
 80033a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a3c      	ldr	r2, [pc, #240]	@ (80034a0 <HAL_DMA_Abort+0x214>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d072      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a3a      	ldr	r2, [pc, #232]	@ (80034a4 <HAL_DMA_Abort+0x218>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d06d      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a39      	ldr	r2, [pc, #228]	@ (80034a8 <HAL_DMA_Abort+0x21c>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d068      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a37      	ldr	r2, [pc, #220]	@ (80034ac <HAL_DMA_Abort+0x220>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d063      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a36      	ldr	r2, [pc, #216]	@ (80034b0 <HAL_DMA_Abort+0x224>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d05e      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a34      	ldr	r2, [pc, #208]	@ (80034b4 <HAL_DMA_Abort+0x228>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d059      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a33      	ldr	r2, [pc, #204]	@ (80034b8 <HAL_DMA_Abort+0x22c>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d054      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a31      	ldr	r2, [pc, #196]	@ (80034bc <HAL_DMA_Abort+0x230>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d04f      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a30      	ldr	r2, [pc, #192]	@ (80034c0 <HAL_DMA_Abort+0x234>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d04a      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a2e      	ldr	r2, [pc, #184]	@ (80034c4 <HAL_DMA_Abort+0x238>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d045      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a2d      	ldr	r2, [pc, #180]	@ (80034c8 <HAL_DMA_Abort+0x23c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d040      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a2b      	ldr	r2, [pc, #172]	@ (80034cc <HAL_DMA_Abort+0x240>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03b      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2a      	ldr	r2, [pc, #168]	@ (80034d0 <HAL_DMA_Abort+0x244>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d036      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a28      	ldr	r2, [pc, #160]	@ (80034d4 <HAL_DMA_Abort+0x248>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d031      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a27      	ldr	r2, [pc, #156]	@ (80034d8 <HAL_DMA_Abort+0x24c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d02c      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a25      	ldr	r2, [pc, #148]	@ (80034dc <HAL_DMA_Abort+0x250>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d027      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a24      	ldr	r2, [pc, #144]	@ (80034e0 <HAL_DMA_Abort+0x254>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d022      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a22      	ldr	r2, [pc, #136]	@ (80034e4 <HAL_DMA_Abort+0x258>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a21      	ldr	r2, [pc, #132]	@ (80034e8 <HAL_DMA_Abort+0x25c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d018      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a1f      	ldr	r2, [pc, #124]	@ (80034ec <HAL_DMA_Abort+0x260>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1e      	ldr	r2, [pc, #120]	@ (80034f0 <HAL_DMA_Abort+0x264>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1c      	ldr	r2, [pc, #112]	@ (80034f4 <HAL_DMA_Abort+0x268>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1b      	ldr	r2, [pc, #108]	@ (80034f8 <HAL_DMA_Abort+0x26c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_DMA_Abort+0x20e>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a19      	ldr	r2, [pc, #100]	@ (80034fc <HAL_DMA_Abort+0x270>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d132      	bne.n	8003500 <HAL_DMA_Abort+0x274>
 800349a:	2301      	movs	r3, #1
 800349c:	e031      	b.n	8003502 <HAL_DMA_Abort+0x276>
 800349e:	bf00      	nop
 80034a0:	40020010 	.word	0x40020010
 80034a4:	40020028 	.word	0x40020028
 80034a8:	40020040 	.word	0x40020040
 80034ac:	40020058 	.word	0x40020058
 80034b0:	40020070 	.word	0x40020070
 80034b4:	40020088 	.word	0x40020088
 80034b8:	400200a0 	.word	0x400200a0
 80034bc:	400200b8 	.word	0x400200b8
 80034c0:	40020410 	.word	0x40020410
 80034c4:	40020428 	.word	0x40020428
 80034c8:	40020440 	.word	0x40020440
 80034cc:	40020458 	.word	0x40020458
 80034d0:	40020470 	.word	0x40020470
 80034d4:	40020488 	.word	0x40020488
 80034d8:	400204a0 	.word	0x400204a0
 80034dc:	400204b8 	.word	0x400204b8
 80034e0:	58025408 	.word	0x58025408
 80034e4:	5802541c 	.word	0x5802541c
 80034e8:	58025430 	.word	0x58025430
 80034ec:	58025444 	.word	0x58025444
 80034f0:	58025458 	.word	0x58025458
 80034f4:	5802546c 	.word	0x5802546c
 80034f8:	58025480 	.word	0x58025480
 80034fc:	58025494 	.word	0x58025494
 8003500:	2300      	movs	r3, #0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003510:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003514:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a6d      	ldr	r2, [pc, #436]	@ (80036d0 <HAL_DMA_Abort+0x444>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d04a      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a6b      	ldr	r2, [pc, #428]	@ (80036d4 <HAL_DMA_Abort+0x448>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d045      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a6a      	ldr	r2, [pc, #424]	@ (80036d8 <HAL_DMA_Abort+0x44c>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d040      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a68      	ldr	r2, [pc, #416]	@ (80036dc <HAL_DMA_Abort+0x450>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d03b      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a67      	ldr	r2, [pc, #412]	@ (80036e0 <HAL_DMA_Abort+0x454>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d036      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a65      	ldr	r2, [pc, #404]	@ (80036e4 <HAL_DMA_Abort+0x458>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d031      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a64      	ldr	r2, [pc, #400]	@ (80036e8 <HAL_DMA_Abort+0x45c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d02c      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a62      	ldr	r2, [pc, #392]	@ (80036ec <HAL_DMA_Abort+0x460>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d027      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a61      	ldr	r2, [pc, #388]	@ (80036f0 <HAL_DMA_Abort+0x464>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d022      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a5f      	ldr	r2, [pc, #380]	@ (80036f4 <HAL_DMA_Abort+0x468>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d01d      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a5e      	ldr	r2, [pc, #376]	@ (80036f8 <HAL_DMA_Abort+0x46c>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d018      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a5c      	ldr	r2, [pc, #368]	@ (80036fc <HAL_DMA_Abort+0x470>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d013      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a5b      	ldr	r2, [pc, #364]	@ (8003700 <HAL_DMA_Abort+0x474>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00e      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a59      	ldr	r2, [pc, #356]	@ (8003704 <HAL_DMA_Abort+0x478>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d009      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a58      	ldr	r2, [pc, #352]	@ (8003708 <HAL_DMA_Abort+0x47c>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d004      	beq.n	80035b6 <HAL_DMA_Abort+0x32a>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a56      	ldr	r2, [pc, #344]	@ (800370c <HAL_DMA_Abort+0x480>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d108      	bne.n	80035c8 <HAL_DMA_Abort+0x33c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0201 	bic.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e007      	b.n	80035d8 <HAL_DMA_Abort+0x34c>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80035d8:	e013      	b.n	8003602 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035da:	f7ff fce7 	bl	8002fac <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b05      	cmp	r3, #5
 80035e6:	d90c      	bls.n	8003602 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2203      	movs	r2, #3
 80035f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e12d      	b.n	800385e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1e5      	bne.n	80035da <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <HAL_DMA_Abort+0x444>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d04a      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <HAL_DMA_Abort+0x448>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d045      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <HAL_DMA_Abort+0x44c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d040      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a2a      	ldr	r2, [pc, #168]	@ (80036dc <HAL_DMA_Abort+0x450>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d03b      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a29      	ldr	r2, [pc, #164]	@ (80036e0 <HAL_DMA_Abort+0x454>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d036      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a27      	ldr	r2, [pc, #156]	@ (80036e4 <HAL_DMA_Abort+0x458>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d031      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a26      	ldr	r2, [pc, #152]	@ (80036e8 <HAL_DMA_Abort+0x45c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d02c      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a24      	ldr	r2, [pc, #144]	@ (80036ec <HAL_DMA_Abort+0x460>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d027      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a23      	ldr	r2, [pc, #140]	@ (80036f0 <HAL_DMA_Abort+0x464>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d022      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a21      	ldr	r2, [pc, #132]	@ (80036f4 <HAL_DMA_Abort+0x468>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d01d      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a20      	ldr	r2, [pc, #128]	@ (80036f8 <HAL_DMA_Abort+0x46c>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d018      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a1e      	ldr	r2, [pc, #120]	@ (80036fc <HAL_DMA_Abort+0x470>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d013      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a1d      	ldr	r2, [pc, #116]	@ (8003700 <HAL_DMA_Abort+0x474>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d00e      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1b      	ldr	r2, [pc, #108]	@ (8003704 <HAL_DMA_Abort+0x478>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d009      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1a      	ldr	r2, [pc, #104]	@ (8003708 <HAL_DMA_Abort+0x47c>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d004      	beq.n	80036ae <HAL_DMA_Abort+0x422>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a18      	ldr	r2, [pc, #96]	@ (800370c <HAL_DMA_Abort+0x480>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_DMA_Abort+0x426>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e000      	b.n	80036b4 <HAL_DMA_Abort+0x428>
 80036b2:	2300      	movs	r3, #0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d02b      	beq.n	8003710 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036bc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	f003 031f 	and.w	r3, r3, #31
 80036c6:	223f      	movs	r2, #63	@ 0x3f
 80036c8:	409a      	lsls	r2, r3
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	609a      	str	r2, [r3, #8]
 80036ce:	e02a      	b.n	8003726 <HAL_DMA_Abort+0x49a>
 80036d0:	40020010 	.word	0x40020010
 80036d4:	40020028 	.word	0x40020028
 80036d8:	40020040 	.word	0x40020040
 80036dc:	40020058 	.word	0x40020058
 80036e0:	40020070 	.word	0x40020070
 80036e4:	40020088 	.word	0x40020088
 80036e8:	400200a0 	.word	0x400200a0
 80036ec:	400200b8 	.word	0x400200b8
 80036f0:	40020410 	.word	0x40020410
 80036f4:	40020428 	.word	0x40020428
 80036f8:	40020440 	.word	0x40020440
 80036fc:	40020458 	.word	0x40020458
 8003700:	40020470 	.word	0x40020470
 8003704:	40020488 	.word	0x40020488
 8003708:	400204a0 	.word	0x400204a0
 800370c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003714:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	f003 031f 	and.w	r3, r3, #31
 800371e:	2201      	movs	r2, #1
 8003720:	409a      	lsls	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a4f      	ldr	r2, [pc, #316]	@ (8003868 <HAL_DMA_Abort+0x5dc>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d072      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a4d      	ldr	r2, [pc, #308]	@ (800386c <HAL_DMA_Abort+0x5e0>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d06d      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a4c      	ldr	r2, [pc, #304]	@ (8003870 <HAL_DMA_Abort+0x5e4>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d068      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a4a      	ldr	r2, [pc, #296]	@ (8003874 <HAL_DMA_Abort+0x5e8>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d063      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a49      	ldr	r2, [pc, #292]	@ (8003878 <HAL_DMA_Abort+0x5ec>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d05e      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a47      	ldr	r2, [pc, #284]	@ (800387c <HAL_DMA_Abort+0x5f0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d059      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a46      	ldr	r2, [pc, #280]	@ (8003880 <HAL_DMA_Abort+0x5f4>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d054      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a44      	ldr	r2, [pc, #272]	@ (8003884 <HAL_DMA_Abort+0x5f8>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d04f      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a43      	ldr	r2, [pc, #268]	@ (8003888 <HAL_DMA_Abort+0x5fc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d04a      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a41      	ldr	r2, [pc, #260]	@ (800388c <HAL_DMA_Abort+0x600>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d045      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a40      	ldr	r2, [pc, #256]	@ (8003890 <HAL_DMA_Abort+0x604>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d040      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a3e      	ldr	r2, [pc, #248]	@ (8003894 <HAL_DMA_Abort+0x608>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d03b      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003898 <HAL_DMA_Abort+0x60c>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d036      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a3b      	ldr	r2, [pc, #236]	@ (800389c <HAL_DMA_Abort+0x610>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d031      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3a      	ldr	r2, [pc, #232]	@ (80038a0 <HAL_DMA_Abort+0x614>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d02c      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a38      	ldr	r2, [pc, #224]	@ (80038a4 <HAL_DMA_Abort+0x618>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d027      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a37      	ldr	r2, [pc, #220]	@ (80038a8 <HAL_DMA_Abort+0x61c>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d022      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a35      	ldr	r2, [pc, #212]	@ (80038ac <HAL_DMA_Abort+0x620>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01d      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a34      	ldr	r2, [pc, #208]	@ (80038b0 <HAL_DMA_Abort+0x624>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d018      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a32      	ldr	r2, [pc, #200]	@ (80038b4 <HAL_DMA_Abort+0x628>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a31      	ldr	r2, [pc, #196]	@ (80038b8 <HAL_DMA_Abort+0x62c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d00e      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2f      	ldr	r2, [pc, #188]	@ (80038bc <HAL_DMA_Abort+0x630>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d009      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2e      	ldr	r2, [pc, #184]	@ (80038c0 <HAL_DMA_Abort+0x634>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d004      	beq.n	8003816 <HAL_DMA_Abort+0x58a>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2c      	ldr	r2, [pc, #176]	@ (80038c4 <HAL_DMA_Abort+0x638>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d101      	bne.n	800381a <HAL_DMA_Abort+0x58e>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_DMA_Abort+0x590>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d015      	beq.n	800384c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003828:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00c      	beq.n	800384c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800383c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003840:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800384a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40020010 	.word	0x40020010
 800386c:	40020028 	.word	0x40020028
 8003870:	40020040 	.word	0x40020040
 8003874:	40020058 	.word	0x40020058
 8003878:	40020070 	.word	0x40020070
 800387c:	40020088 	.word	0x40020088
 8003880:	400200a0 	.word	0x400200a0
 8003884:	400200b8 	.word	0x400200b8
 8003888:	40020410 	.word	0x40020410
 800388c:	40020428 	.word	0x40020428
 8003890:	40020440 	.word	0x40020440
 8003894:	40020458 	.word	0x40020458
 8003898:	40020470 	.word	0x40020470
 800389c:	40020488 	.word	0x40020488
 80038a0:	400204a0 	.word	0x400204a0
 80038a4:	400204b8 	.word	0x400204b8
 80038a8:	58025408 	.word	0x58025408
 80038ac:	5802541c 	.word	0x5802541c
 80038b0:	58025430 	.word	0x58025430
 80038b4:	58025444 	.word	0x58025444
 80038b8:	58025458 	.word	0x58025458
 80038bc:	5802546c 	.word	0x5802546c
 80038c0:	58025480 	.word	0x58025480
 80038c4:	58025494 	.word	0x58025494

080038c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e237      	b.n	8003d4a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d004      	beq.n	80038f0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2280      	movs	r2, #128	@ 0x80
 80038ea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e22c      	b.n	8003d4a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a5c      	ldr	r2, [pc, #368]	@ (8003a68 <HAL_DMA_Abort_IT+0x1a0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d04a      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a5b      	ldr	r2, [pc, #364]	@ (8003a6c <HAL_DMA_Abort_IT+0x1a4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d045      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a59      	ldr	r2, [pc, #356]	@ (8003a70 <HAL_DMA_Abort_IT+0x1a8>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d040      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a58      	ldr	r2, [pc, #352]	@ (8003a74 <HAL_DMA_Abort_IT+0x1ac>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d03b      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a56      	ldr	r2, [pc, #344]	@ (8003a78 <HAL_DMA_Abort_IT+0x1b0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d036      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a55      	ldr	r2, [pc, #340]	@ (8003a7c <HAL_DMA_Abort_IT+0x1b4>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d031      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a53      	ldr	r2, [pc, #332]	@ (8003a80 <HAL_DMA_Abort_IT+0x1b8>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d02c      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a52      	ldr	r2, [pc, #328]	@ (8003a84 <HAL_DMA_Abort_IT+0x1bc>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d027      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a50      	ldr	r2, [pc, #320]	@ (8003a88 <HAL_DMA_Abort_IT+0x1c0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d022      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a4f      	ldr	r2, [pc, #316]	@ (8003a8c <HAL_DMA_Abort_IT+0x1c4>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01d      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a4d      	ldr	r2, [pc, #308]	@ (8003a90 <HAL_DMA_Abort_IT+0x1c8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d018      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a4c      	ldr	r2, [pc, #304]	@ (8003a94 <HAL_DMA_Abort_IT+0x1cc>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d013      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a4a      	ldr	r2, [pc, #296]	@ (8003a98 <HAL_DMA_Abort_IT+0x1d0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00e      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a49      	ldr	r2, [pc, #292]	@ (8003a9c <HAL_DMA_Abort_IT+0x1d4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d009      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a47      	ldr	r2, [pc, #284]	@ (8003aa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d004      	beq.n	8003990 <HAL_DMA_Abort_IT+0xc8>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a46      	ldr	r2, [pc, #280]	@ (8003aa4 <HAL_DMA_Abort_IT+0x1dc>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d101      	bne.n	8003994 <HAL_DMA_Abort_IT+0xcc>
 8003990:	2301      	movs	r3, #1
 8003992:	e000      	b.n	8003996 <HAL_DMA_Abort_IT+0xce>
 8003994:	2300      	movs	r3, #0
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8086 	beq.w	8003aa8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2204      	movs	r2, #4
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003a68 <HAL_DMA_Abort_IT+0x1a0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d04a      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a2e      	ldr	r2, [pc, #184]	@ (8003a6c <HAL_DMA_Abort_IT+0x1a4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d045      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003a70 <HAL_DMA_Abort_IT+0x1a8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d040      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003a74 <HAL_DMA_Abort_IT+0x1ac>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d03b      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a29      	ldr	r2, [pc, #164]	@ (8003a78 <HAL_DMA_Abort_IT+0x1b0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d036      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a28      	ldr	r2, [pc, #160]	@ (8003a7c <HAL_DMA_Abort_IT+0x1b4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d031      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <HAL_DMA_Abort_IT+0x1b8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d02c      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a25      	ldr	r2, [pc, #148]	@ (8003a84 <HAL_DMA_Abort_IT+0x1bc>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d027      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a23      	ldr	r2, [pc, #140]	@ (8003a88 <HAL_DMA_Abort_IT+0x1c0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d022      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a22      	ldr	r2, [pc, #136]	@ (8003a8c <HAL_DMA_Abort_IT+0x1c4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d01d      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <HAL_DMA_Abort_IT+0x1c8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d018      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a1f      	ldr	r2, [pc, #124]	@ (8003a94 <HAL_DMA_Abort_IT+0x1cc>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d013      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1d      	ldr	r2, [pc, #116]	@ (8003a98 <HAL_DMA_Abort_IT+0x1d0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00e      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a9c <HAL_DMA_Abort_IT+0x1d4>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d009      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa0 <HAL_DMA_Abort_IT+0x1d8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d004      	beq.n	8003a44 <HAL_DMA_Abort_IT+0x17c>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a19      	ldr	r2, [pc, #100]	@ (8003aa4 <HAL_DMA_Abort_IT+0x1dc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d108      	bne.n	8003a56 <HAL_DMA_Abort_IT+0x18e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f022 0201 	bic.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
 8003a54:	e178      	b.n	8003d48 <HAL_DMA_Abort_IT+0x480>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0201 	bic.w	r2, r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e16f      	b.n	8003d48 <HAL_DMA_Abort_IT+0x480>
 8003a68:	40020010 	.word	0x40020010
 8003a6c:	40020028 	.word	0x40020028
 8003a70:	40020040 	.word	0x40020040
 8003a74:	40020058 	.word	0x40020058
 8003a78:	40020070 	.word	0x40020070
 8003a7c:	40020088 	.word	0x40020088
 8003a80:	400200a0 	.word	0x400200a0
 8003a84:	400200b8 	.word	0x400200b8
 8003a88:	40020410 	.word	0x40020410
 8003a8c:	40020428 	.word	0x40020428
 8003a90:	40020440 	.word	0x40020440
 8003a94:	40020458 	.word	0x40020458
 8003a98:	40020470 	.word	0x40020470
 8003a9c:	40020488 	.word	0x40020488
 8003aa0:	400204a0 	.word	0x400204a0
 8003aa4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 020e 	bic.w	r2, r2, #14
 8003ab6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a6c      	ldr	r2, [pc, #432]	@ (8003c70 <HAL_DMA_Abort_IT+0x3a8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d04a      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6b      	ldr	r2, [pc, #428]	@ (8003c74 <HAL_DMA_Abort_IT+0x3ac>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d045      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a69      	ldr	r2, [pc, #420]	@ (8003c78 <HAL_DMA_Abort_IT+0x3b0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d040      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a68      	ldr	r2, [pc, #416]	@ (8003c7c <HAL_DMA_Abort_IT+0x3b4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d03b      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a66      	ldr	r2, [pc, #408]	@ (8003c80 <HAL_DMA_Abort_IT+0x3b8>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d036      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a65      	ldr	r2, [pc, #404]	@ (8003c84 <HAL_DMA_Abort_IT+0x3bc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d031      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a63      	ldr	r2, [pc, #396]	@ (8003c88 <HAL_DMA_Abort_IT+0x3c0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d02c      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a62      	ldr	r2, [pc, #392]	@ (8003c8c <HAL_DMA_Abort_IT+0x3c4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d027      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a60      	ldr	r2, [pc, #384]	@ (8003c90 <HAL_DMA_Abort_IT+0x3c8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d022      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a5f      	ldr	r2, [pc, #380]	@ (8003c94 <HAL_DMA_Abort_IT+0x3cc>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d01d      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a5d      	ldr	r2, [pc, #372]	@ (8003c98 <HAL_DMA_Abort_IT+0x3d0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d018      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8003c9c <HAL_DMA_Abort_IT+0x3d4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a5a      	ldr	r2, [pc, #360]	@ (8003ca0 <HAL_DMA_Abort_IT+0x3d8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00e      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a59      	ldr	r2, [pc, #356]	@ (8003ca4 <HAL_DMA_Abort_IT+0x3dc>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d009      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a57      	ldr	r2, [pc, #348]	@ (8003ca8 <HAL_DMA_Abort_IT+0x3e0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <HAL_DMA_Abort_IT+0x290>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a56      	ldr	r2, [pc, #344]	@ (8003cac <HAL_DMA_Abort_IT+0x3e4>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d108      	bne.n	8003b6a <HAL_DMA_Abort_IT+0x2a2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 0201 	bic.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]
 8003b68:	e007      	b.n	8003b7a <HAL_DMA_Abort_IT+0x2b2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c70 <HAL_DMA_Abort_IT+0x3a8>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d072      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a3a      	ldr	r2, [pc, #232]	@ (8003c74 <HAL_DMA_Abort_IT+0x3ac>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d06d      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a39      	ldr	r2, [pc, #228]	@ (8003c78 <HAL_DMA_Abort_IT+0x3b0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d068      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a37      	ldr	r2, [pc, #220]	@ (8003c7c <HAL_DMA_Abort_IT+0x3b4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d063      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a36      	ldr	r2, [pc, #216]	@ (8003c80 <HAL_DMA_Abort_IT+0x3b8>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d05e      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a34      	ldr	r2, [pc, #208]	@ (8003c84 <HAL_DMA_Abort_IT+0x3bc>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d059      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a33      	ldr	r2, [pc, #204]	@ (8003c88 <HAL_DMA_Abort_IT+0x3c0>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d054      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a31      	ldr	r2, [pc, #196]	@ (8003c8c <HAL_DMA_Abort_IT+0x3c4>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d04f      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a30      	ldr	r2, [pc, #192]	@ (8003c90 <HAL_DMA_Abort_IT+0x3c8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d04a      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8003c94 <HAL_DMA_Abort_IT+0x3cc>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d045      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2d      	ldr	r2, [pc, #180]	@ (8003c98 <HAL_DMA_Abort_IT+0x3d0>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d040      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a2b      	ldr	r2, [pc, #172]	@ (8003c9c <HAL_DMA_Abort_IT+0x3d4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d03b      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca0 <HAL_DMA_Abort_IT+0x3d8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d036      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a28      	ldr	r2, [pc, #160]	@ (8003ca4 <HAL_DMA_Abort_IT+0x3dc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d031      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a27      	ldr	r2, [pc, #156]	@ (8003ca8 <HAL_DMA_Abort_IT+0x3e0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d02c      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a25      	ldr	r2, [pc, #148]	@ (8003cac <HAL_DMA_Abort_IT+0x3e4>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d027      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a24      	ldr	r2, [pc, #144]	@ (8003cb0 <HAL_DMA_Abort_IT+0x3e8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d022      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a22      	ldr	r2, [pc, #136]	@ (8003cb4 <HAL_DMA_Abort_IT+0x3ec>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01d      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	@ (8003cb8 <HAL_DMA_Abort_IT+0x3f0>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d018      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8003cbc <HAL_DMA_Abort_IT+0x3f4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d013      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a1e      	ldr	r2, [pc, #120]	@ (8003cc0 <HAL_DMA_Abort_IT+0x3f8>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d00e      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc4 <HAL_DMA_Abort_IT+0x3fc>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d009      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8003cc8 <HAL_DMA_Abort_IT+0x400>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d004      	beq.n	8003c6a <HAL_DMA_Abort_IT+0x3a2>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a19      	ldr	r2, [pc, #100]	@ (8003ccc <HAL_DMA_Abort_IT+0x404>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d132      	bne.n	8003cd0 <HAL_DMA_Abort_IT+0x408>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e031      	b.n	8003cd2 <HAL_DMA_Abort_IT+0x40a>
 8003c6e:	bf00      	nop
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	40020040 	.word	0x40020040
 8003c7c:	40020058 	.word	0x40020058
 8003c80:	40020070 	.word	0x40020070
 8003c84:	40020088 	.word	0x40020088
 8003c88:	400200a0 	.word	0x400200a0
 8003c8c:	400200b8 	.word	0x400200b8
 8003c90:	40020410 	.word	0x40020410
 8003c94:	40020428 	.word	0x40020428
 8003c98:	40020440 	.word	0x40020440
 8003c9c:	40020458 	.word	0x40020458
 8003ca0:	40020470 	.word	0x40020470
 8003ca4:	40020488 	.word	0x40020488
 8003ca8:	400204a0 	.word	0x400204a0
 8003cac:	400204b8 	.word	0x400204b8
 8003cb0:	58025408 	.word	0x58025408
 8003cb4:	5802541c 	.word	0x5802541c
 8003cb8:	58025430 	.word	0x58025430
 8003cbc:	58025444 	.word	0x58025444
 8003cc0:	58025458 	.word	0x58025458
 8003cc4:	5802546c 	.word	0x5802546c
 8003cc8:	58025480 	.word	0x58025480
 8003ccc:	58025494 	.word	0x58025494
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d028      	beq.n	8003d28 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ce4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d04:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00c      	beq.n	8003d28 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d1c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003d26:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop

08003d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b089      	sub	sp, #36	@ 0x24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003d62:	4b89      	ldr	r3, [pc, #548]	@ (8003f88 <HAL_GPIO_Init+0x234>)
 8003d64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003d66:	e194      	b.n	8004092 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	fa01 f303 	lsl.w	r3, r1, r3
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8186 	beq.w	800408c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d005      	beq.n	8003d98 <HAL_GPIO_Init+0x44>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d130      	bne.n	8003dfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	2203      	movs	r2, #3
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	43db      	mvns	r3, r3
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	4013      	ands	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	69ba      	ldr	r2, [r7, #24]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dce:	2201      	movs	r2, #1
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	f003 0201 	and.w	r2, r3, #1
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d017      	beq.n	8003e36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	2203      	movs	r2, #3
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d123      	bne.n	8003e8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	08da      	lsrs	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3208      	adds	r2, #8
 8003e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	220f      	movs	r2, #15
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	08da      	lsrs	r2, r3, #3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3208      	adds	r2, #8
 8003e84:	69b9      	ldr	r1, [r7, #24]
 8003e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	2203      	movs	r2, #3
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 0203 	and.w	r2, r3, #3
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80e0 	beq.w	800408c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ecc:	4b2f      	ldr	r3, [pc, #188]	@ (8003f8c <HAL_GPIO_Init+0x238>)
 8003ece:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ed2:	4a2e      	ldr	r2, [pc, #184]	@ (8003f8c <HAL_GPIO_Init+0x238>)
 8003ed4:	f043 0302 	orr.w	r3, r3, #2
 8003ed8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003edc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f8c <HAL_GPIO_Init+0x238>)
 8003ede:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003eea:	4a29      	ldr	r2, [pc, #164]	@ (8003f90 <HAL_GPIO_Init+0x23c>)
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	089b      	lsrs	r3, r3, #2
 8003ef0:	3302      	adds	r3, #2
 8003ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 0303 	and.w	r3, r3, #3
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	220f      	movs	r2, #15
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	43db      	mvns	r3, r3
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a20      	ldr	r2, [pc, #128]	@ (8003f94 <HAL_GPIO_Init+0x240>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d052      	beq.n	8003fbc <HAL_GPIO_Init+0x268>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a1f      	ldr	r2, [pc, #124]	@ (8003f98 <HAL_GPIO_Init+0x244>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d031      	beq.n	8003f82 <HAL_GPIO_Init+0x22e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a1e      	ldr	r2, [pc, #120]	@ (8003f9c <HAL_GPIO_Init+0x248>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d02b      	beq.n	8003f7e <HAL_GPIO_Init+0x22a>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a1d      	ldr	r2, [pc, #116]	@ (8003fa0 <HAL_GPIO_Init+0x24c>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d025      	beq.n	8003f7a <HAL_GPIO_Init+0x226>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa4 <HAL_GPIO_Init+0x250>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d01f      	beq.n	8003f76 <HAL_GPIO_Init+0x222>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a1b      	ldr	r2, [pc, #108]	@ (8003fa8 <HAL_GPIO_Init+0x254>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d019      	beq.n	8003f72 <HAL_GPIO_Init+0x21e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a1a      	ldr	r2, [pc, #104]	@ (8003fac <HAL_GPIO_Init+0x258>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d013      	beq.n	8003f6e <HAL_GPIO_Init+0x21a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a19      	ldr	r2, [pc, #100]	@ (8003fb0 <HAL_GPIO_Init+0x25c>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00d      	beq.n	8003f6a <HAL_GPIO_Init+0x216>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a18      	ldr	r2, [pc, #96]	@ (8003fb4 <HAL_GPIO_Init+0x260>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d007      	beq.n	8003f66 <HAL_GPIO_Init+0x212>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a17      	ldr	r2, [pc, #92]	@ (8003fb8 <HAL_GPIO_Init+0x264>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d101      	bne.n	8003f62 <HAL_GPIO_Init+0x20e>
 8003f5e:	2309      	movs	r3, #9
 8003f60:	e02d      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f62:	230a      	movs	r3, #10
 8003f64:	e02b      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f66:	2308      	movs	r3, #8
 8003f68:	e029      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f6a:	2307      	movs	r3, #7
 8003f6c:	e027      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f6e:	2306      	movs	r3, #6
 8003f70:	e025      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f72:	2305      	movs	r3, #5
 8003f74:	e023      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f76:	2304      	movs	r3, #4
 8003f78:	e021      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e01f      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e01d      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f82:	2301      	movs	r3, #1
 8003f84:	e01b      	b.n	8003fbe <HAL_GPIO_Init+0x26a>
 8003f86:	bf00      	nop
 8003f88:	58000080 	.word	0x58000080
 8003f8c:	58024400 	.word	0x58024400
 8003f90:	58000400 	.word	0x58000400
 8003f94:	58020000 	.word	0x58020000
 8003f98:	58020400 	.word	0x58020400
 8003f9c:	58020800 	.word	0x58020800
 8003fa0:	58020c00 	.word	0x58020c00
 8003fa4:	58021000 	.word	0x58021000
 8003fa8:	58021400 	.word	0x58021400
 8003fac:	58021800 	.word	0x58021800
 8003fb0:	58021c00 	.word	0x58021c00
 8003fb4:	58022000 	.word	0x58022000
 8003fb8:	58022400 	.word	0x58022400
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	f002 0203 	and.w	r2, r2, #3
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	4093      	lsls	r3, r2
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fce:	4938      	ldr	r1, [pc, #224]	@ (80040b0 <HAL_GPIO_Init+0x35c>)
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	089b      	lsrs	r3, r3, #2
 8003fd4:	3302      	adds	r3, #2
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4013      	ands	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004002:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800400a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004030:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	43db      	mvns	r3, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4013      	ands	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	4313      	orrs	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	43db      	mvns	r3, r3
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	4013      	ands	r3, r2
 8004070:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	4313      	orrs	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	69ba      	ldr	r2, [r7, #24]
 800408a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	3301      	adds	r3, #1
 8004090:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681a      	ldr	r2, [r3, #0]
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	f47f ae63 	bne.w	8003d68 <HAL_GPIO_Init+0x14>
  }
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	3724      	adds	r7, #36	@ 0x24
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	58000400 	.word	0x58000400

080040b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	460b      	mov	r3, r1
 80040be:	807b      	strh	r3, [r7, #2]
 80040c0:	4613      	mov	r3, r2
 80040c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040c4:	787b      	ldrb	r3, [r7, #1]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040ca:	887a      	ldrh	r2, [r7, #2]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80040d0:	e003      	b.n	80040da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80040d2:	887b      	ldrh	r3, [r7, #2]
 80040d4:	041a      	lsls	r2, r3, #16
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	619a      	str	r2, [r3, #24]
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
	...

080040e8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80040f0:	4b19      	ldr	r3, [pc, #100]	@ (8004158 <HAL_PWREx_ConfigSupply+0x70>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f003 0304 	and.w	r3, r3, #4
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	d00a      	beq.n	8004112 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80040fc:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <HAL_PWREx_ConfigSupply+0x70>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f003 0307 	and.w	r3, r3, #7
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	429a      	cmp	r2, r3
 8004108:	d001      	beq.n	800410e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e01f      	b.n	800414e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	e01d      	b.n	800414e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004112:	4b11      	ldr	r3, [pc, #68]	@ (8004158 <HAL_PWREx_ConfigSupply+0x70>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f023 0207 	bic.w	r2, r3, #7
 800411a:	490f      	ldr	r1, [pc, #60]	@ (8004158 <HAL_PWREx_ConfigSupply+0x70>)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4313      	orrs	r3, r2
 8004120:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004122:	f7fe ff43 	bl	8002fac <HAL_GetTick>
 8004126:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004128:	e009      	b.n	800413e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800412a:	f7fe ff3f 	bl	8002fac <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004138:	d901      	bls.n	800413e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e007      	b.n	800414e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800413e:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <HAL_PWREx_ConfigSupply+0x70>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800414a:	d1ee      	bne.n	800412a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	58024800 	.word	0x58024800

0800415c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08c      	sub	sp, #48	@ 0x30
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	f000 bc48 	b.w	8004a00 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 8088 	beq.w	800428e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800417e:	4b99      	ldr	r3, [pc, #612]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004188:	4b96      	ldr	r3, [pc, #600]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800418a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800418c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800418e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004190:	2b10      	cmp	r3, #16
 8004192:	d007      	beq.n	80041a4 <HAL_RCC_OscConfig+0x48>
 8004194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004196:	2b18      	cmp	r3, #24
 8004198:	d111      	bne.n	80041be <HAL_RCC_OscConfig+0x62>
 800419a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d10c      	bne.n	80041be <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a4:	4b8f      	ldr	r3, [pc, #572]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d06d      	beq.n	800428c <HAL_RCC_OscConfig+0x130>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d169      	bne.n	800428c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	f000 bc21 	b.w	8004a00 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041c6:	d106      	bne.n	80041d6 <HAL_RCC_OscConfig+0x7a>
 80041c8:	4b86      	ldr	r3, [pc, #536]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a85      	ldr	r2, [pc, #532]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d2:	6013      	str	r3, [r2, #0]
 80041d4:	e02e      	b.n	8004234 <HAL_RCC_OscConfig+0xd8>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10c      	bne.n	80041f8 <HAL_RCC_OscConfig+0x9c>
 80041de:	4b81      	ldr	r3, [pc, #516]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a80      	ldr	r2, [pc, #512]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	4b7e      	ldr	r3, [pc, #504]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a7d      	ldr	r2, [pc, #500]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80041f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	e01d      	b.n	8004234 <HAL_RCC_OscConfig+0xd8>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004200:	d10c      	bne.n	800421c <HAL_RCC_OscConfig+0xc0>
 8004202:	4b78      	ldr	r3, [pc, #480]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a77      	ldr	r2, [pc, #476]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	4b75      	ldr	r3, [pc, #468]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a74      	ldr	r2, [pc, #464]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004218:	6013      	str	r3, [r2, #0]
 800421a:	e00b      	b.n	8004234 <HAL_RCC_OscConfig+0xd8>
 800421c:	4b71      	ldr	r3, [pc, #452]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a70      	ldr	r2, [pc, #448]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b6e      	ldr	r3, [pc, #440]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a6d      	ldr	r2, [pc, #436]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800422e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d013      	beq.n	8004264 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423c:	f7fe feb6 	bl	8002fac <HAL_GetTick>
 8004240:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004244:	f7fe feb2 	bl	8002fac <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b64      	cmp	r3, #100	@ 0x64
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e3d4      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004256:	4b63      	ldr	r3, [pc, #396]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0xe8>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004264:	f7fe fea2 	bl	8002fac <HAL_GetTick>
 8004268:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426c:	f7fe fe9e 	bl	8002fac <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	@ 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e3c0      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800427e:	4b59      	ldr	r3, [pc, #356]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0x110>
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	f000 80ca 	beq.w	8004430 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800429c:	4b51      	ldr	r3, [pc, #324]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042a4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042a6:	4b4f      	ldr	r3, [pc, #316]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80042a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042aa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d007      	beq.n	80042c2 <HAL_RCC_OscConfig+0x166>
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	2b18      	cmp	r3, #24
 80042b6:	d156      	bne.n	8004366 <HAL_RCC_OscConfig+0x20a>
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	f003 0303 	and.w	r3, r3, #3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d151      	bne.n	8004366 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042c2:	4b48      	ldr	r3, [pc, #288]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d005      	beq.n	80042da <HAL_RCC_OscConfig+0x17e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e392      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042da:	4b42      	ldr	r3, [pc, #264]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 0219 	bic.w	r2, r3, #25
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	493f      	ldr	r1, [pc, #252]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ec:	f7fe fe5e 	bl	8002fac <HAL_GetTick>
 80042f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f4:	f7fe fe5a 	bl	8002fac <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e37c      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004306:	4b37      	ldr	r3, [pc, #220]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0304 	and.w	r3, r3, #4
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0f0      	beq.n	80042f4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004312:	f7fe fe57 	bl	8002fc4 <HAL_GetREVID>
 8004316:	4603      	mov	r3, r0
 8004318:	f241 0203 	movw	r2, #4099	@ 0x1003
 800431c:	4293      	cmp	r3, r2
 800431e:	d817      	bhi.n	8004350 <HAL_RCC_OscConfig+0x1f4>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	2b40      	cmp	r3, #64	@ 0x40
 8004326:	d108      	bne.n	800433a <HAL_RCC_OscConfig+0x1de>
 8004328:	4b2e      	ldr	r3, [pc, #184]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004330:	4a2c      	ldr	r2, [pc, #176]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004336:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004338:	e07a      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433a:	4b2a      	ldr	r3, [pc, #168]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	031b      	lsls	r3, r3, #12
 8004348:	4926      	ldr	r1, [pc, #152]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800434a:	4313      	orrs	r3, r2
 800434c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800434e:	e06f      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004350:	4b24      	ldr	r3, [pc, #144]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	061b      	lsls	r3, r3, #24
 800435e:	4921      	ldr	r1, [pc, #132]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004360:	4313      	orrs	r3, r2
 8004362:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004364:	e064      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d047      	beq.n	80043fe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800436e:	4b1d      	ldr	r3, [pc, #116]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f023 0219 	bic.w	r2, r3, #25
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	491a      	ldr	r1, [pc, #104]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800437c:	4313      	orrs	r3, r2
 800437e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004380:	f7fe fe14 	bl	8002fac <HAL_GetTick>
 8004384:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004388:	f7fe fe10 	bl	8002fac <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e332      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800439a:	4b12      	ldr	r3, [pc, #72]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d0f0      	beq.n	8004388 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a6:	f7fe fe0d 	bl	8002fc4 <HAL_GetREVID>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d819      	bhi.n	80043e8 <HAL_RCC_OscConfig+0x28c>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	2b40      	cmp	r3, #64	@ 0x40
 80043ba:	d108      	bne.n	80043ce <HAL_RCC_OscConfig+0x272>
 80043bc:	4b09      	ldr	r3, [pc, #36]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80043c4:	4a07      	ldr	r2, [pc, #28]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80043c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ca:	6053      	str	r3, [r2, #4]
 80043cc:	e030      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
 80043ce:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	031b      	lsls	r3, r3, #12
 80043dc:	4901      	ldr	r1, [pc, #4]	@ (80043e4 <HAL_RCC_OscConfig+0x288>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	604b      	str	r3, [r1, #4]
 80043e2:	e025      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
 80043e4:	58024400 	.word	0x58024400
 80043e8:	4b9a      	ldr	r3, [pc, #616]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	061b      	lsls	r3, r3, #24
 80043f6:	4997      	ldr	r1, [pc, #604]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	604b      	str	r3, [r1, #4]
 80043fc:	e018      	b.n	8004430 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043fe:	4b95      	ldr	r3, [pc, #596]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a94      	ldr	r2, [pc, #592]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004404:	f023 0301 	bic.w	r3, r3, #1
 8004408:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440a:	f7fe fdcf 	bl	8002fac <HAL_GetTick>
 800440e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004410:	e008      	b.n	8004424 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004412:	f7fe fdcb 	bl	8002fac <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d901      	bls.n	8004424 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e2ed      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004424:	4b8b      	ldr	r3, [pc, #556]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1f0      	bne.n	8004412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	2b00      	cmp	r3, #0
 800443a:	f000 80a9 	beq.w	8004590 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443e:	4b85      	ldr	r3, [pc, #532]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004446:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004448:	4b82      	ldr	r3, [pc, #520]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 800444a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d007      	beq.n	8004464 <HAL_RCC_OscConfig+0x308>
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	2b18      	cmp	r3, #24
 8004458:	d13a      	bne.n	80044d0 <HAL_RCC_OscConfig+0x374>
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	2b01      	cmp	r3, #1
 8004462:	d135      	bne.n	80044d0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004464:	4b7b      	ldr	r3, [pc, #492]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446c:	2b00      	cmp	r3, #0
 800446e:	d005      	beq.n	800447c <HAL_RCC_OscConfig+0x320>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69db      	ldr	r3, [r3, #28]
 8004474:	2b80      	cmp	r3, #128	@ 0x80
 8004476:	d001      	beq.n	800447c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e2c1      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800447c:	f7fe fda2 	bl	8002fc4 <HAL_GetREVID>
 8004480:	4603      	mov	r3, r0
 8004482:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004486:	4293      	cmp	r3, r2
 8004488:	d817      	bhi.n	80044ba <HAL_RCC_OscConfig+0x35e>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	2b20      	cmp	r3, #32
 8004490:	d108      	bne.n	80044a4 <HAL_RCC_OscConfig+0x348>
 8004492:	4b70      	ldr	r3, [pc, #448]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800449a:	4a6e      	ldr	r2, [pc, #440]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 800449c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80044a0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044a2:	e075      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	069b      	lsls	r3, r3, #26
 80044b2:	4968      	ldr	r1, [pc, #416]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044b8:	e06a      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80044ba:	4b66      	ldr	r3, [pc, #408]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	061b      	lsls	r3, r3, #24
 80044c8:	4962      	ldr	r1, [pc, #392]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80044ce:	e05f      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d042      	beq.n	800455e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80044d8:	4b5e      	ldr	r3, [pc, #376]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a5d      	ldr	r2, [pc, #372]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80044de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e4:	f7fe fd62 	bl	8002fac <HAL_GetTick>
 80044e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80044ec:	f7fe fd5e 	bl	8002fac <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e280      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044fe:	4b55      	ldr	r3, [pc, #340]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0f0      	beq.n	80044ec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800450a:	f7fe fd5b 	bl	8002fc4 <HAL_GetREVID>
 800450e:	4603      	mov	r3, r0
 8004510:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004514:	4293      	cmp	r3, r2
 8004516:	d817      	bhi.n	8004548 <HAL_RCC_OscConfig+0x3ec>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	2b20      	cmp	r3, #32
 800451e:	d108      	bne.n	8004532 <HAL_RCC_OscConfig+0x3d6>
 8004520:	4b4c      	ldr	r3, [pc, #304]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004528:	4a4a      	ldr	r2, [pc, #296]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 800452a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800452e:	6053      	str	r3, [r2, #4]
 8004530:	e02e      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
 8004532:	4b48      	ldr	r3, [pc, #288]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	069b      	lsls	r3, r3, #26
 8004540:	4944      	ldr	r1, [pc, #272]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004542:	4313      	orrs	r3, r2
 8004544:	604b      	str	r3, [r1, #4]
 8004546:	e023      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
 8004548:	4b42      	ldr	r3, [pc, #264]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	061b      	lsls	r3, r3, #24
 8004556:	493f      	ldr	r1, [pc, #252]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004558:	4313      	orrs	r3, r2
 800455a:	60cb      	str	r3, [r1, #12]
 800455c:	e018      	b.n	8004590 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800455e:	4b3d      	ldr	r3, [pc, #244]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a3c      	ldr	r2, [pc, #240]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004564:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800456a:	f7fe fd1f 	bl	8002fac <HAL_GetTick>
 800456e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004570:	e008      	b.n	8004584 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004572:	f7fe fd1b 	bl	8002fac <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e23d      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004584:	4b33      	ldr	r3, [pc, #204]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1f0      	bne.n	8004572 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d036      	beq.n	800460a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d019      	beq.n	80045d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80045a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80045aa:	f043 0301 	orr.w	r3, r3, #1
 80045ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b0:	f7fe fcfc 	bl	8002fac <HAL_GetTick>
 80045b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045b8:	f7fe fcf8 	bl	8002fac <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e21a      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80045ca:	4b22      	ldr	r3, [pc, #136]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80045cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0f0      	beq.n	80045b8 <HAL_RCC_OscConfig+0x45c>
 80045d6:	e018      	b.n	800460a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80045da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 80045de:	f023 0301 	bic.w	r3, r3, #1
 80045e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e4:	f7fe fce2 	bl	8002fac <HAL_GetTick>
 80045e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045ec:	f7fe fcde 	bl	8002fac <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e200      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80045fe:	4b15      	ldr	r3, [pc, #84]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004602:	f003 0302 	and.w	r3, r3, #2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	2b00      	cmp	r3, #0
 8004614:	d039      	beq.n	800468a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d01c      	beq.n	8004658 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800461e:	4b0d      	ldr	r3, [pc, #52]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a0c      	ldr	r2, [pc, #48]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004624:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004628:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800462a:	f7fe fcbf 	bl	8002fac <HAL_GetTick>
 800462e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004630:	e008      	b.n	8004644 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004632:	f7fe fcbb 	bl	8002fac <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b02      	cmp	r3, #2
 800463e:	d901      	bls.n	8004644 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e1dd      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004644:	4b03      	ldr	r3, [pc, #12]	@ (8004654 <HAL_RCC_OscConfig+0x4f8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d0f0      	beq.n	8004632 <HAL_RCC_OscConfig+0x4d6>
 8004650:	e01b      	b.n	800468a <HAL_RCC_OscConfig+0x52e>
 8004652:	bf00      	nop
 8004654:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004658:	4b9b      	ldr	r3, [pc, #620]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a9a      	ldr	r2, [pc, #616]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800465e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004662:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004664:	f7fe fca2 	bl	8002fac <HAL_GetTick>
 8004668:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800466c:	f7fe fc9e 	bl	8002fac <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e1c0      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800467e:	4b92      	ldr	r3, [pc, #584]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0304 	and.w	r3, r3, #4
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 8081 	beq.w	800479a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004698:	4b8c      	ldr	r3, [pc, #560]	@ (80048cc <HAL_RCC_OscConfig+0x770>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a8b      	ldr	r2, [pc, #556]	@ (80048cc <HAL_RCC_OscConfig+0x770>)
 800469e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046a4:	f7fe fc82 	bl	8002fac <HAL_GetTick>
 80046a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046aa:	e008      	b.n	80046be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ac:	f7fe fc7e 	bl	8002fac <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b64      	cmp	r3, #100	@ 0x64
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e1a0      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80046be:	4b83      	ldr	r3, [pc, #524]	@ (80048cc <HAL_RCC_OscConfig+0x770>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d0f0      	beq.n	80046ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d106      	bne.n	80046e0 <HAL_RCC_OscConfig+0x584>
 80046d2:	4b7d      	ldr	r3, [pc, #500]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d6:	4a7c      	ldr	r2, [pc, #496]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046d8:	f043 0301 	orr.w	r3, r3, #1
 80046dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80046de:	e02d      	b.n	800473c <HAL_RCC_OscConfig+0x5e0>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10c      	bne.n	8004702 <HAL_RCC_OscConfig+0x5a6>
 80046e8:	4b77      	ldr	r3, [pc, #476]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ec:	4a76      	ldr	r2, [pc, #472]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046ee:	f023 0301 	bic.w	r3, r3, #1
 80046f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f4:	4b74      	ldr	r3, [pc, #464]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f8:	4a73      	ldr	r2, [pc, #460]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80046fa:	f023 0304 	bic.w	r3, r3, #4
 80046fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004700:	e01c      	b.n	800473c <HAL_RCC_OscConfig+0x5e0>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b05      	cmp	r3, #5
 8004708:	d10c      	bne.n	8004724 <HAL_RCC_OscConfig+0x5c8>
 800470a:	4b6f      	ldr	r3, [pc, #444]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800470c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800470e:	4a6e      	ldr	r2, [pc, #440]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004710:	f043 0304 	orr.w	r3, r3, #4
 8004714:	6713      	str	r3, [r2, #112]	@ 0x70
 8004716:	4b6c      	ldr	r3, [pc, #432]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471a:	4a6b      	ldr	r2, [pc, #428]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	6713      	str	r3, [r2, #112]	@ 0x70
 8004722:	e00b      	b.n	800473c <HAL_RCC_OscConfig+0x5e0>
 8004724:	4b68      	ldr	r3, [pc, #416]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004728:	4a67      	ldr	r2, [pc, #412]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800472a:	f023 0301 	bic.w	r3, r3, #1
 800472e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004730:	4b65      	ldr	r3, [pc, #404]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004734:	4a64      	ldr	r2, [pc, #400]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004736:	f023 0304 	bic.w	r3, r3, #4
 800473a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d015      	beq.n	8004770 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004744:	f7fe fc32 	bl	8002fac <HAL_GetTick>
 8004748:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800474a:	e00a      	b.n	8004762 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800474c:	f7fe fc2e 	bl	8002fac <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475a:	4293      	cmp	r3, r2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e14e      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004762:	4b59      	ldr	r3, [pc, #356]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d0ee      	beq.n	800474c <HAL_RCC_OscConfig+0x5f0>
 800476e:	e014      	b.n	800479a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004770:	f7fe fc1c 	bl	8002fac <HAL_GetTick>
 8004774:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004776:	e00a      	b.n	800478e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004778:	f7fe fc18 	bl	8002fac <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004786:	4293      	cmp	r3, r2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e138      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800478e:	4b4e      	ldr	r3, [pc, #312]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1ee      	bne.n	8004778 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 812d 	beq.w	80049fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80047a4:	4b48      	ldr	r3, [pc, #288]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047ac:	2b18      	cmp	r3, #24
 80047ae:	f000 80bd 	beq.w	800492c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	f040 809e 	bne.w	80048f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047bc:	4b42      	ldr	r3, [pc, #264]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a41      	ldr	r2, [pc, #260]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80047c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c8:	f7fe fbf0 	bl	8002fac <HAL_GetTick>
 80047cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d0:	f7fe fbec 	bl	8002fac <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e10e      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80047e2:	4b39      	ldr	r3, [pc, #228]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f0      	bne.n	80047d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ee:	4b36      	ldr	r3, [pc, #216]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80047f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047f2:	4b37      	ldr	r3, [pc, #220]	@ (80048d0 <HAL_RCC_OscConfig+0x774>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80047fe:	0112      	lsls	r2, r2, #4
 8004800:	430a      	orrs	r2, r1
 8004802:	4931      	ldr	r1, [pc, #196]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004804:	4313      	orrs	r3, r2
 8004806:	628b      	str	r3, [r1, #40]	@ 0x28
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480c:	3b01      	subs	r3, #1
 800480e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004816:	3b01      	subs	r3, #1
 8004818:	025b      	lsls	r3, r3, #9
 800481a:	b29b      	uxth	r3, r3
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004822:	3b01      	subs	r3, #1
 8004824:	041b      	lsls	r3, r3, #16
 8004826:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004830:	3b01      	subs	r3, #1
 8004832:	061b      	lsls	r3, r3, #24
 8004834:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004838:	4923      	ldr	r1, [pc, #140]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800483a:	4313      	orrs	r3, r2
 800483c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800483e:	4b22      	ldr	r3, [pc, #136]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004842:	4a21      	ldr	r2, [pc, #132]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004844:	f023 0301 	bic.w	r3, r3, #1
 8004848:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800484a:	4b1f      	ldr	r3, [pc, #124]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800484c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800484e:	4b21      	ldr	r3, [pc, #132]	@ (80048d4 <HAL_RCC_OscConfig+0x778>)
 8004850:	4013      	ands	r3, r2
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004856:	00d2      	lsls	r2, r2, #3
 8004858:	491b      	ldr	r1, [pc, #108]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800485a:	4313      	orrs	r3, r2
 800485c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800485e:	4b1a      	ldr	r3, [pc, #104]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004862:	f023 020c 	bic.w	r2, r3, #12
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	4917      	ldr	r1, [pc, #92]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800486c:	4313      	orrs	r3, r2
 800486e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004870:	4b15      	ldr	r3, [pc, #84]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004874:	f023 0202 	bic.w	r2, r3, #2
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487c:	4912      	ldr	r1, [pc, #72]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800487e:	4313      	orrs	r3, r2
 8004880:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004882:	4b11      	ldr	r3, [pc, #68]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004886:	4a10      	ldr	r2, [pc, #64]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800488c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800488e:	4b0e      	ldr	r3, [pc, #56]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004892:	4a0d      	ldr	r2, [pc, #52]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 8004894:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004898:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800489a:	4b0b      	ldr	r3, [pc, #44]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	4a0a      	ldr	r2, [pc, #40]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80048a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80048a6:	4b08      	ldr	r3, [pc, #32]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80048a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048aa:	4a07      	ldr	r2, [pc, #28]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048b2:	4b05      	ldr	r3, [pc, #20]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a04      	ldr	r2, [pc, #16]	@ (80048c8 <HAL_RCC_OscConfig+0x76c>)
 80048b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048be:	f7fe fb75 	bl	8002fac <HAL_GetTick>
 80048c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048c4:	e011      	b.n	80048ea <HAL_RCC_OscConfig+0x78e>
 80048c6:	bf00      	nop
 80048c8:	58024400 	.word	0x58024400
 80048cc:	58024800 	.word	0x58024800
 80048d0:	fffffc0c 	.word	0xfffffc0c
 80048d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d8:	f7fe fb68 	bl	8002fac <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e08a      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80048ea:	4b47      	ldr	r3, [pc, #284]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f0      	beq.n	80048d8 <HAL_RCC_OscConfig+0x77c>
 80048f6:	e082      	b.n	80049fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f8:	4b43      	ldr	r3, [pc, #268]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a42      	ldr	r2, [pc, #264]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80048fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fe fb52 	bl	8002fac <HAL_GetTick>
 8004908:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490c:	f7fe fb4e 	bl	8002fac <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e070      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800491e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1f0      	bne.n	800490c <HAL_RCC_OscConfig+0x7b0>
 800492a:	e068      	b.n	80049fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800492c:	4b36      	ldr	r3, [pc, #216]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 800492e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004930:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004932:	4b35      	ldr	r3, [pc, #212]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 8004934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004936:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493c:	2b01      	cmp	r3, #1
 800493e:	d031      	beq.n	80049a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	f003 0203 	and.w	r2, r3, #3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494a:	429a      	cmp	r2, r3
 800494c:	d12a      	bne.n	80049a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	091b      	lsrs	r3, r3, #4
 8004952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495a:	429a      	cmp	r2, r3
 800495c:	d122      	bne.n	80049a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004968:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800496a:	429a      	cmp	r2, r3
 800496c:	d11a      	bne.n	80049a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	0a5b      	lsrs	r3, r3, #9
 8004972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800497c:	429a      	cmp	r2, r3
 800497e:	d111      	bne.n	80049a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	0c1b      	lsrs	r3, r3, #16
 8004984:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800498c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800498e:	429a      	cmp	r2, r3
 8004990:	d108      	bne.n	80049a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	0e1b      	lsrs	r3, r3, #24
 8004996:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800499e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e02b      	b.n	8004a00 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80049a8:	4b17      	ldr	r3, [pc, #92]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049ac:	08db      	lsrs	r3, r3, #3
 80049ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d01f      	beq.n	80049fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80049be:	4b12      	ldr	r3, [pc, #72]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c2:	4a11      	ldr	r2, [pc, #68]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049c4:	f023 0301 	bic.w	r3, r3, #1
 80049c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80049ca:	f7fe faef 	bl	8002fac <HAL_GetTick>
 80049ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80049d0:	bf00      	nop
 80049d2:	f7fe faeb 	bl	8002fac <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049da:	4293      	cmp	r3, r2
 80049dc:	d0f9      	beq.n	80049d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049e2:	4b0a      	ldr	r3, [pc, #40]	@ (8004a0c <HAL_RCC_OscConfig+0x8b0>)
 80049e4:	4013      	ands	r3, r2
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80049ea:	00d2      	lsls	r2, r2, #3
 80049ec:	4906      	ldr	r1, [pc, #24]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80049f2:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f6:	4a04      	ldr	r2, [pc, #16]	@ (8004a08 <HAL_RCC_OscConfig+0x8ac>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3730      	adds	r7, #48	@ 0x30
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	58024400 	.word	0x58024400
 8004a0c:	ffff0007 	.word	0xffff0007

08004a10 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e19c      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a24:	4b8a      	ldr	r3, [pc, #552]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 030f 	and.w	r3, r3, #15
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d910      	bls.n	8004a54 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a32:	4b87      	ldr	r3, [pc, #540]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f023 020f 	bic.w	r2, r3, #15
 8004a3a:	4985      	ldr	r1, [pc, #532]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b83      	ldr	r3, [pc, #524]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 030f 	and.w	r3, r3, #15
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e184      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d010      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	4b7b      	ldr	r3, [pc, #492]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d908      	bls.n	8004a82 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004a70:	4b78      	ldr	r3, [pc, #480]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	4975      	ldr	r1, [pc, #468]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d010      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695a      	ldr	r2, [r3, #20]
 8004a92:	4b70      	ldr	r3, [pc, #448]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004a94:	69db      	ldr	r3, [r3, #28]
 8004a96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d908      	bls.n	8004ab0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	496a      	ldr	r1, [pc, #424]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004aac:	4313      	orrs	r3, r2
 8004aae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0310 	and.w	r3, r3, #16
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d010      	beq.n	8004ade <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	699a      	ldr	r2, [r3, #24]
 8004ac0:	4b64      	ldr	r3, [pc, #400]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d908      	bls.n	8004ade <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004acc:	4b61      	ldr	r3, [pc, #388]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	495e      	ldr	r1, [pc, #376]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d010      	beq.n	8004b0c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	69da      	ldr	r2, [r3, #28]
 8004aee:	4b59      	ldr	r3, [pc, #356]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d908      	bls.n	8004b0c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004afa:	4b56      	ldr	r3, [pc, #344]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	4953      	ldr	r1, [pc, #332]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d010      	beq.n	8004b3a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	68da      	ldr	r2, [r3, #12]
 8004b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	f003 030f 	and.w	r3, r3, #15
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d908      	bls.n	8004b3a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b28:	4b4a      	ldr	r3, [pc, #296]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	f023 020f 	bic.w	r2, r3, #15
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4947      	ldr	r1, [pc, #284]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d055      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004b46:	4b43      	ldr	r3, [pc, #268]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	4940      	ldr	r1, [pc, #256]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d107      	bne.n	8004b70 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b60:	4b3c      	ldr	r3, [pc, #240]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d121      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e0f6      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	2b03      	cmp	r3, #3
 8004b76:	d107      	bne.n	8004b88 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b78:	4b36      	ldr	r3, [pc, #216]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d115      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e0ea      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d107      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004b90:	4b30      	ldr	r3, [pc, #192]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d109      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0de      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ba0:	4b2c      	ldr	r3, [pc, #176]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0304 	and.w	r3, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d101      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e0d6      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bb0:	4b28      	ldr	r3, [pc, #160]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	f023 0207 	bic.w	r2, r3, #7
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4925      	ldr	r1, [pc, #148]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bc2:	f7fe f9f3 	bl	8002fac <HAL_GetTick>
 8004bc6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bc8:	e00a      	b.n	8004be0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bca:	f7fe f9ef 	bl	8002fac <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d901      	bls.n	8004be0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e0be      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004be0:	4b1c      	ldr	r3, [pc, #112]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d1eb      	bne.n	8004bca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0302 	and.w	r3, r3, #2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d010      	beq.n	8004c20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	4b14      	ldr	r3, [pc, #80]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d208      	bcs.n	8004c20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c0e:	4b11      	ldr	r3, [pc, #68]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f023 020f 	bic.w	r2, r3, #15
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	490e      	ldr	r1, [pc, #56]	@ (8004c54 <HAL_RCC_ClockConfig+0x244>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c20:	4b0b      	ldr	r3, [pc, #44]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 030f 	and.w	r3, r3, #15
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d214      	bcs.n	8004c58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2e:	4b08      	ldr	r3, [pc, #32]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f023 020f 	bic.w	r2, r3, #15
 8004c36:	4906      	ldr	r1, [pc, #24]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3e:	4b04      	ldr	r3, [pc, #16]	@ (8004c50 <HAL_RCC_ClockConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	683a      	ldr	r2, [r7, #0]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d005      	beq.n	8004c58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e086      	b.n	8004d5e <HAL_RCC_ClockConfig+0x34e>
 8004c50:	52002000 	.word	0x52002000
 8004c54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d010      	beq.n	8004c86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691a      	ldr	r2, [r3, #16]
 8004c68:	4b3f      	ldr	r3, [pc, #252]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d208      	bcs.n	8004c86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004c74:	4b3c      	ldr	r3, [pc, #240]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	4939      	ldr	r1, [pc, #228]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0308 	and.w	r3, r3, #8
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d010      	beq.n	8004cb4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695a      	ldr	r2, [r3, #20]
 8004c96:	4b34      	ldr	r3, [pc, #208]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d208      	bcs.n	8004cb4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004ca2:	4b31      	ldr	r3, [pc, #196]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	695b      	ldr	r3, [r3, #20]
 8004cae:	492e      	ldr	r1, [pc, #184]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0310 	and.w	r3, r3, #16
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d010      	beq.n	8004ce2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	699a      	ldr	r2, [r3, #24]
 8004cc4:	4b28      	ldr	r3, [pc, #160]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d208      	bcs.n	8004ce2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004cd0:	4b25      	ldr	r3, [pc, #148]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	4922      	ldr	r1, [pc, #136]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0320 	and.w	r3, r3, #32
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d010      	beq.n	8004d10 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69da      	ldr	r2, [r3, #28]
 8004cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d208      	bcs.n	8004d10 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69db      	ldr	r3, [r3, #28]
 8004d0a:	4917      	ldr	r1, [pc, #92]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004d10:	f000 f834 	bl	8004d7c <HAL_RCC_GetSysClockFreq>
 8004d14:	4602      	mov	r2, r0
 8004d16:	4b14      	ldr	r3, [pc, #80]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	0a1b      	lsrs	r3, r3, #8
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	4912      	ldr	r1, [pc, #72]	@ (8004d6c <HAL_RCC_ClockConfig+0x35c>)
 8004d22:	5ccb      	ldrb	r3, [r1, r3]
 8004d24:	f003 031f 	and.w	r3, r3, #31
 8004d28:	fa22 f303 	lsr.w	r3, r2, r3
 8004d2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d68 <HAL_RCC_ClockConfig+0x358>)
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f003 030f 	and.w	r3, r3, #15
 8004d36:	4a0d      	ldr	r2, [pc, #52]	@ (8004d6c <HAL_RCC_ClockConfig+0x35c>)
 8004d38:	5cd3      	ldrb	r3, [r2, r3]
 8004d3a:	f003 031f 	and.w	r3, r3, #31
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	fa22 f303 	lsr.w	r3, r2, r3
 8004d44:	4a0a      	ldr	r2, [pc, #40]	@ (8004d70 <HAL_RCC_ClockConfig+0x360>)
 8004d46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d48:	4a0a      	ldr	r2, [pc, #40]	@ (8004d74 <HAL_RCC_ClockConfig+0x364>)
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d78 <HAL_RCC_ClockConfig+0x368>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fd fe80 	bl	8002a58 <HAL_InitTick>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}
 8004d66:	bf00      	nop
 8004d68:	58024400 	.word	0x58024400
 8004d6c:	08012650 	.word	0x08012650
 8004d70:	24000004 	.word	0x24000004
 8004d74:	24000000 	.word	0x24000000
 8004d78:	24000008 	.word	0x24000008

08004d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b089      	sub	sp, #36	@ 0x24
 8004d80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d82:	4bb3      	ldr	r3, [pc, #716]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d8a:	2b18      	cmp	r3, #24
 8004d8c:	f200 8155 	bhi.w	800503a <HAL_RCC_GetSysClockFreq+0x2be>
 8004d90:	a201      	add	r2, pc, #4	@ (adr r2, 8004d98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d96:	bf00      	nop
 8004d98:	08004dfd 	.word	0x08004dfd
 8004d9c:	0800503b 	.word	0x0800503b
 8004da0:	0800503b 	.word	0x0800503b
 8004da4:	0800503b 	.word	0x0800503b
 8004da8:	0800503b 	.word	0x0800503b
 8004dac:	0800503b 	.word	0x0800503b
 8004db0:	0800503b 	.word	0x0800503b
 8004db4:	0800503b 	.word	0x0800503b
 8004db8:	08004e23 	.word	0x08004e23
 8004dbc:	0800503b 	.word	0x0800503b
 8004dc0:	0800503b 	.word	0x0800503b
 8004dc4:	0800503b 	.word	0x0800503b
 8004dc8:	0800503b 	.word	0x0800503b
 8004dcc:	0800503b 	.word	0x0800503b
 8004dd0:	0800503b 	.word	0x0800503b
 8004dd4:	0800503b 	.word	0x0800503b
 8004dd8:	08004e29 	.word	0x08004e29
 8004ddc:	0800503b 	.word	0x0800503b
 8004de0:	0800503b 	.word	0x0800503b
 8004de4:	0800503b 	.word	0x0800503b
 8004de8:	0800503b 	.word	0x0800503b
 8004dec:	0800503b 	.word	0x0800503b
 8004df0:	0800503b 	.word	0x0800503b
 8004df4:	0800503b 	.word	0x0800503b
 8004df8:	08004e2f 	.word	0x08004e2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dfc:	4b94      	ldr	r3, [pc, #592]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0320 	and.w	r3, r3, #32
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d009      	beq.n	8004e1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e08:	4b91      	ldr	r3, [pc, #580]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	08db      	lsrs	r3, r3, #3
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	4a90      	ldr	r2, [pc, #576]	@ (8005054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e14:	fa22 f303 	lsr.w	r3, r2, r3
 8004e18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004e1a:	e111      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004e1c:	4b8d      	ldr	r3, [pc, #564]	@ (8005054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004e1e:	61bb      	str	r3, [r7, #24]
      break;
 8004e20:	e10e      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004e22:	4b8d      	ldr	r3, [pc, #564]	@ (8005058 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004e24:	61bb      	str	r3, [r7, #24]
      break;
 8004e26:	e10b      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004e28:	4b8c      	ldr	r3, [pc, #560]	@ (800505c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004e2a:	61bb      	str	r3, [r7, #24]
      break;
 8004e2c:	e108      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e2e:	4b88      	ldr	r3, [pc, #544]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004e38:	4b85      	ldr	r3, [pc, #532]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004e44:	4b82      	ldr	r3, [pc, #520]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004e4e:	4b80      	ldr	r3, [pc, #512]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	08db      	lsrs	r3, r3, #3
 8004e54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	fb02 f303 	mul.w	r3, r2, r3
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 80e1 	beq.w	8005034 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	f000 8083 	beq.w	8004f80 <HAL_RCC_GetSysClockFreq+0x204>
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	f200 80a1 	bhi.w	8004fc4 <HAL_RCC_GetSysClockFreq+0x248>
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <HAL_RCC_GetSysClockFreq+0x114>
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d056      	beq.n	8004f3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004e8e:	e099      	b.n	8004fc4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e90:	4b6f      	ldr	r3, [pc, #444]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d02d      	beq.n	8004ef8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e9c:	4b6c      	ldr	r3, [pc, #432]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	08db      	lsrs	r3, r3, #3
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	4a6b      	ldr	r2, [pc, #428]	@ (8005054 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8004eac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	ee07 3a90 	vmov	s15, r3
 8004eb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	ee07 3a90 	vmov	s15, r3
 8004ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ec6:	4b62      	ldr	r3, [pc, #392]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ed6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eda:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ef2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004ef6:	e087      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	ee07 3a90 	vmov	s15, r3
 8004efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005064 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f0a:	4b51      	ldr	r3, [pc, #324]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f3a:	e065      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	ee07 3a90 	vmov	s15, r3
 8004f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005068 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f4e:	4b40      	ldr	r3, [pc, #256]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f56:	ee07 3a90 	vmov	s15, r3
 8004f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004f7e:	e043      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	ee07 3a90 	vmov	s15, r3
 8004f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800506c <HAL_RCC_GetSysClockFreq+0x2f0>
 8004f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f92:	4b2f      	ldr	r3, [pc, #188]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f9a:	ee07 3a90 	vmov	s15, r3
 8004f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fa2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fa6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004fc2:	e021      	b.n	8005008 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005068 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005060 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005002:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005006:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005008:	4b11      	ldr	r3, [pc, #68]	@ (8005050 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800500a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800500c:	0a5b      	lsrs	r3, r3, #9
 800500e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005012:	3301      	adds	r3, #1
 8005014:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	ee07 3a90 	vmov	s15, r3
 800501c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005020:	edd7 6a07 	vldr	s13, [r7, #28]
 8005024:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005028:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800502c:	ee17 3a90 	vmov	r3, s15
 8005030:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005032:	e005      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005034:	2300      	movs	r3, #0
 8005036:	61bb      	str	r3, [r7, #24]
      break;
 8005038:	e002      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800503a:	4b07      	ldr	r3, [pc, #28]	@ (8005058 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800503c:	61bb      	str	r3, [r7, #24]
      break;
 800503e:	bf00      	nop
  }

  return sysclockfreq;
 8005040:	69bb      	ldr	r3, [r7, #24]
}
 8005042:	4618      	mov	r0, r3
 8005044:	3724      	adds	r7, #36	@ 0x24
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
 800504e:	bf00      	nop
 8005050:	58024400 	.word	0x58024400
 8005054:	03d09000 	.word	0x03d09000
 8005058:	003d0900 	.word	0x003d0900
 800505c:	007a1200 	.word	0x007a1200
 8005060:	46000000 	.word	0x46000000
 8005064:	4c742400 	.word	0x4c742400
 8005068:	4a742400 	.word	0x4a742400
 800506c:	4af42400 	.word	0x4af42400

08005070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005076:	f7ff fe81 	bl	8004d7c <HAL_RCC_GetSysClockFreq>
 800507a:	4602      	mov	r2, r0
 800507c:	4b10      	ldr	r3, [pc, #64]	@ (80050c0 <HAL_RCC_GetHCLKFreq+0x50>)
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	0a1b      	lsrs	r3, r3, #8
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	490f      	ldr	r1, [pc, #60]	@ (80050c4 <HAL_RCC_GetHCLKFreq+0x54>)
 8005088:	5ccb      	ldrb	r3, [r1, r3]
 800508a:	f003 031f 	and.w	r3, r3, #31
 800508e:	fa22 f303 	lsr.w	r3, r2, r3
 8005092:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005094:	4b0a      	ldr	r3, [pc, #40]	@ (80050c0 <HAL_RCC_GetHCLKFreq+0x50>)
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	f003 030f 	and.w	r3, r3, #15
 800509c:	4a09      	ldr	r2, [pc, #36]	@ (80050c4 <HAL_RCC_GetHCLKFreq+0x54>)
 800509e:	5cd3      	ldrb	r3, [r2, r3]
 80050a0:	f003 031f 	and.w	r3, r3, #31
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	fa22 f303 	lsr.w	r3, r2, r3
 80050aa:	4a07      	ldr	r2, [pc, #28]	@ (80050c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80050ac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80050ae:	4a07      	ldr	r2, [pc, #28]	@ (80050cc <HAL_RCC_GetHCLKFreq+0x5c>)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80050b4:	4b04      	ldr	r3, [pc, #16]	@ (80050c8 <HAL_RCC_GetHCLKFreq+0x58>)
 80050b6:	681b      	ldr	r3, [r3, #0]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3708      	adds	r7, #8
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	58024400 	.word	0x58024400
 80050c4:	08012650 	.word	0x08012650
 80050c8:	24000004 	.word	0x24000004
 80050cc:	24000000 	.word	0x24000000

080050d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80050d4:	f7ff ffcc 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 80050d8:	4602      	mov	r2, r0
 80050da:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	091b      	lsrs	r3, r3, #4
 80050e0:	f003 0307 	and.w	r3, r3, #7
 80050e4:	4904      	ldr	r1, [pc, #16]	@ (80050f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050e6:	5ccb      	ldrb	r3, [r1, r3]
 80050e8:	f003 031f 	and.w	r3, r3, #31
 80050ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	58024400 	.word	0x58024400
 80050f8:	08012650 	.word	0x08012650

080050fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005100:	f7ff ffb6 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 8005104:	4602      	mov	r2, r0
 8005106:	4b06      	ldr	r3, [pc, #24]	@ (8005120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	0a1b      	lsrs	r3, r3, #8
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	4904      	ldr	r1, [pc, #16]	@ (8005124 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005112:	5ccb      	ldrb	r3, [r1, r3]
 8005114:	f003 031f 	and.w	r3, r3, #31
 8005118:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800511c:	4618      	mov	r0, r3
 800511e:	bd80      	pop	{r7, pc}
 8005120:	58024400 	.word	0x58024400
 8005124:	08012650 	.word	0x08012650

08005128 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	223f      	movs	r2, #63	@ 0x3f
 8005136:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005138:	4b1a      	ldr	r3, [pc, #104]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	f003 0207 	and.w	r2, r3, #7
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005144:	4b17      	ldr	r3, [pc, #92]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005150:	4b14      	ldr	r3, [pc, #80]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	f003 020f 	and.w	r2, r3, #15
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800515c:	4b11      	ldr	r3, [pc, #68]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005168:	4b0e      	ldr	r3, [pc, #56]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005174:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005180:	4b08      	ldr	r3, [pc, #32]	@ (80051a4 <HAL_RCC_GetClockConfig+0x7c>)
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800518c:	4b06      	ldr	r3, [pc, #24]	@ (80051a8 <HAL_RCC_GetClockConfig+0x80>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 020f 	and.w	r2, r3, #15
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	601a      	str	r2, [r3, #0]
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	58024400 	.word	0x58024400
 80051a8:	52002000 	.word	0x52002000

080051ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b0:	b0ca      	sub	sp, #296	@ 0x128
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80051b8:	2300      	movs	r3, #0
 80051ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051be:	2300      	movs	r3, #0
 80051c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051cc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80051d0:	2500      	movs	r5, #0
 80051d2:	ea54 0305 	orrs.w	r3, r4, r5
 80051d6:	d049      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80051d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80051de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051e2:	d02f      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80051e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051e8:	d828      	bhi.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051ee:	d01a      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80051f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051f4:	d822      	bhi.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80051fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051fe:	d007      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005200:	e01c      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005202:	4bb8      	ldr	r3, [pc, #736]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005206:	4ab7      	ldr	r2, [pc, #732]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800520e:	e01a      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005214:	3308      	adds	r3, #8
 8005216:	2102      	movs	r1, #2
 8005218:	4618      	mov	r0, r3
 800521a:	f001 fc8f 	bl	8006b3c <RCCEx_PLL2_Config>
 800521e:	4603      	mov	r3, r0
 8005220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005224:	e00f      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522a:	3328      	adds	r3, #40	@ 0x28
 800522c:	2102      	movs	r1, #2
 800522e:	4618      	mov	r0, r3
 8005230:	f001 fd36 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005234:	4603      	mov	r3, r0
 8005236:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800523a:	e004      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005242:	e000      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10a      	bne.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800524e:	4ba5      	ldr	r3, [pc, #660]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005252:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800525c:	4aa1      	ldr	r2, [pc, #644]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800525e:	430b      	orrs	r3, r1
 8005260:	6513      	str	r3, [r2, #80]	@ 0x50
 8005262:	e003      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800526c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005278:	f04f 0900 	mov.w	r9, #0
 800527c:	ea58 0309 	orrs.w	r3, r8, r9
 8005280:	d047      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005288:	2b04      	cmp	r3, #4
 800528a:	d82a      	bhi.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800528c:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052a9 	.word	0x080052a9
 8005298:	080052b7 	.word	0x080052b7
 800529c:	080052cd 	.word	0x080052cd
 80052a0:	080052eb 	.word	0x080052eb
 80052a4:	080052eb 	.word	0x080052eb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a8:	4b8e      	ldr	r3, [pc, #568]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	4a8d      	ldr	r2, [pc, #564]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052b4:	e01a      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	3308      	adds	r3, #8
 80052bc:	2100      	movs	r1, #0
 80052be:	4618      	mov	r0, r3
 80052c0:	f001 fc3c 	bl	8006b3c <RCCEx_PLL2_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052ca:	e00f      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80052cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d0:	3328      	adds	r3, #40	@ 0x28
 80052d2:	2100      	movs	r1, #0
 80052d4:	4618      	mov	r0, r3
 80052d6:	f001 fce3 	bl	8006ca0 <RCCEx_PLL3_Config>
 80052da:	4603      	mov	r3, r0
 80052dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052e0:	e004      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052e8:	e000      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80052ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d10a      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052f4:	4b7b      	ldr	r3, [pc, #492]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f8:	f023 0107 	bic.w	r1, r3, #7
 80052fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005302:	4a78      	ldr	r2, [pc, #480]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005304:	430b      	orrs	r3, r1
 8005306:	6513      	str	r3, [r2, #80]	@ 0x50
 8005308:	e003      	b.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800530a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800530e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800531a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800531e:	f04f 0b00 	mov.w	fp, #0
 8005322:	ea5a 030b 	orrs.w	r3, sl, fp
 8005326:	d04c      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800532e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005332:	d030      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005338:	d829      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800533a:	2bc0      	cmp	r3, #192	@ 0xc0
 800533c:	d02d      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800533e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005340:	d825      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005342:	2b80      	cmp	r3, #128	@ 0x80
 8005344:	d018      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005346:	2b80      	cmp	r3, #128	@ 0x80
 8005348:	d821      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800534a:	2b00      	cmp	r3, #0
 800534c:	d002      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800534e:	2b40      	cmp	r3, #64	@ 0x40
 8005350:	d007      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005352:	e01c      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005354:	4b63      	ldr	r3, [pc, #396]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005358:	4a62      	ldr	r2, [pc, #392]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800535a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800535e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005360:	e01c      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005366:	3308      	adds	r3, #8
 8005368:	2100      	movs	r1, #0
 800536a:	4618      	mov	r0, r3
 800536c:	f001 fbe6 	bl	8006b3c <RCCEx_PLL2_Config>
 8005370:	4603      	mov	r3, r0
 8005372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005376:	e011      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800537c:	3328      	adds	r3, #40	@ 0x28
 800537e:	2100      	movs	r1, #0
 8005380:	4618      	mov	r0, r3
 8005382:	f001 fc8d 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005386:	4603      	mov	r3, r0
 8005388:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800538c:	e006      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005394:	e002      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005396:	bf00      	nop
 8005398:	e000      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800539a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800539c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10a      	bne.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80053a4:	4b4f      	ldr	r3, [pc, #316]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053a8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80053ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b2:	4a4c      	ldr	r2, [pc, #304]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053b4:	430b      	orrs	r3, r1
 80053b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80053b8:	e003      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80053c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ca:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80053ce:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80053d2:	2300      	movs	r3, #0
 80053d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80053d8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80053dc:	460b      	mov	r3, r1
 80053de:	4313      	orrs	r3, r2
 80053e0:	d053      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80053e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80053ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053ee:	d035      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80053f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053f4:	d82e      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80053f6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053fa:	d031      	beq.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80053fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005400:	d828      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005402:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005406:	d01a      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005408:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800540c:	d822      	bhi.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005412:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005416:	d007      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005418:	e01c      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800541a:	4b32      	ldr	r3, [pc, #200]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	4a31      	ldr	r2, [pc, #196]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005424:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005426:	e01c      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542c:	3308      	adds	r3, #8
 800542e:	2100      	movs	r1, #0
 8005430:	4618      	mov	r0, r3
 8005432:	f001 fb83 	bl	8006b3c <RCCEx_PLL2_Config>
 8005436:	4603      	mov	r3, r0
 8005438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800543c:	e011      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800543e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005442:	3328      	adds	r3, #40	@ 0x28
 8005444:	2100      	movs	r1, #0
 8005446:	4618      	mov	r0, r3
 8005448:	f001 fc2a 	bl	8006ca0 <RCCEx_PLL3_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005452:	e006      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800545a:	e002      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800545c:	bf00      	nop
 800545e:	e000      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005460:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10b      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800546a:	4b1e      	ldr	r3, [pc, #120]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800546c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005476:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800547a:	4a1a      	ldr	r2, [pc, #104]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800547c:	430b      	orrs	r3, r1
 800547e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005480:	e003      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005486:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005492:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005496:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800549a:	2300      	movs	r3, #0
 800549c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80054a0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80054a4:	460b      	mov	r3, r1
 80054a6:	4313      	orrs	r3, r2
 80054a8:	d056      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80054aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80054b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054b6:	d038      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80054b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054bc:	d831      	bhi.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054c2:	d034      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80054c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80054c8:	d82b      	bhi.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054ce:	d01d      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80054d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054d4:	d825      	bhi.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d006      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80054da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80054e0:	e01f      	b.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80054e2:	bf00      	nop
 80054e4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054e8:	4ba2      	ldr	r3, [pc, #648]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ec:	4aa1      	ldr	r2, [pc, #644]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054f4:	e01c      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	3308      	adds	r3, #8
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 fb1c 	bl	8006b3c <RCCEx_PLL2_Config>
 8005504:	4603      	mov	r3, r0
 8005506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800550a:	e011      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800550c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005510:	3328      	adds	r3, #40	@ 0x28
 8005512:	2100      	movs	r1, #0
 8005514:	4618      	mov	r0, r3
 8005516:	f001 fbc3 	bl	8006ca0 <RCCEx_PLL3_Config>
 800551a:	4603      	mov	r3, r0
 800551c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005520:	e006      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005528:	e002      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800552a:	bf00      	nop
 800552c:	e000      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800552e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10b      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005538:	4b8e      	ldr	r3, [pc, #568]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800553a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800553c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005544:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005548:	4a8a      	ldr	r2, [pc, #552]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800554a:	430b      	orrs	r3, r1
 800554c:	6593      	str	r3, [r2, #88]	@ 0x58
 800554e:	e003      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005564:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800556e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005572:	460b      	mov	r3, r1
 8005574:	4313      	orrs	r3, r2
 8005576:	d03a      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800557e:	2b30      	cmp	r3, #48	@ 0x30
 8005580:	d01f      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005582:	2b30      	cmp	r3, #48	@ 0x30
 8005584:	d819      	bhi.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005586:	2b20      	cmp	r3, #32
 8005588:	d00c      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800558a:	2b20      	cmp	r3, #32
 800558c:	d815      	bhi.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d019      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005592:	2b10      	cmp	r3, #16
 8005594:	d111      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005596:	4b77      	ldr	r3, [pc, #476]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800559a:	4a76      	ldr	r2, [pc, #472]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800559c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80055a2:	e011      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a8:	3308      	adds	r3, #8
 80055aa:	2102      	movs	r1, #2
 80055ac:	4618      	mov	r0, r3
 80055ae:	f001 fac5 	bl	8006b3c <RCCEx_PLL2_Config>
 80055b2:	4603      	mov	r3, r0
 80055b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80055b8:	e006      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055c0:	e002      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80055c2:	bf00      	nop
 80055c4:	e000      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80055c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10a      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055d0:	4b68      	ldr	r3, [pc, #416]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055d4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80055d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055de:	4a65      	ldr	r2, [pc, #404]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055e0:	430b      	orrs	r3, r1
 80055e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80055e4:	e003      	b.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80055fa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80055fe:	2300      	movs	r3, #0
 8005600:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005604:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005608:	460b      	mov	r3, r1
 800560a:	4313      	orrs	r3, r2
 800560c:	d051      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800560e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005614:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005618:	d035      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800561a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800561e:	d82e      	bhi.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005620:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005624:	d031      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005626:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800562a:	d828      	bhi.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800562c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005630:	d01a      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005632:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005636:	d822      	bhi.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800563c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005640:	d007      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005642:	e01c      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005644:	4b4b      	ldr	r3, [pc, #300]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005648:	4a4a      	ldr	r2, [pc, #296]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800564a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800564e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005650:	e01c      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005656:	3308      	adds	r3, #8
 8005658:	2100      	movs	r1, #0
 800565a:	4618      	mov	r0, r3
 800565c:	f001 fa6e 	bl	8006b3c <RCCEx_PLL2_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005666:	e011      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566c:	3328      	adds	r3, #40	@ 0x28
 800566e:	2100      	movs	r1, #0
 8005670:	4618      	mov	r0, r3
 8005672:	f001 fb15 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005676:	4603      	mov	r3, r0
 8005678:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800567c:	e006      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005684:	e002      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005686:	bf00      	nop
 8005688:	e000      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800568a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800568c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005694:	4b37      	ldr	r3, [pc, #220]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005698:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800569c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056a2:	4a34      	ldr	r2, [pc, #208]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056a4:	430b      	orrs	r3, r1
 80056a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80056a8:	e003      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80056b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80056be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056c2:	2300      	movs	r3, #0
 80056c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80056c8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80056cc:	460b      	mov	r3, r1
 80056ce:	4313      	orrs	r3, r2
 80056d0:	d056      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80056d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056dc:	d033      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80056de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056e2:	d82c      	bhi.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056e8:	d02f      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80056ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80056ee:	d826      	bhi.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056f4:	d02b      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80056f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80056fa:	d820      	bhi.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80056fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005700:	d012      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005702:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005706:	d81a      	bhi.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005708:	2b00      	cmp	r3, #0
 800570a:	d022      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800570c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005710:	d115      	bne.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005716:	3308      	adds	r3, #8
 8005718:	2101      	movs	r1, #1
 800571a:	4618      	mov	r0, r3
 800571c:	f001 fa0e 	bl	8006b3c <RCCEx_PLL2_Config>
 8005720:	4603      	mov	r3, r0
 8005722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005726:	e015      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572c:	3328      	adds	r3, #40	@ 0x28
 800572e:	2101      	movs	r1, #1
 8005730:	4618      	mov	r0, r3
 8005732:	f001 fab5 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005736:	4603      	mov	r3, r0
 8005738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800573c:	e00a      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005744:	e006      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005746:	bf00      	nop
 8005748:	e004      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800574a:	bf00      	nop
 800574c:	e002      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800574e:	bf00      	nop
 8005750:	e000      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005752:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005754:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005758:	2b00      	cmp	r3, #0
 800575a:	d10d      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800575c:	4b05      	ldr	r3, [pc, #20]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800575e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005760:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005768:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800576a:	4a02      	ldr	r2, [pc, #8]	@ (8005774 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800576c:	430b      	orrs	r3, r1
 800576e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005770:	e006      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005772:	bf00      	nop
 8005774:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005778:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800577c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005788:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800578c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005790:	2300      	movs	r3, #0
 8005792:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005796:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800579a:	460b      	mov	r3, r1
 800579c:	4313      	orrs	r3, r2
 800579e:	d055      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80057a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80057a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057ac:	d033      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80057ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057b2:	d82c      	bhi.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b8:	d02f      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80057ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057be:	d826      	bhi.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057c4:	d02b      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80057c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80057ca:	d820      	bhi.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057d0:	d012      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80057d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057d6:	d81a      	bhi.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d022      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80057dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057e0:	d115      	bne.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e6:	3308      	adds	r3, #8
 80057e8:	2101      	movs	r1, #1
 80057ea:	4618      	mov	r0, r3
 80057ec:	f001 f9a6 	bl	8006b3c <RCCEx_PLL2_Config>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80057f6:	e015      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fc:	3328      	adds	r3, #40	@ 0x28
 80057fe:	2101      	movs	r1, #1
 8005800:	4618      	mov	r0, r3
 8005802:	f001 fa4d 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005806:	4603      	mov	r3, r0
 8005808:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800580c:	e00a      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005814:	e006      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005816:	bf00      	nop
 8005818:	e004      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800581a:	bf00      	nop
 800581c:	e002      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800581e:	bf00      	nop
 8005820:	e000      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10b      	bne.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800582c:	4ba3      	ldr	r3, [pc, #652]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800582e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005830:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005838:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800583c:	4a9f      	ldr	r2, [pc, #636]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800583e:	430b      	orrs	r3, r1
 8005840:	6593      	str	r3, [r2, #88]	@ 0x58
 8005842:	e003      	b.n	800584c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800584c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005858:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800585c:	2300      	movs	r3, #0
 800585e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005862:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005866:	460b      	mov	r3, r1
 8005868:	4313      	orrs	r3, r2
 800586a:	d037      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005876:	d00e      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587c:	d816      	bhi.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x700>
 800587e:	2b00      	cmp	r3, #0
 8005880:	d018      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005886:	d111      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005888:	4b8c      	ldr	r3, [pc, #560]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	4a8b      	ldr	r2, [pc, #556]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800588e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005892:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005894:	e00f      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589a:	3308      	adds	r3, #8
 800589c:	2101      	movs	r1, #1
 800589e:	4618      	mov	r0, r3
 80058a0:	f001 f94c 	bl	8006b3c <RCCEx_PLL2_Config>
 80058a4:	4603      	mov	r3, r0
 80058a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80058aa:	e004      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058b2:	e000      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80058b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10a      	bne.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80058be:	4b7f      	ldr	r3, [pc, #508]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80058c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058cc:	4a7b      	ldr	r2, [pc, #492]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ce:	430b      	orrs	r3, r1
 80058d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80058d2:	e003      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80058dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80058e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058ec:	2300      	movs	r3, #0
 80058ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80058f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80058f6:	460b      	mov	r3, r1
 80058f8:	4313      	orrs	r3, r2
 80058fa:	d039      	beq.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80058fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005902:	2b03      	cmp	r3, #3
 8005904:	d81c      	bhi.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005906:	a201      	add	r2, pc, #4	@ (adr r2, 800590c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590c:	08005949 	.word	0x08005949
 8005910:	0800591d 	.word	0x0800591d
 8005914:	0800592b 	.word	0x0800592b
 8005918:	08005949 	.word	0x08005949
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800591c:	4b67      	ldr	r3, [pc, #412]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800591e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005920:	4a66      	ldr	r2, [pc, #408]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005922:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005928:	e00f      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800592a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592e:	3308      	adds	r3, #8
 8005930:	2102      	movs	r1, #2
 8005932:	4618      	mov	r0, r3
 8005934:	f001 f902 	bl	8006b3c <RCCEx_PLL2_Config>
 8005938:	4603      	mov	r3, r0
 800593a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800593e:	e004      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005946:	e000      	b.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800594a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10a      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005952:	4b5a      	ldr	r3, [pc, #360]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005956:	f023 0103 	bic.w	r1, r3, #3
 800595a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005960:	4a56      	ldr	r2, [pc, #344]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005962:	430b      	orrs	r3, r1
 8005964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005966:	e003      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800596c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800597c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005980:	2300      	movs	r3, #0
 8005982:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005986:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800598a:	460b      	mov	r3, r1
 800598c:	4313      	orrs	r3, r2
 800598e:	f000 809f 	beq.w	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005992:	4b4b      	ldr	r3, [pc, #300]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a4a      	ldr	r2, [pc, #296]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800599c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800599e:	f7fd fb05 	bl	8002fac <HAL_GetTick>
 80059a2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059a6:	e00b      	b.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059a8:	f7fd fb00 	bl	8002fac <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b64      	cmp	r3, #100	@ 0x64
 80059b6:	d903      	bls.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059be:	e005      	b.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059c0:	4b3f      	ldr	r3, [pc, #252]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0ed      	beq.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80059cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d179      	bne.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80059d4:	4b39      	ldr	r3, [pc, #228]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80059d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80059e0:	4053      	eors	r3, r2
 80059e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d015      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059ea:	4b34      	ldr	r3, [pc, #208]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80059f6:	4b31      	ldr	r3, [pc, #196]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fa:	4a30      	ldr	r2, [pc, #192]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a00:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a02:	4b2e      	ldr	r3, [pc, #184]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a06:	4a2d      	ldr	r2, [pc, #180]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a0c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005a0e:	4a2b      	ldr	r2, [pc, #172]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005a14:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a22:	d118      	bne.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a24:	f7fd fac2 	bl	8002fac <HAL_GetTick>
 8005a28:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a2c:	e00d      	b.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2e:	f7fd fabd 	bl	8002fac <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a38:	1ad2      	subs	r2, r2, r3
 8005a3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d903      	bls.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005a48:	e005      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0eb      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d129      	bne.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a6e:	d10e      	bne.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005a70:	4b12      	ldr	r3, [pc, #72]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a80:	091a      	lsrs	r2, r3, #4
 8005a82:	4b10      	ldr	r3, [pc, #64]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005a84:	4013      	ands	r3, r2
 8005a86:	4a0d      	ldr	r2, [pc, #52]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	6113      	str	r3, [r2, #16]
 8005a8c:	e005      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	4a0a      	ldr	r2, [pc, #40]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a94:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005a98:	6113      	str	r3, [r2, #16]
 8005a9a:	4b08      	ldr	r3, [pc, #32]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a9c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aaa:	4a04      	ldr	r2, [pc, #16]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aac:	430b      	orrs	r3, r1
 8005aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab0:	e00e      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005aba:	e009      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005abc:	58024400 	.word	0x58024400
 8005ac0:	58024800 	.word	0x58024800
 8005ac4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005acc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad8:	f002 0301 	and.w	r3, r2, #1
 8005adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ae6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005aea:	460b      	mov	r3, r1
 8005aec:	4313      	orrs	r3, r2
 8005aee:	f000 8089 	beq.w	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005af8:	2b28      	cmp	r3, #40	@ 0x28
 8005afa:	d86b      	bhi.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005afc:	a201      	add	r2, pc, #4	@ (adr r2, 8005b04 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b02:	bf00      	nop
 8005b04:	08005bdd 	.word	0x08005bdd
 8005b08:	08005bd5 	.word	0x08005bd5
 8005b0c:	08005bd5 	.word	0x08005bd5
 8005b10:	08005bd5 	.word	0x08005bd5
 8005b14:	08005bd5 	.word	0x08005bd5
 8005b18:	08005bd5 	.word	0x08005bd5
 8005b1c:	08005bd5 	.word	0x08005bd5
 8005b20:	08005bd5 	.word	0x08005bd5
 8005b24:	08005ba9 	.word	0x08005ba9
 8005b28:	08005bd5 	.word	0x08005bd5
 8005b2c:	08005bd5 	.word	0x08005bd5
 8005b30:	08005bd5 	.word	0x08005bd5
 8005b34:	08005bd5 	.word	0x08005bd5
 8005b38:	08005bd5 	.word	0x08005bd5
 8005b3c:	08005bd5 	.word	0x08005bd5
 8005b40:	08005bd5 	.word	0x08005bd5
 8005b44:	08005bbf 	.word	0x08005bbf
 8005b48:	08005bd5 	.word	0x08005bd5
 8005b4c:	08005bd5 	.word	0x08005bd5
 8005b50:	08005bd5 	.word	0x08005bd5
 8005b54:	08005bd5 	.word	0x08005bd5
 8005b58:	08005bd5 	.word	0x08005bd5
 8005b5c:	08005bd5 	.word	0x08005bd5
 8005b60:	08005bd5 	.word	0x08005bd5
 8005b64:	08005bdd 	.word	0x08005bdd
 8005b68:	08005bd5 	.word	0x08005bd5
 8005b6c:	08005bd5 	.word	0x08005bd5
 8005b70:	08005bd5 	.word	0x08005bd5
 8005b74:	08005bd5 	.word	0x08005bd5
 8005b78:	08005bd5 	.word	0x08005bd5
 8005b7c:	08005bd5 	.word	0x08005bd5
 8005b80:	08005bd5 	.word	0x08005bd5
 8005b84:	08005bdd 	.word	0x08005bdd
 8005b88:	08005bd5 	.word	0x08005bd5
 8005b8c:	08005bd5 	.word	0x08005bd5
 8005b90:	08005bd5 	.word	0x08005bd5
 8005b94:	08005bd5 	.word	0x08005bd5
 8005b98:	08005bd5 	.word	0x08005bd5
 8005b9c:	08005bd5 	.word	0x08005bd5
 8005ba0:	08005bd5 	.word	0x08005bd5
 8005ba4:	08005bdd 	.word	0x08005bdd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bac:	3308      	adds	r3, #8
 8005bae:	2101      	movs	r1, #1
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 ffc3 	bl	8006b3c <RCCEx_PLL2_Config>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005bbc:	e00f      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	3328      	adds	r3, #40	@ 0x28
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f001 f86a 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005bd2:	e004      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005bda:	e000      	b.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10a      	bne.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005be6:	4bbf      	ldr	r3, [pc, #764]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bf4:	4abb      	ldr	r2, [pc, #748]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005bf6:	430b      	orrs	r3, r1
 8005bf8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bfa:	e003      	b.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	f002 0302 	and.w	r3, r2, #2
 8005c10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c14:	2300      	movs	r3, #0
 8005c16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c1a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4313      	orrs	r3, r2
 8005c22:	d041      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c2a:	2b05      	cmp	r3, #5
 8005c2c:	d824      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c34 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c34:	08005c81 	.word	0x08005c81
 8005c38:	08005c4d 	.word	0x08005c4d
 8005c3c:	08005c63 	.word	0x08005c63
 8005c40:	08005c81 	.word	0x08005c81
 8005c44:	08005c81 	.word	0x08005c81
 8005c48:	08005c81 	.word	0x08005c81
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c50:	3308      	adds	r3, #8
 8005c52:	2101      	movs	r1, #1
 8005c54:	4618      	mov	r0, r3
 8005c56:	f000 ff71 	bl	8006b3c <RCCEx_PLL2_Config>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c60:	e00f      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c66:	3328      	adds	r3, #40	@ 0x28
 8005c68:	2101      	movs	r1, #1
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f001 f818 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005c70:	4603      	mov	r3, r0
 8005c72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005c76:	e004      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c7e:	e000      	b.n	8005c82 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10a      	bne.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005c8a:	4b96      	ldr	r3, [pc, #600]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8e:	f023 0107 	bic.w	r1, r3, #7
 8005c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c98:	4a92      	ldr	r2, [pc, #584]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c9a:	430b      	orrs	r3, r1
 8005c9c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c9e:	e003      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ca4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb0:	f002 0304 	and.w	r3, r2, #4
 8005cb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cb8:	2300      	movs	r3, #0
 8005cba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cbe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	d044      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cd0:	2b05      	cmp	r3, #5
 8005cd2:	d825      	bhi.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	08005d29 	.word	0x08005d29
 8005ce0:	08005cf5 	.word	0x08005cf5
 8005ce4:	08005d0b 	.word	0x08005d0b
 8005ce8:	08005d29 	.word	0x08005d29
 8005cec:	08005d29 	.word	0x08005d29
 8005cf0:	08005d29 	.word	0x08005d29
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf8:	3308      	adds	r3, #8
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 ff1d 	bl	8006b3c <RCCEx_PLL2_Config>
 8005d02:	4603      	mov	r3, r0
 8005d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d08:	e00f      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d0e:	3328      	adds	r3, #40	@ 0x28
 8005d10:	2101      	movs	r1, #1
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 ffc4 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d1e:	e004      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d26:	e000      	b.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005d28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10b      	bne.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d32:	4b6c      	ldr	r3, [pc, #432]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d36:	f023 0107 	bic.w	r1, r3, #7
 8005d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d42:	4a68      	ldr	r2, [pc, #416]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d44:	430b      	orrs	r3, r1
 8005d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d48:	e003      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5a:	f002 0320 	and.w	r3, r2, #32
 8005d5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d62:	2300      	movs	r3, #0
 8005d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	d055      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d7e:	d033      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005d84:	d82c      	bhi.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d8a:	d02f      	beq.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d90:	d826      	bhi.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d96:	d02b      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005d98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005d9c:	d820      	bhi.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005d9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da2:	d012      	beq.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005da4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005da8:	d81a      	bhi.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d022      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005dae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005db2:	d115      	bne.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db8:	3308      	adds	r3, #8
 8005dba:	2100      	movs	r1, #0
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 febd 	bl	8006b3c <RCCEx_PLL2_Config>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005dc8:	e015      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dce:	3328      	adds	r3, #40	@ 0x28
 8005dd0:	2102      	movs	r1, #2
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f000 ff64 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005dde:	e00a      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005de6:	e006      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005de8:	bf00      	nop
 8005dea:	e004      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005dec:	bf00      	nop
 8005dee:	e002      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005df0:	bf00      	nop
 8005df2:	e000      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10b      	bne.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dfe:	4b39      	ldr	r3, [pc, #228]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e0e:	4a35      	ldr	r2, [pc, #212]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005e10:	430b      	orrs	r3, r1
 8005e12:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e14:	e003      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e26:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005e2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e2e:	2300      	movs	r3, #0
 8005e30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005e34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	d058      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e46:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e4a:	d033      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005e4c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005e50:	d82c      	bhi.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e56:	d02f      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005e58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e5c:	d826      	bhi.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e62:	d02b      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005e64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e68:	d820      	bhi.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e6e:	d012      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005e70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e74:	d81a      	bhi.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d022      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e7e:	d115      	bne.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e84:	3308      	adds	r3, #8
 8005e86:	2100      	movs	r1, #0
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 fe57 	bl	8006b3c <RCCEx_PLL2_Config>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005e94:	e015      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9a:	3328      	adds	r3, #40	@ 0x28
 8005e9c:	2102      	movs	r1, #2
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 fefe 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005eaa:	e00a      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005eb2:	e006      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005eb4:	bf00      	nop
 8005eb6:	e004      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005eb8:	bf00      	nop
 8005eba:	e002      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005ebc:	bf00      	nop
 8005ebe:	e000      	b.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ec2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10e      	bne.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005eca:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ece:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eda:	4a02      	ldr	r2, [pc, #8]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005edc:	430b      	orrs	r3, r1
 8005ede:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ee0:	e006      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005ee2:	bf00      	nop
 8005ee4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ee8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005efc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f00:	2300      	movs	r3, #0
 8005f02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f06:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	d055      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f18:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f1c:	d033      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005f1e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f22:	d82c      	bhi.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f28:	d02f      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005f2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f2e:	d826      	bhi.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f30:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f34:	d02b      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005f36:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005f3a:	d820      	bhi.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f40:	d012      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005f42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f46:	d81a      	bhi.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d022      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005f4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f50:	d115      	bne.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f56:	3308      	adds	r3, #8
 8005f58:	2100      	movs	r1, #0
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 fdee 	bl	8006b3c <RCCEx_PLL2_Config>
 8005f60:	4603      	mov	r3, r0
 8005f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f66:	e015      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f6c:	3328      	adds	r3, #40	@ 0x28
 8005f6e:	2102      	movs	r1, #2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 fe95 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005f76:	4603      	mov	r3, r0
 8005f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005f7c:	e00a      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f84:	e006      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f86:	bf00      	nop
 8005f88:	e004      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f8a:	bf00      	nop
 8005f8c:	e002      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f8e:	bf00      	nop
 8005f90:	e000      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005f92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10b      	bne.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005f9c:	4ba1      	ldr	r3, [pc, #644]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fa0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005fac:	4a9d      	ldr	r2, [pc, #628]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fb2:	e003      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	f002 0308 	and.w	r3, r2, #8
 8005fc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005fd2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	d01e      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fe8:	d10c      	bne.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fee:	3328      	adds	r3, #40	@ 0x28
 8005ff0:	2102      	movs	r1, #2
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 fe54 	bl	8006ca0 <RCCEx_PLL3_Config>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006004:	4b87      	ldr	r3, [pc, #540]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006008:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800600c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006014:	4a83      	ldr	r2, [pc, #524]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006016:	430b      	orrs	r3, r1
 8006018:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800601a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006022:	f002 0310 	and.w	r3, r2, #16
 8006026:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800602a:	2300      	movs	r3, #0
 800602c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006030:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006034:	460b      	mov	r3, r1
 8006036:	4313      	orrs	r3, r2
 8006038:	d01e      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800603a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800603e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006046:	d10c      	bne.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604c:	3328      	adds	r3, #40	@ 0x28
 800604e:	2102      	movs	r1, #2
 8006050:	4618      	mov	r0, r3
 8006052:	f000 fe25 	bl	8006ca0 <RCCEx_PLL3_Config>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006062:	4b70      	ldr	r3, [pc, #448]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006066:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800606a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006072:	4a6c      	ldr	r2, [pc, #432]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006074:	430b      	orrs	r3, r1
 8006076:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800607c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006080:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006084:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006088:	2300      	movs	r3, #0
 800608a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800608e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006092:	460b      	mov	r3, r1
 8006094:	4313      	orrs	r3, r2
 8006096:	d03e      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80060a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060a4:	d022      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80060a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060aa:	d81b      	bhi.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d003      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80060b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b4:	d00b      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80060b6:	e015      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060bc:	3308      	adds	r3, #8
 80060be:	2100      	movs	r1, #0
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fd3b 	bl	8006b3c <RCCEx_PLL2_Config>
 80060c6:	4603      	mov	r3, r0
 80060c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060cc:	e00f      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d2:	3328      	adds	r3, #40	@ 0x28
 80060d4:	2102      	movs	r1, #2
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 fde2 	bl	8006ca0 <RCCEx_PLL3_Config>
 80060dc:	4603      	mov	r3, r0
 80060de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80060e2:	e004      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060ea:	e000      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80060ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10b      	bne.n	800610e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060f6:	4b4b      	ldr	r3, [pc, #300]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060fa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80060fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006102:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006106:	4a47      	ldr	r2, [pc, #284]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006108:	430b      	orrs	r3, r1
 800610a:	6593      	str	r3, [r2, #88]	@ 0x58
 800610c:	e003      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006112:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800611a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006122:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006124:	2300      	movs	r3, #0
 8006126:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006128:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800612c:	460b      	mov	r3, r1
 800612e:	4313      	orrs	r3, r2
 8006130:	d03b      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800613a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800613e:	d01f      	beq.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006140:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006144:	d818      	bhi.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006146:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800614a:	d003      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800614c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006150:	d007      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006152:	e011      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006154:	4b33      	ldr	r3, [pc, #204]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006158:	4a32      	ldr	r2, [pc, #200]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800615a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800615e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006160:	e00f      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006166:	3328      	adds	r3, #40	@ 0x28
 8006168:	2101      	movs	r1, #1
 800616a:	4618      	mov	r0, r3
 800616c:	f000 fd98 	bl	8006ca0 <RCCEx_PLL3_Config>
 8006170:	4603      	mov	r3, r0
 8006172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006176:	e004      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800617e:	e000      	b.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800618a:	4b26      	ldr	r3, [pc, #152]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800618c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800619a:	4a22      	ldr	r2, [pc, #136]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800619c:	430b      	orrs	r3, r1
 800619e:	6553      	str	r3, [r2, #84]	@ 0x54
 80061a0:	e003      	b.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80061aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80061b6:	673b      	str	r3, [r7, #112]	@ 0x70
 80061b8:	2300      	movs	r3, #0
 80061ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80061bc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80061c0:	460b      	mov	r3, r1
 80061c2:	4313      	orrs	r3, r2
 80061c4:	d034      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80061c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d003      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80061d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061d4:	d007      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80061d6:	e011      	b.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d8:	4b12      	ldr	r3, [pc, #72]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	4a11      	ldr	r2, [pc, #68]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061e4:	e00e      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	3308      	adds	r3, #8
 80061ec:	2102      	movs	r1, #2
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fca4 	bl	8006b3c <RCCEx_PLL2_Config>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80061fa:	e003      	b.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006202:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006204:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10d      	bne.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800620c:	4b05      	ldr	r3, [pc, #20]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800620e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006210:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621a:	4a02      	ldr	r2, [pc, #8]	@ (8006224 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800621c:	430b      	orrs	r3, r1
 800621e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006220:	e006      	b.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006222:	bf00      	nop
 8006224:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006238:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800623c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800623e:	2300      	movs	r3, #0
 8006240:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006242:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006246:	460b      	mov	r3, r1
 8006248:	4313      	orrs	r3, r2
 800624a:	d00c      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800624c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006250:	3328      	adds	r3, #40	@ 0x28
 8006252:	2102      	movs	r1, #2
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fd23 	bl	8006ca0 <RCCEx_PLL3_Config>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006272:	663b      	str	r3, [r7, #96]	@ 0x60
 8006274:	2300      	movs	r3, #0
 8006276:	667b      	str	r3, [r7, #100]	@ 0x64
 8006278:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800627c:	460b      	mov	r3, r1
 800627e:	4313      	orrs	r3, r2
 8006280:	d038      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006286:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800628a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800628e:	d018      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006294:	d811      	bhi.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800629a:	d014      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800629c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062a0:	d80b      	bhi.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d011      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80062a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062aa:	d106      	bne.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062ac:	4bc3      	ldr	r3, [pc, #780]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	4ac2      	ldr	r2, [pc, #776]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80062b8:	e008      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062c0:	e004      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80062c2:	bf00      	nop
 80062c4:	e002      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80062c6:	bf00      	nop
 80062c8:	e000      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80062ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10b      	bne.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062d4:	4bb9      	ldr	r3, [pc, #740]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80062dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062e4:	4ab5      	ldr	r2, [pc, #724]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80062e6:	430b      	orrs	r3, r1
 80062e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80062ea:	e003      	b.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006300:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006302:	2300      	movs	r3, #0
 8006304:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006306:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800630a:	460b      	mov	r3, r1
 800630c:	4313      	orrs	r3, r2
 800630e:	d009      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006310:	4baa      	ldr	r3, [pc, #680]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006314:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800631e:	4aa7      	ldr	r2, [pc, #668]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006320:	430b      	orrs	r3, r1
 8006322:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006330:	653b      	str	r3, [r7, #80]	@ 0x50
 8006332:	2300      	movs	r3, #0
 8006334:	657b      	str	r3, [r7, #84]	@ 0x54
 8006336:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800633a:	460b      	mov	r3, r1
 800633c:	4313      	orrs	r3, r2
 800633e:	d00a      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006340:	4b9e      	ldr	r3, [pc, #632]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006350:	4a9a      	ldr	r2, [pc, #616]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006352:	430b      	orrs	r3, r1
 8006354:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800635a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800635e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006364:	2300      	movs	r3, #0
 8006366:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006368:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800636c:	460b      	mov	r3, r1
 800636e:	4313      	orrs	r3, r2
 8006370:	d009      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006372:	4b92      	ldr	r3, [pc, #584]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006376:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800637a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006380:	4a8e      	ldr	r2, [pc, #568]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006382:	430b      	orrs	r3, r1
 8006384:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006392:	643b      	str	r3, [r7, #64]	@ 0x40
 8006394:	2300      	movs	r3, #0
 8006396:	647b      	str	r3, [r7, #68]	@ 0x44
 8006398:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800639c:	460b      	mov	r3, r1
 800639e:	4313      	orrs	r3, r2
 80063a0:	d00e      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80063a2:	4b86      	ldr	r3, [pc, #536]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	4a85      	ldr	r2, [pc, #532]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063ac:	6113      	str	r3, [r2, #16]
 80063ae:	4b83      	ldr	r3, [pc, #524]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063b0:	6919      	ldr	r1, [r3, #16]
 80063b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80063ba:	4a80      	ldr	r2, [pc, #512]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063bc:	430b      	orrs	r3, r1
 80063be:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80063c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80063cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063ce:	2300      	movs	r3, #0
 80063d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063d2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80063d6:	460b      	mov	r3, r1
 80063d8:	4313      	orrs	r3, r2
 80063da:	d009      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80063dc:	4b77      	ldr	r3, [pc, #476]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063e0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80063e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ea:	4a74      	ldr	r2, [pc, #464]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063ec:	430b      	orrs	r3, r1
 80063ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80063f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80063fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80063fe:	2300      	movs	r3, #0
 8006400:	637b      	str	r3, [r7, #52]	@ 0x34
 8006402:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006406:	460b      	mov	r3, r1
 8006408:	4313      	orrs	r3, r2
 800640a:	d00a      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800640c:	4b6b      	ldr	r3, [pc, #428]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800640e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006410:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800641c:	4a67      	ldr	r2, [pc, #412]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800641e:	430b      	orrs	r3, r1
 8006420:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642a:	2100      	movs	r1, #0
 800642c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006434:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006438:	460b      	mov	r3, r1
 800643a:	4313      	orrs	r3, r2
 800643c:	d011      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800643e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006442:	3308      	adds	r3, #8
 8006444:	2100      	movs	r1, #0
 8006446:	4618      	mov	r0, r3
 8006448:	f000 fb78 	bl	8006b3c <RCCEx_PLL2_Config>
 800644c:	4603      	mov	r3, r0
 800644e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800645a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800645e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	2100      	movs	r1, #0
 800646c:	6239      	str	r1, [r7, #32]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	627b      	str	r3, [r7, #36]	@ 0x24
 8006474:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006478:	460b      	mov	r3, r1
 800647a:	4313      	orrs	r3, r2
 800647c:	d011      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800647e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006482:	3308      	adds	r3, #8
 8006484:	2101      	movs	r1, #1
 8006486:	4618      	mov	r0, r3
 8006488:	f000 fb58 	bl	8006b3c <RCCEx_PLL2_Config>
 800648c:	4603      	mov	r3, r0
 800648e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006492:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800649a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800649e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80064a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064aa:	2100      	movs	r1, #0
 80064ac:	61b9      	str	r1, [r7, #24]
 80064ae:	f003 0304 	and.w	r3, r3, #4
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80064b8:	460b      	mov	r3, r1
 80064ba:	4313      	orrs	r3, r2
 80064bc:	d011      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c2:	3308      	adds	r3, #8
 80064c4:	2102      	movs	r1, #2
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 fb38 	bl	8006b3c <RCCEx_PLL2_Config>
 80064cc:	4603      	mov	r3, r0
 80064ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80064e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ea:	2100      	movs	r1, #0
 80064ec:	6139      	str	r1, [r7, #16]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	617b      	str	r3, [r7, #20]
 80064f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80064f8:	460b      	mov	r3, r1
 80064fa:	4313      	orrs	r3, r2
 80064fc:	d011      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006502:	3328      	adds	r3, #40	@ 0x28
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fbca 	bl	8006ca0 <RCCEx_PLL3_Config>
 800650c:	4603      	mov	r3, r0
 800650e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800651a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800651e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652a:	2100      	movs	r1, #0
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	f003 0310 	and.w	r3, r3, #16
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006538:	460b      	mov	r3, r1
 800653a:	4313      	orrs	r3, r2
 800653c:	d011      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800653e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006542:	3328      	adds	r3, #40	@ 0x28
 8006544:	2101      	movs	r1, #1
 8006546:	4618      	mov	r0, r3
 8006548:	f000 fbaa 	bl	8006ca0 <RCCEx_PLL3_Config>
 800654c:	4603      	mov	r3, r0
 800654e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006556:	2b00      	cmp	r3, #0
 8006558:	d003      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800655a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800655e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656a:	2100      	movs	r1, #0
 800656c:	6039      	str	r1, [r7, #0]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	607b      	str	r3, [r7, #4]
 8006574:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006578:	460b      	mov	r3, r1
 800657a:	4313      	orrs	r3, r2
 800657c:	d011      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800657e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006582:	3328      	adds	r3, #40	@ 0x28
 8006584:	2102      	movs	r1, #2
 8006586:	4618      	mov	r0, r3
 8006588:	f000 fb8a 	bl	8006ca0 <RCCEx_PLL3_Config>
 800658c:	4603      	mov	r3, r0
 800658e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800659a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800659e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80065a2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	e000      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80065b6:	46bd      	mov	sp, r7
 80065b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065bc:	58024400 	.word	0x58024400

080065c0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80065c4:	f7fe fd54 	bl	8005070 <HAL_RCC_GetHCLKFreq>
 80065c8:	4602      	mov	r2, r0
 80065ca:	4b06      	ldr	r3, [pc, #24]	@ (80065e4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80065cc:	6a1b      	ldr	r3, [r3, #32]
 80065ce:	091b      	lsrs	r3, r3, #4
 80065d0:	f003 0307 	and.w	r3, r3, #7
 80065d4:	4904      	ldr	r1, [pc, #16]	@ (80065e8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80065d6:	5ccb      	ldrb	r3, [r1, r3]
 80065d8:	f003 031f 	and.w	r3, r3, #31
 80065dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	58024400 	.word	0x58024400
 80065e8:	08012650 	.word	0x08012650

080065ec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b089      	sub	sp, #36	@ 0x24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065f4:	4ba1      	ldr	r3, [pc, #644]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f8:	f003 0303 	and.w	r3, r3, #3
 80065fc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80065fe:	4b9f      	ldr	r3, [pc, #636]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006602:	0b1b      	lsrs	r3, r3, #12
 8006604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006608:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800660a:	4b9c      	ldr	r3, [pc, #624]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800660c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660e:	091b      	lsrs	r3, r3, #4
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006616:	4b99      	ldr	r3, [pc, #612]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661a:	08db      	lsrs	r3, r3, #3
 800661c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	fb02 f303 	mul.w	r3, r2, r3
 8006626:	ee07 3a90 	vmov	s15, r3
 800662a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800662e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 8111 	beq.w	800685c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	2b02      	cmp	r3, #2
 800663e:	f000 8083 	beq.w	8006748 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	2b02      	cmp	r3, #2
 8006646:	f200 80a1 	bhi.w	800678c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d003      	beq.n	8006658 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d056      	beq.n	8006704 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006656:	e099      	b.n	800678c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006658:	4b88      	ldr	r3, [pc, #544]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0320 	and.w	r3, r3, #32
 8006660:	2b00      	cmp	r3, #0
 8006662:	d02d      	beq.n	80066c0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006664:	4b85      	ldr	r3, [pc, #532]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	08db      	lsrs	r3, r3, #3
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	4a84      	ldr	r2, [pc, #528]	@ (8006880 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006670:	fa22 f303 	lsr.w	r3, r2, r3
 8006674:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	ee07 3a90 	vmov	s15, r3
 800667c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	ee07 3a90 	vmov	s15, r3
 8006686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800668e:	4b7b      	ldr	r3, [pc, #492]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006696:	ee07 3a90 	vmov	s15, r3
 800669a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800669e:	ed97 6a03 	vldr	s12, [r7, #12]
 80066a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80066be:	e087      	b.n	80067d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	ee07 3a90 	vmov	s15, r3
 80066c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006888 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80066ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066d2:	4b6a      	ldr	r3, [pc, #424]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066da:	ee07 3a90 	vmov	s15, r3
 80066de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80066e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80066ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006702:	e065      	b.n	80067d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	ee07 3a90 	vmov	s15, r3
 800670a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800670e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800688c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006716:	4b59      	ldr	r3, [pc, #356]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800671e:	ee07 3a90 	vmov	s15, r3
 8006722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006726:	ed97 6a03 	vldr	s12, [r7, #12]
 800672a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800672e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800673a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800673e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006746:	e043      	b.n	80067d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	ee07 3a90 	vmov	s15, r3
 800674e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006752:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006890 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800675a:	4b48      	ldr	r3, [pc, #288]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800675c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006762:	ee07 3a90 	vmov	s15, r3
 8006766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800676a:	ed97 6a03 	vldr	s12, [r7, #12]
 800676e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800677a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800677e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800678a:	e021      	b.n	80067d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	ee07 3a90 	vmov	s15, r3
 8006792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006796:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800688c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800679a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800679e:	4b37      	ldr	r3, [pc, #220]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a6:	ee07 3a90 	vmov	s15, r3
 80067aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80067b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006884 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067ce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80067d0:	4b2a      	ldr	r3, [pc, #168]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	0a5b      	lsrs	r3, r3, #9
 80067d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067da:	ee07 3a90 	vmov	s15, r3
 80067de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80067ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067f6:	ee17 2a90 	vmov	r2, s15
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80067fe:	4b1f      	ldr	r3, [pc, #124]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006802:	0c1b      	lsrs	r3, r3, #16
 8006804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006808:	ee07 3a90 	vmov	s15, r3
 800680c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006814:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006818:	edd7 6a07 	vldr	s13, [r7, #28]
 800681c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006824:	ee17 2a90 	vmov	r2, s15
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800682c:	4b13      	ldr	r3, [pc, #76]	@ (800687c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800682e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006830:	0e1b      	lsrs	r3, r3, #24
 8006832:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006836:	ee07 3a90 	vmov	s15, r3
 800683a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006842:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006846:	edd7 6a07 	vldr	s13, [r7, #28]
 800684a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800684e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006852:	ee17 2a90 	vmov	r2, s15
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800685a:	e008      	b.n	800686e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	609a      	str	r2, [r3, #8]
}
 800686e:	bf00      	nop
 8006870:	3724      	adds	r7, #36	@ 0x24
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	58024400 	.word	0x58024400
 8006880:	03d09000 	.word	0x03d09000
 8006884:	46000000 	.word	0x46000000
 8006888:	4c742400 	.word	0x4c742400
 800688c:	4a742400 	.word	0x4a742400
 8006890:	4af42400 	.word	0x4af42400

08006894 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006894:	b480      	push	{r7}
 8006896:	b089      	sub	sp, #36	@ 0x24
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800689c:	4ba1      	ldr	r3, [pc, #644]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800689e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a0:	f003 0303 	and.w	r3, r3, #3
 80068a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80068a6:	4b9f      	ldr	r3, [pc, #636]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068aa:	0d1b      	lsrs	r3, r3, #20
 80068ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80068b2:	4b9c      	ldr	r3, [pc, #624]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b6:	0a1b      	lsrs	r3, r3, #8
 80068b8:	f003 0301 	and.w	r3, r3, #1
 80068bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80068be:	4b99      	ldr	r3, [pc, #612]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c2:	08db      	lsrs	r3, r3, #3
 80068c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80068c8:	693a      	ldr	r2, [r7, #16]
 80068ca:	fb02 f303 	mul.w	r3, r2, r3
 80068ce:	ee07 3a90 	vmov	s15, r3
 80068d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f000 8111 	beq.w	8006b04 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	f000 8083 	beq.w	80069f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	f200 80a1 	bhi.w	8006a34 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d056      	beq.n	80069ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80068fe:	e099      	b.n	8006a34 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006900:	4b88      	ldr	r3, [pc, #544]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0320 	and.w	r3, r3, #32
 8006908:	2b00      	cmp	r3, #0
 800690a:	d02d      	beq.n	8006968 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800690c:	4b85      	ldr	r3, [pc, #532]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	08db      	lsrs	r3, r3, #3
 8006912:	f003 0303 	and.w	r3, r3, #3
 8006916:	4a84      	ldr	r2, [pc, #528]	@ (8006b28 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006918:	fa22 f303 	lsr.w	r3, r2, r3
 800691c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	ee07 3a90 	vmov	s15, r3
 8006924:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	ee07 3a90 	vmov	s15, r3
 800692e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006936:	4b7b      	ldr	r3, [pc, #492]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800693e:	ee07 3a90 	vmov	s15, r3
 8006942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006946:	ed97 6a03 	vldr	s12, [r7, #12]
 800694a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800694e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800695a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800695e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006962:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006966:	e087      	b.n	8006a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	ee07 3a90 	vmov	s15, r3
 800696e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006972:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006b30 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800697a:	4b6a      	ldr	r3, [pc, #424]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006982:	ee07 3a90 	vmov	s15, r3
 8006986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800698a:	ed97 6a03 	vldr	s12, [r7, #12]
 800698e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800699a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800699e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069aa:	e065      	b.n	8006a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	ee07 3a90 	vmov	s15, r3
 80069b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006b34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80069ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069be:	4b59      	ldr	r3, [pc, #356]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069c6:	ee07 3a90 	vmov	s15, r3
 80069ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80069d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069ee:	e043      	b.n	8006a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	ee07 3a90 	vmov	s15, r3
 80069f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006b38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80069fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a02:	4b48      	ldr	r3, [pc, #288]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a0a:	ee07 3a90 	vmov	s15, r3
 8006a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a16:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a32:	e021      	b.n	8006a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	ee07 3a90 	vmov	s15, r3
 8006a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a3e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006b34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a46:	4b37      	ldr	r3, [pc, #220]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a4e:	ee07 3a90 	vmov	s15, r3
 8006a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a5a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006b2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a76:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006a78:	4b2a      	ldr	r3, [pc, #168]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7c:	0a5b      	lsrs	r3, r3, #9
 8006a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a82:	ee07 3a90 	vmov	s15, r3
 8006a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a9e:	ee17 2a90 	vmov	r2, s15
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aaa:	0c1b      	lsrs	r3, r3, #16
 8006aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ab0:	ee07 3a90 	vmov	s15, r3
 8006ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006abc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ac0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006acc:	ee17 2a90 	vmov	r2, s15
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006ad4:	4b13      	ldr	r3, [pc, #76]	@ (8006b24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad8:	0e1b      	lsrs	r3, r3, #24
 8006ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ade:	ee07 3a90 	vmov	s15, r3
 8006ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006aea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006aee:	edd7 6a07 	vldr	s13, [r7, #28]
 8006af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006afa:	ee17 2a90 	vmov	r2, s15
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006b02:	e008      	b.n	8006b16 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	609a      	str	r2, [r3, #8]
}
 8006b16:	bf00      	nop
 8006b18:	3724      	adds	r7, #36	@ 0x24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	58024400 	.word	0x58024400
 8006b28:	03d09000 	.word	0x03d09000
 8006b2c:	46000000 	.word	0x46000000
 8006b30:	4c742400 	.word	0x4c742400
 8006b34:	4a742400 	.word	0x4a742400
 8006b38:	4af42400 	.word	0x4af42400

08006b3c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b46:	2300      	movs	r3, #0
 8006b48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b4a:	4b53      	ldr	r3, [pc, #332]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b4e:	f003 0303 	and.w	r3, r3, #3
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d101      	bne.n	8006b5a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e099      	b.n	8006c8e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006b5a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a4e      	ldr	r2, [pc, #312]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b60:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b66:	f7fc fa21 	bl	8002fac <HAL_GetTick>
 8006b6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b6c:	e008      	b.n	8006b80 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006b6e:	f7fc fa1d 	bl	8002fac <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	2b02      	cmp	r3, #2
 8006b7a:	d901      	bls.n	8006b80 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e086      	b.n	8006c8e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006b80:	4b45      	ldr	r3, [pc, #276]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1f0      	bne.n	8006b6e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006b8c:	4b42      	ldr	r3, [pc, #264]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b90:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	031b      	lsls	r3, r3, #12
 8006b9a:	493f      	ldr	r1, [pc, #252]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	025b      	lsls	r3, r3, #9
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	041b      	lsls	r3, r3, #16
 8006bbe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	061b      	lsls	r3, r3, #24
 8006bcc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006bd0:	4931      	ldr	r1, [pc, #196]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006bd6:	4b30      	ldr	r3, [pc, #192]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bda:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	492d      	ldr	r1, [pc, #180]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006be8:	4b2b      	ldr	r3, [pc, #172]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bec:	f023 0220 	bic.w	r2, r3, #32
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	4928      	ldr	r1, [pc, #160]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006bfa:	4b27      	ldr	r3, [pc, #156]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfe:	4a26      	ldr	r2, [pc, #152]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c00:	f023 0310 	bic.w	r3, r3, #16
 8006c04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006c06:	4b24      	ldr	r3, [pc, #144]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c0a:	4b24      	ldr	r3, [pc, #144]	@ (8006c9c <RCCEx_PLL2_Config+0x160>)
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	69d2      	ldr	r2, [r2, #28]
 8006c12:	00d2      	lsls	r2, r2, #3
 8006c14:	4920      	ldr	r1, [pc, #128]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c20:	f043 0310 	orr.w	r3, r3, #16
 8006c24:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d106      	bne.n	8006c3a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c30:	4a19      	ldr	r2, [pc, #100]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c32:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c38:	e00f      	b.n	8006c5a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d106      	bne.n	8006c4e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006c40:	4b15      	ldr	r3, [pc, #84]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c44:	4a14      	ldr	r2, [pc, #80]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c4c:	e005      	b.n	8006c5a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006c4e:	4b12      	ldr	r3, [pc, #72]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	4a11      	ldr	r2, [pc, #68]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c58:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c60:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c66:	f7fc f9a1 	bl	8002fac <HAL_GetTick>
 8006c6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c6c:	e008      	b.n	8006c80 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006c6e:	f7fc f99d 	bl	8002fac <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e006      	b.n	8006c8e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006c80:	4b05      	ldr	r3, [pc, #20]	@ (8006c98 <RCCEx_PLL2_Config+0x15c>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d0f0      	beq.n	8006c6e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	58024400 	.word	0x58024400
 8006c9c:	ffff0007 	.word	0xffff0007

08006ca0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006cae:	4b53      	ldr	r3, [pc, #332]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d101      	bne.n	8006cbe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e099      	b.n	8006df2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006cbe:	4b4f      	ldr	r3, [pc, #316]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a4e      	ldr	r2, [pc, #312]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cca:	f7fc f96f 	bl	8002fac <HAL_GetTick>
 8006cce:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006cd0:	e008      	b.n	8006ce4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006cd2:	f7fc f96b 	bl	8002fac <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d901      	bls.n	8006ce4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e086      	b.n	8006df2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ce4:	4b45      	ldr	r3, [pc, #276]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1f0      	bne.n	8006cd2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006cf0:	4b42      	ldr	r3, [pc, #264]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	051b      	lsls	r3, r3, #20
 8006cfe:	493f      	ldr	r1, [pc, #252]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d00:	4313      	orrs	r3, r2
 8006d02:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	3b01      	subs	r3, #1
 8006d14:	025b      	lsls	r3, r3, #9
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	041b      	lsls	r3, r3, #16
 8006d22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006d26:	431a      	orrs	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	061b      	lsls	r3, r3, #24
 8006d30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006d34:	4931      	ldr	r1, [pc, #196]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d36:	4313      	orrs	r3, r2
 8006d38:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006d3a:	4b30      	ldr	r3, [pc, #192]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	695b      	ldr	r3, [r3, #20]
 8006d46:	492d      	ldr	r1, [pc, #180]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d50:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	4928      	ldr	r1, [pc, #160]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006d5e:	4b27      	ldr	r3, [pc, #156]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d62:	4a26      	ldr	r2, [pc, #152]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006d6a:	4b24      	ldr	r3, [pc, #144]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d6e:	4b24      	ldr	r3, [pc, #144]	@ (8006e00 <RCCEx_PLL3_Config+0x160>)
 8006d70:	4013      	ands	r3, r2
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	69d2      	ldr	r2, [r2, #28]
 8006d76:	00d2      	lsls	r2, r2, #3
 8006d78:	4920      	ldr	r1, [pc, #128]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d82:	4a1e      	ldr	r2, [pc, #120]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d106      	bne.n	8006d9e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006d90:	4b1a      	ldr	r3, [pc, #104]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d94:	4a19      	ldr	r2, [pc, #100]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006d96:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006d9c:	e00f      	b.n	8006dbe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d106      	bne.n	8006db2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006da4:	4b15      	ldr	r3, [pc, #84]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da8:	4a14      	ldr	r2, [pc, #80]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006daa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006dae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006db0:	e005      	b.n	8006dbe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006db2:	4b12      	ldr	r3, [pc, #72]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db6:	4a11      	ldr	r2, [pc, #68]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006db8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dca:	f7fc f8ef 	bl	8002fac <HAL_GetTick>
 8006dce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006dd0:	e008      	b.n	8006de4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006dd2:	f7fc f8eb 	bl	8002fac <HAL_GetTick>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	1ad3      	subs	r3, r2, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d901      	bls.n	8006de4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006de0:	2303      	movs	r3, #3
 8006de2:	e006      	b.n	8006df2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006de4:	4b05      	ldr	r3, [pc, #20]	@ (8006dfc <RCCEx_PLL3_Config+0x15c>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0f0      	beq.n	8006dd2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	58024400 	.word	0x58024400
 8006e00:	ffff0007 	.word	0xffff0007

08006e04 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e158      	b.n	80070c8 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a5f      	ldr	r2, [pc, #380]	@ (8006fa0 <HAL_SPI_Init+0x19c>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d00f      	beq.n	8006e46 <HAL_SPI_Init+0x42>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a5e      	ldr	r2, [pc, #376]	@ (8006fa4 <HAL_SPI_Init+0x1a0>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00a      	beq.n	8006e46 <HAL_SPI_Init+0x42>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a5c      	ldr	r2, [pc, #368]	@ (8006fa8 <HAL_SPI_Init+0x1a4>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d005      	beq.n	8006e46 <HAL_SPI_Init+0x42>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	2b0f      	cmp	r3, #15
 8006e40:	d901      	bls.n	8006e46 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e140      	b.n	80070c8 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 ff46 	bl	8007cd8 <SPI_GetPacketSize>
 8006e4c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a53      	ldr	r2, [pc, #332]	@ (8006fa0 <HAL_SPI_Init+0x19c>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00c      	beq.n	8006e72 <HAL_SPI_Init+0x6e>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a51      	ldr	r2, [pc, #324]	@ (8006fa4 <HAL_SPI_Init+0x1a0>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d007      	beq.n	8006e72 <HAL_SPI_Init+0x6e>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a50      	ldr	r2, [pc, #320]	@ (8006fa8 <HAL_SPI_Init+0x1a4>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d002      	beq.n	8006e72 <HAL_SPI_Init+0x6e>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2b08      	cmp	r3, #8
 8006e70:	d811      	bhi.n	8006e96 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006e76:	4a4a      	ldr	r2, [pc, #296]	@ (8006fa0 <HAL_SPI_Init+0x19c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d009      	beq.n	8006e90 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a48      	ldr	r2, [pc, #288]	@ (8006fa4 <HAL_SPI_Init+0x1a0>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d004      	beq.n	8006e90 <HAL_SPI_Init+0x8c>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a47      	ldr	r2, [pc, #284]	@ (8006fa8 <HAL_SPI_Init+0x1a4>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d104      	bne.n	8006e9a <HAL_SPI_Init+0x96>
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b10      	cmp	r3, #16
 8006e94:	d901      	bls.n	8006e9a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e116      	b.n	80070c8 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d135      	bne.n	8006f12 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a3e      	ldr	r2, [pc, #248]	@ (8006fac <HAL_SPI_Init+0x1a8>)
 8006eb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a3d      	ldr	r2, [pc, #244]	@ (8006fb0 <HAL_SPI_Init+0x1ac>)
 8006eba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a3c      	ldr	r2, [pc, #240]	@ (8006fb4 <HAL_SPI_Init+0x1b0>)
 8006ec2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8006fb8 <HAL_SPI_Init+0x1b4>)
 8006eca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a3a      	ldr	r2, [pc, #232]	@ (8006fbc <HAL_SPI_Init+0x1b8>)
 8006ed2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a39      	ldr	r2, [pc, #228]	@ (8006fc0 <HAL_SPI_Init+0x1bc>)
 8006eda:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a38      	ldr	r2, [pc, #224]	@ (8006fc4 <HAL_SPI_Init+0x1c0>)
 8006ee2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a37      	ldr	r2, [pc, #220]	@ (8006fc8 <HAL_SPI_Init+0x1c4>)
 8006eea:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a36      	ldr	r2, [pc, #216]	@ (8006fcc <HAL_SPI_Init+0x1c8>)
 8006ef2:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d103      	bne.n	8006f08 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a33      	ldr	r2, [pc, #204]	@ (8006fd0 <HAL_SPI_Init+0x1cc>)
 8006f04:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2202      	movs	r2, #2
 8006f16:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f022 0201 	bic.w	r2, r2, #1
 8006f28:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006f34:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	699b      	ldr	r3, [r3, #24]
 8006f3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f3e:	d119      	bne.n	8006f74 <HAL_SPI_Init+0x170>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f48:	d103      	bne.n	8006f52 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d008      	beq.n	8006f64 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10c      	bne.n	8006f74 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006f5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f62:	d107      	bne.n	8006f74 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f72:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d029      	beq.n	8006fd4 <HAL_SPI_Init+0x1d0>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	2b06      	cmp	r3, #6
 8006f86:	d925      	bls.n	8006fd4 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	e021      	b.n	8006fe4 <HAL_SPI_Init+0x1e0>
 8006fa0:	40013000 	.word	0x40013000
 8006fa4:	40003800 	.word	0x40003800
 8006fa8:	40003c00 	.word	0x40003c00
 8006fac:	08007885 	.word	0x08007885
 8006fb0:	08007899 	.word	0x08007899
 8006fb4:	080078ad 	.word	0x080078ad
 8006fb8:	080078c1 	.word	0x080078c1
 8006fbc:	080078d5 	.word	0x080078d5
 8006fc0:	080078e9 	.word	0x080078e9
 8006fc4:	080078fd 	.word	0x080078fd
 8006fc8:	08007911 	.word	0x08007911
 8006fcc:	08007925 	.word	0x08007925
 8006fd0:	0800275d 	.word	0x0800275d
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006fe2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	69da      	ldr	r2, [r3, #28]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fec:	431a      	orrs	r2, r3
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	431a      	orrs	r2, r3
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ff6:	ea42 0103 	orr.w	r1, r2, r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	68da      	ldr	r2, [r3, #12]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	430a      	orrs	r2, r1
 8007004:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700e:	431a      	orrs	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	431a      	orrs	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	431a      	orrs	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	431a      	orrs	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	431a      	orrs	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	431a      	orrs	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007038:	431a      	orrs	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	431a      	orrs	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007044:	ea42 0103 	orr.w	r1, r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d113      	bne.n	8007084 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800706e:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007082:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f022 0201 	bic.w	r2, r2, #1
 8007092:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3710      	adds	r7, #16
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}

080070d0 <HAL_SPI_RegisterCallback>:
  *         to register callbacks for HAL_SPI_MSPINIT_CB_ID and HAL_SPI_MSPDEINIT_CB_ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	460b      	mov	r3, r1
 80070da:	607a      	str	r2, [r7, #4]
 80070dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80070de:	2300      	movs	r3, #0
 80070e0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d109      	bne.n	80070fc <HAL_SPI_RegisterCallback+0x2c>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ee:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e08f      	b.n	800721c <HAL_SPI_RegisterCallback+0x14c>
  }

  if (HAL_SPI_STATE_READY == hspi->State)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007102:	b2db      	uxtb	r3, r3
 8007104:	2b01      	cmp	r3, #1
 8007106:	d15d      	bne.n	80071c4 <HAL_SPI_RegisterCallback+0xf4>
  {
    switch (CallbackID)
 8007108:	7afb      	ldrb	r3, [r7, #11]
 800710a:	2b0a      	cmp	r3, #10
 800710c:	d84f      	bhi.n	80071ae <HAL_SPI_RegisterCallback+0xde>
 800710e:	a201      	add	r2, pc, #4	@ (adr r2, 8007114 <HAL_SPI_RegisterCallback+0x44>)
 8007110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007114:	08007141 	.word	0x08007141
 8007118:	0800714b 	.word	0x0800714b
 800711c:	08007155 	.word	0x08007155
 8007120:	0800715f 	.word	0x0800715f
 8007124:	08007169 	.word	0x08007169
 8007128:	08007173 	.word	0x08007173
 800712c:	0800717d 	.word	0x0800717d
 8007130:	08007187 	.word	0x08007187
 8007134:	08007191 	.word	0x08007191
 8007138:	0800719b 	.word	0x0800719b
 800713c:	080071a5 	.word	0x080071a5
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8007148:	e067      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8007152:	e062      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800715c:	e05d      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8007166:	e058      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007170:	e053      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800717a:	e04e      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8007184:	e049      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800718e:	e044      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_SUSPEND_CB_ID :
        hspi->SuspendCallback = pCallback;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8007198:	e03f      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80071a2:	e03a      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	687a      	ldr	r2, [r7, #4]
 80071a8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80071ac:	e035      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	75fb      	strb	r3, [r7, #23]
        break;
 80071c2:	e02a      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d11a      	bne.n	8007206 <HAL_SPI_RegisterCallback+0x136>
  {
    switch (CallbackID)
 80071d0:	7afb      	ldrb	r3, [r7, #11]
 80071d2:	2b09      	cmp	r3, #9
 80071d4:	d002      	beq.n	80071dc <HAL_SPI_RegisterCallback+0x10c>
 80071d6:	2b0a      	cmp	r3, #10
 80071d8:	d005      	beq.n	80071e6 <HAL_SPI_RegisterCallback+0x116>
 80071da:	e009      	b.n	80071f0 <HAL_SPI_RegisterCallback+0x120>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80071e4:	e019      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80071ee:	e014      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071f6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Return error status */
        status =  HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	75fb      	strb	r3, [r7, #23]
        break;
 8007204:	e009      	b.n	800721a <HAL_SPI_RegisterCallback+0x14a>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800720c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return error status */
    status =  HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800721a:	7dfb      	ldrb	r3, [r7, #23]
}
 800721c:	4618      	mov	r0, r3
 800721e:	371c      	adds	r7, #28
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	4613      	mov	r3, r2
 8007234:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if ((pData == NULL) || (Size == 0UL))
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d002      	beq.n	8007242 <HAL_SPI_Transmit_IT+0x1a>
 800723c:	88fb      	ldrh	r3, [r7, #6]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d101      	bne.n	8007246 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e08b      	b.n	800735e <HAL_SPI_Transmit_IT+0x136>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b01      	cmp	r3, #1
 8007250:	d001      	beq.n	8007256 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8007252:	2302      	movs	r3, #2
 8007254:	e083      	b.n	800735e <HAL_SPI_Transmit_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800725c:	2b01      	cmp	r3, #1
 800725e:	d101      	bne.n	8007264 <HAL_SPI_Transmit_IT+0x3c>
 8007260:	2302      	movs	r3, #2
 8007262:	e07c      	b.n	800735e <HAL_SPI_Transmit_IT+0x136>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2203      	movs	r2, #3
 8007270:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	88fa      	ldrh	r2, [r7, #6]
 8007286:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	88fa      	ldrh	r2, [r7, #6]
 800728e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	2b0f      	cmp	r3, #15
 80072b4:	d903      	bls.n	80072be <HAL_SPI_Transmit_IT+0x96>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4a2c      	ldr	r2, [pc, #176]	@ (800736c <HAL_SPI_Transmit_IT+0x144>)
 80072ba:	675a      	str	r2, [r3, #116]	@ 0x74
 80072bc:	e00a      	b.n	80072d4 <HAL_SPI_Transmit_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	2b07      	cmp	r3, #7
 80072c4:	d903      	bls.n	80072ce <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	4a29      	ldr	r2, [pc, #164]	@ (8007370 <HAL_SPI_Transmit_IT+0x148>)
 80072ca:	675a      	str	r2, [r3, #116]	@ 0x74
 80072cc:	e002      	b.n	80072d4 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4a28      	ldr	r2, [pc, #160]	@ (8007374 <HAL_SPI_Transmit_IT+0x14c>)
 80072d2:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80072dc:	d108      	bne.n	80072f0 <HAL_SPI_Transmit_IT+0xc8>
  {
    SPI_1LINE_TX(hspi);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	e009      	b.n	8007304 <HAL_SPI_Transmit_IT+0xdc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007302:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	685a      	ldr	r2, [r3, #4]
 800730a:	4b1b      	ldr	r3, [pc, #108]	@ (8007378 <HAL_SPI_Transmit_IT+0x150>)
 800730c:	4013      	ands	r3, r2
 800730e:	88f9      	ldrh	r1, [r7, #6]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	6812      	ldr	r2, [r2, #0]
 8007314:	430b      	orrs	r3, r1
 8007316:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0201 	orr.w	r2, r2, #1
 8007326:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2200      	movs	r2, #0
 800732c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, TXP, FRE, MODF, UDR and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	6919      	ldr	r1, [r3, #16]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	f240 732a 	movw	r3, #1834	@ 0x72a
 800733e:	430b      	orrs	r3, r1
 8007340:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800734a:	d107      	bne.n	800735c <HAL_SPI_Transmit_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800735a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	08007b3f 	.word	0x08007b3f
 8007370:	08007ae1 	.word	0x08007ae1
 8007374:	08007a87 	.word	0x08007a87
 8007378:	ffff0000 	.word	0xffff0000

0800737c <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	4613      	mov	r3, r2
 8007388:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007390:	b2db      	uxtb	r3, r3
 8007392:	2b01      	cmp	r3, #1
 8007394:	d001      	beq.n	800739a <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
 8007398:	e08b      	b.n	80074b2 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0UL))
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_SPI_Receive_IT+0x2a>
 80073a0:	88fb      	ldrh	r3, [r7, #6]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e083      	b.n	80074b2 <HAL_SPI_Receive_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d101      	bne.n	80073b8 <HAL_SPI_Receive_IT+0x3c>
 80073b4:	2302      	movs	r3, #2
 80073b6:	e07c      	b.n	80074b2 <HAL_SPI_Receive_IT+0x136>
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2204      	movs	r2, #4
 80073c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	88fa      	ldrh	r2, [r7, #6]
 80073da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	88fa      	ldrh	r2, [r7, #6]
 80073e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxISR       = NULL;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->Reload.pRxBuffPtr  = NULL;
  hspi->Reload.RxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	2b0f      	cmp	r3, #15
 8007408:	d903      	bls.n	8007412 <HAL_SPI_Receive_IT+0x96>
  {
    hspi->RxISR = SPI_RxISR_32BIT;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	4a2c      	ldr	r2, [pc, #176]	@ (80074c0 <HAL_SPI_Receive_IT+0x144>)
 800740e:	671a      	str	r2, [r3, #112]	@ 0x70
 8007410:	e00a      	b.n	8007428 <HAL_SPI_Receive_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	2b07      	cmp	r3, #7
 8007418:	d903      	bls.n	8007422 <HAL_SPI_Receive_IT+0xa6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	4a29      	ldr	r2, [pc, #164]	@ (80074c4 <HAL_SPI_Receive_IT+0x148>)
 800741e:	671a      	str	r2, [r3, #112]	@ 0x70
 8007420:	e002      	b.n	8007428 <HAL_SPI_Receive_IT+0xac>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	4a28      	ldr	r2, [pc, #160]	@ (80074c8 <HAL_SPI_Receive_IT+0x14c>)
 8007426:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007430:	d108      	bne.n	8007444 <HAL_SPI_Receive_IT+0xc8>
  {
    SPI_1LINE_RX(hspi);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	e009      	b.n	8007458 <HAL_SPI_Receive_IT+0xdc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007456:	60da      	str	r2, [r3, #12]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	4b1b      	ldr	r3, [pc, #108]	@ (80074cc <HAL_SPI_Receive_IT+0x150>)
 8007460:	4013      	ands	r3, r2
 8007462:	88f9      	ldrh	r1, [r7, #6]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	6812      	ldr	r2, [r2, #0]
 8007468:	430b      	orrs	r3, r1
 800746a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f042 0201 	orr.w	r2, r2, #1
 800747a:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, RXP, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6919      	ldr	r1, [r3, #16]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	f240 7349 	movw	r3, #1865	@ 0x749
 8007492:	430b      	orrs	r3, r1
 8007494:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800749e:	d107      	bne.n	80074b0 <HAL_SPI_Receive_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	08007a2f 	.word	0x08007a2f
 80074c4:	080079cf 	.word	0x080079cf
 80074c8:	08007971 	.word	0x08007971
 80074cc:	ffff0000 	.word	0xffff0000

080074d0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08a      	sub	sp, #40	@ 0x28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80074e8:	6a3a      	ldr	r2, [r7, #32]
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4013      	ands	r3, r2
 80074ee:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80074f8:	2300      	movs	r3, #0
 80074fa:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007502:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3330      	adds	r3, #48	@ 0x30
 800750a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007512:	2b00      	cmp	r3, #0
 8007514:	d012      	beq.n	800753c <HAL_SPI_IRQHandler+0x6c>
 8007516:	6a3b      	ldr	r3, [r7, #32]
 8007518:	f003 0308 	and.w	r3, r3, #8
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00d      	beq.n	800753c <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699a      	ldr	r2, [r3, #24]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800752e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800753a:	e19c      	b.n	8007876 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007542:	2b00      	cmp	r3, #0
 8007544:	d113      	bne.n	800756e <HAL_SPI_IRQHandler+0x9e>
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	f003 0320 	and.w	r3, r3, #32
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10e      	bne.n	800756e <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007556:	2b00      	cmp	r3, #0
 8007558:	d009      	beq.n	800756e <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	4798      	blx	r3
    handled = 1UL;
 800756a:	2301      	movs	r3, #1
 800756c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10f      	bne.n	8007598 <HAL_SPI_IRQHandler+0xc8>
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	f003 0301 	and.w	r3, r3, #1
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00a      	beq.n	8007598 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007588:	2b00      	cmp	r3, #0
 800758a:	d105      	bne.n	8007598 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	4798      	blx	r3
    handled = 1UL;
 8007594:	2301      	movs	r3, #1
 8007596:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	f003 0320 	and.w	r3, r3, #32
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10f      	bne.n	80075c2 <HAL_SPI_IRQHandler+0xf2>
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	f003 0302 	and.w	r3, r3, #2
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00a      	beq.n	80075c2 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d105      	bne.n	80075c2 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	4798      	blx	r3
    handled = 1UL;
 80075be:	2301      	movs	r3, #1
 80075c0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	f040 8151 	bne.w	800786c <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	f003 0308 	and.w	r3, r3, #8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 8093 	beq.w	80076fc <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	699a      	ldr	r2, [r3, #24]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f042 0208 	orr.w	r2, r2, #8
 80075e4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	699a      	ldr	r2, [r3, #24]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0210 	orr.w	r2, r2, #16
 80075f4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	699a      	ldr	r2, [r3, #24]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007604:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	691a      	ldr	r2, [r3, #16]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 0208 	bic.w	r2, r2, #8
 8007614:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007620:	2b00      	cmp	r3, #0
 8007622:	d13d      	bne.n	80076a0 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8007624:	e036      	b.n	8007694 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	2b0f      	cmp	r3, #15
 800762c:	d90b      	bls.n	8007646 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007636:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007638:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800763e:	1d1a      	adds	r2, r3, #4
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	665a      	str	r2, [r3, #100]	@ 0x64
 8007644:	e01d      	b.n	8007682 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	2b07      	cmp	r3, #7
 800764c:	d90b      	bls.n	8007666 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	8812      	ldrh	r2, [r2, #0]
 8007656:	b292      	uxth	r2, r2
 8007658:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800765e:	1c9a      	adds	r2, r3, #2
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	665a      	str	r2, [r3, #100]	@ 0x64
 8007664:	e00d      	b.n	8007682 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007672:	7812      	ldrb	r2, [r2, #0]
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007688:	b29b      	uxth	r3, r3
 800768a:	3b01      	subs	r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800769a:	b29b      	uxth	r3, r3
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1c2      	bne.n	8007626 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 fa79 	bl	8007b98 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d005      	beq.n	80076c4 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80076c2:	e0d8      	b.n	8007876 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80076c4:	7cfb      	ldrb	r3, [r7, #19]
 80076c6:	2b05      	cmp	r3, #5
 80076c8:	d105      	bne.n	80076d6 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 80076d4:	e0cc      	b.n	8007870 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80076d6:	7cfb      	ldrb	r3, [r7, #19]
 80076d8:	2b04      	cmp	r3, #4
 80076da:	d105      	bne.n	80076e8 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	4798      	blx	r3
    return;
 80076e6:	e0c3      	b.n	8007870 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80076e8:	7cfb      	ldrb	r3, [r7, #19]
 80076ea:	2b03      	cmp	r3, #3
 80076ec:	f040 80c0 	bne.w	8007870 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	4798      	blx	r3
    return;
 80076fa:	e0b9      	b.n	8007870 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8007702:	2b00      	cmp	r3, #0
 8007704:	f000 80b7 	beq.w	8007876 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00f      	beq.n	8007732 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007718:	f043 0204 	orr.w	r2, r3, #4
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	699a      	ldr	r2, [r3, #24]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007730:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00f      	beq.n	800775c <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007742:	f043 0201 	orr.w	r2, r3, #1
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699a      	ldr	r2, [r3, #24]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800775a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007762:	2b00      	cmp	r3, #0
 8007764:	d00f      	beq.n	8007786 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800776c:	f043 0208 	orr.w	r2, r3, #8
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	699a      	ldr	r2, [r3, #24]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007784:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	f003 0320 	and.w	r3, r3, #32
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00f      	beq.n	80077b0 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007796:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0220 	orr.w	r2, r2, #32
 80077ae:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d05c      	beq.n	8007874 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f022 0201 	bic.w	r2, r2, #1
 80077c8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	6919      	ldr	r1, [r3, #16]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	4b29      	ldr	r3, [pc, #164]	@ (800787c <HAL_SPI_IRQHandler+0x3ac>)
 80077d6:	400b      	ands	r3, r1
 80077d8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80077e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80077e4:	d138      	bne.n	8007858 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689a      	ldr	r2, [r3, #8]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80077f4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d013      	beq.n	8007826 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007802:	4a1f      	ldr	r2, [pc, #124]	@ (8007880 <HAL_SPI_IRQHandler+0x3b0>)
 8007804:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800780a:	4618      	mov	r0, r3
 800780c:	f7fc f85c 	bl	80038c8 <HAL_DMA_Abort_IT>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d007      	beq.n	8007826 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800781c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800782a:	2b00      	cmp	r3, #0
 800782c:	d022      	beq.n	8007874 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007832:	4a13      	ldr	r2, [pc, #76]	@ (8007880 <HAL_SPI_IRQHandler+0x3b0>)
 8007834:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800783a:	4618      	mov	r0, r3
 800783c:	f7fc f844 	bl	80038c8 <HAL_DMA_Abort_IT>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d016      	beq.n	8007874 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800784c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007856:	e00d      	b.n	8007874 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	4798      	blx	r3
    return;
 800786a:	e003      	b.n	8007874 <HAL_SPI_IRQHandler+0x3a4>
    return;
 800786c:	bf00      	nop
 800786e:	e002      	b.n	8007876 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007870:	bf00      	nop
 8007872:	e000      	b.n	8007876 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007874:	bf00      	nop
  }
}
 8007876:	3728      	adds	r7, #40	@ 0x28
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	fffffc94 	.word	0xfffffc94
 8007880:	08007939 	.word	0x08007939

08007884 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007904:	bf00      	nop
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007944:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2200      	movs	r2, #0
 8007952:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007968:	bf00      	nop
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007970:	b480      	push	{r7}
 8007972:	b083      	sub	sp, #12
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007984:	7812      	ldrb	r2, [r2, #0]
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800798e:	1c5a      	adds	r2, r3, #1
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800799a:	b29b      	uxth	r3, r3
 800799c:	3b01      	subs	r3, #1
 800799e:	b29a      	uxth	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d107      	bne.n	80079c2 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	691a      	ldr	r2, [r3, #16]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 0201 	bic.w	r2, r2, #1
 80079c0:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b085      	sub	sp, #20
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	3330      	adds	r3, #48	@ 0x30
 80079dc:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	8812      	ldrh	r2, [r2, #0]
 80079e6:	b292      	uxth	r2, r2
 80079e8:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079ee:	1c9a      	adds	r2, r3, #2
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	3b01      	subs	r3, #1
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d107      	bne.n	8007a22 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	691a      	ldr	r2, [r3, #16]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0201 	bic.w	r2, r2, #1
 8007a20:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007a22:	bf00      	nop
 8007a24:	3714      	adds	r7, #20
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b083      	sub	sp, #12
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a3e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a40:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a46:	1d1a      	adds	r2, r3, #4
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	3b01      	subs	r3, #1
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d107      	bne.n	8007a7a <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	691a      	ldr	r2, [r3, #16]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f022 0201 	bic.w	r2, r2, #1
 8007a78:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007a7a:	bf00      	nop
 8007a7c:	370c      	adds	r7, #12
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b083      	sub	sp, #12
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	3320      	adds	r3, #32
 8007a98:	7812      	ldrb	r2, [r2, #0]
 8007a9a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	b29a      	uxth	r2, r3
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d107      	bne.n	8007ad4 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	691a      	ldr	r2, [r3, #16]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0202 	bic.w	r2, r2, #2
 8007ad2:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	3320      	adds	r3, #32
 8007aee:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007af4:	881a      	ldrh	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007afe:	1c9a      	adds	r2, r3, #2
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d107      	bne.n	8007b32 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	691a      	ldr	r2, [r3, #16]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 0202 	bic.w	r2, r2, #2
 8007b30:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007b32:	bf00      	nop
 8007b34:	3714      	adds	r7, #20
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b083      	sub	sp, #12
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	6812      	ldr	r2, [r2, #0]
 8007b50:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b56:	1d1a      	adds	r2, r3, #4
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	3b01      	subs	r3, #1
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d107      	bne.n	8007b8a <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	691a      	ldr	r2, [r3, #16]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f022 0202 	bic.w	r2, r2, #2
 8007b88:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8007b8a:	bf00      	nop
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
	...

08007b98 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f042 0208 	orr.w	r2, r2, #8
 8007bb6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0210 	orr.w	r2, r2, #16
 8007bc6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0201 	bic.w	r2, r2, #1
 8007bd6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6919      	ldr	r1, [r3, #16]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	4b3c      	ldr	r3, [pc, #240]	@ (8007cd4 <SPI_CloseTransfer+0x13c>)
 8007be4:	400b      	ands	r3, r1
 8007be6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689a      	ldr	r2, [r3, #8]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007bf6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b04      	cmp	r3, #4
 8007c02:	d014      	beq.n	8007c2e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f003 0320 	and.w	r3, r3, #32
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00f      	beq.n	8007c2e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c14:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	699a      	ldr	r2, [r3, #24]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0220 	orr.w	r2, r2, #32
 8007c2c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b03      	cmp	r3, #3
 8007c38:	d014      	beq.n	8007c64 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00f      	beq.n	8007c64 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c4a:	f043 0204 	orr.w	r2, r3, #4
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	699a      	ldr	r2, [r3, #24]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c62:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00f      	beq.n	8007c8e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c74:	f043 0201 	orr.w	r2, r3, #1
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699a      	ldr	r2, [r3, #24]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c8c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00f      	beq.n	8007cb8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c9e:	f043 0208 	orr.w	r2, r3, #8
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	699a      	ldr	r2, [r3, #24]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007cb6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007cc8:	bf00      	nop
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	fffffc90 	.word	0xfffffc90

08007cd8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b085      	sub	sp, #20
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce4:	095b      	lsrs	r3, r3, #5
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	3307      	adds	r3, #7
 8007cf6:	08db      	lsrs	r3, r3, #3
 8007cf8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	fb02 f303 	mul.w	r3, r2, r3
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr

08007d0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b082      	sub	sp, #8
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e049      	b.n	8007db4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d106      	bne.n	8007d3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f841 	bl	8007dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	3304      	adds	r3, #4
 8007d4a:	4619      	mov	r1, r3
 8007d4c:	4610      	mov	r0, r2
 8007d4e:	f000 f9e7 	bl	8008120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2201      	movs	r2, #1
 8007dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b085      	sub	sp, #20
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d001      	beq.n	8007de8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e054      	b.n	8007e92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68da      	ldr	r2, [r3, #12]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f042 0201 	orr.w	r2, r2, #1
 8007dfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a26      	ldr	r2, [pc, #152]	@ (8007ea0 <HAL_TIM_Base_Start_IT+0xd0>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d022      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e12:	d01d      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a22      	ldr	r2, [pc, #136]	@ (8007ea4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d018      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a21      	ldr	r2, [pc, #132]	@ (8007ea8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d013      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a1f      	ldr	r2, [pc, #124]	@ (8007eac <HAL_TIM_Base_Start_IT+0xdc>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d00e      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a1e      	ldr	r2, [pc, #120]	@ (8007eb0 <HAL_TIM_Base_Start_IT+0xe0>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d009      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a1c      	ldr	r2, [pc, #112]	@ (8007eb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d004      	beq.n	8007e50 <HAL_TIM_Base_Start_IT+0x80>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007eb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d115      	bne.n	8007e7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	689a      	ldr	r2, [r3, #8]
 8007e56:	4b19      	ldr	r3, [pc, #100]	@ (8007ebc <HAL_TIM_Base_Start_IT+0xec>)
 8007e58:	4013      	ands	r3, r2
 8007e5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2b06      	cmp	r3, #6
 8007e60:	d015      	beq.n	8007e8e <HAL_TIM_Base_Start_IT+0xbe>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e68:	d011      	beq.n	8007e8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f042 0201 	orr.w	r2, r2, #1
 8007e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e7a:	e008      	b.n	8007e8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f042 0201 	orr.w	r2, r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	e000      	b.n	8007e90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3714      	adds	r7, #20
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	40010000 	.word	0x40010000
 8007ea4:	40000400 	.word	0x40000400
 8007ea8:	40000800 	.word	0x40000800
 8007eac:	40000c00 	.word	0x40000c00
 8007eb0:	40010400 	.word	0x40010400
 8007eb4:	40001800 	.word	0x40001800
 8007eb8:	40014000 	.word	0x40014000
 8007ebc:	00010007 	.word	0x00010007

08007ec0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d020      	beq.n	8007f24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f003 0302 	and.w	r3, r3, #2
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d01b      	beq.n	8007f24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f06f 0202 	mvn.w	r2, #2
 8007ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	f003 0303 	and.w	r3, r3, #3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 f8e9 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007f10:	e005      	b.n	8007f1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f8db 	bl	80080ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 f8ec 	bl	80080f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	f003 0304 	and.w	r3, r3, #4
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d020      	beq.n	8007f70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f003 0304 	and.w	r3, r3, #4
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d01b      	beq.n	8007f70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0204 	mvn.w	r2, #4
 8007f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2202      	movs	r2, #2
 8007f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 f8c3 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007f5c:	e005      	b.n	8007f6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 f8b5 	bl	80080ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 f8c6 	bl	80080f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f003 0308 	and.w	r3, r3, #8
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d020      	beq.n	8007fbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	f003 0308 	and.w	r3, r3, #8
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d01b      	beq.n	8007fbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f06f 0208 	mvn.w	r2, #8
 8007f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2204      	movs	r2, #4
 8007f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	69db      	ldr	r3, [r3, #28]
 8007f9a:	f003 0303 	and.w	r3, r3, #3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 f89d 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007fa8:	e005      	b.n	8007fb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f88f 	bl	80080ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 f8a0 	bl	80080f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f003 0310 	and.w	r3, r3, #16
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d020      	beq.n	8008008 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f003 0310 	and.w	r3, r3, #16
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d01b      	beq.n	8008008 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f06f 0210 	mvn.w	r2, #16
 8007fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2208      	movs	r2, #8
 8007fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	69db      	ldr	r3, [r3, #28]
 8007fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d003      	beq.n	8007ff6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 f877 	bl	80080e2 <HAL_TIM_IC_CaptureCallback>
 8007ff4:	e005      	b.n	8008002 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 f869 	bl	80080ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f000 f87a 	bl	80080f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00c      	beq.n	800802c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f003 0301 	and.w	r3, r3, #1
 8008018:	2b00      	cmp	r3, #0
 800801a:	d007      	beq.n	800802c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f06f 0201 	mvn.w	r2, #1
 8008024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f7fa fb62 	bl	80026f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008032:	2b00      	cmp	r3, #0
 8008034:	d104      	bne.n	8008040 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00c      	beq.n	800805a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008046:	2b00      	cmp	r3, #0
 8008048:	d007      	beq.n	800805a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f90d 	bl	8008274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00c      	beq.n	800807e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800806a:	2b00      	cmp	r3, #0
 800806c:	d007      	beq.n	800807e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f905 	bl	8008288 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00c      	beq.n	80080a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800808e:	2b00      	cmp	r3, #0
 8008090:	d007      	beq.n	80080a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800809a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f834 	bl	800810a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	f003 0320 	and.w	r3, r3, #32
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00c      	beq.n	80080c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f003 0320 	and.w	r3, r3, #32
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d007      	beq.n	80080c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f06f 0220 	mvn.w	r2, #32
 80080be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 f8cd 	bl	8008260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080c6:	bf00      	nop
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}

080080ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080ce:	b480      	push	{r7}
 80080d0:	b083      	sub	sp, #12
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080d6:	bf00      	nop
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr

080080e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b083      	sub	sp, #12
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr

080080f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b083      	sub	sp, #12
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080fe:	bf00      	nop
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr

0800810a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800810a:	b480      	push	{r7}
 800810c:	b083      	sub	sp, #12
 800810e:	af00      	add	r7, sp, #0
 8008110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008112:	bf00      	nop
 8008114:	370c      	adds	r7, #12
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
	...

08008120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a43      	ldr	r2, [pc, #268]	@ (8008240 <TIM_Base_SetConfig+0x120>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d013      	beq.n	8008160 <TIM_Base_SetConfig+0x40>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800813e:	d00f      	beq.n	8008160 <TIM_Base_SetConfig+0x40>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a40      	ldr	r2, [pc, #256]	@ (8008244 <TIM_Base_SetConfig+0x124>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d00b      	beq.n	8008160 <TIM_Base_SetConfig+0x40>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a3f      	ldr	r2, [pc, #252]	@ (8008248 <TIM_Base_SetConfig+0x128>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d007      	beq.n	8008160 <TIM_Base_SetConfig+0x40>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4a3e      	ldr	r2, [pc, #248]	@ (800824c <TIM_Base_SetConfig+0x12c>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d003      	beq.n	8008160 <TIM_Base_SetConfig+0x40>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a3d      	ldr	r2, [pc, #244]	@ (8008250 <TIM_Base_SetConfig+0x130>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d108      	bne.n	8008172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	4313      	orrs	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a32      	ldr	r2, [pc, #200]	@ (8008240 <TIM_Base_SetConfig+0x120>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d01f      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008180:	d01b      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a2f      	ldr	r2, [pc, #188]	@ (8008244 <TIM_Base_SetConfig+0x124>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d017      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a2e      	ldr	r2, [pc, #184]	@ (8008248 <TIM_Base_SetConfig+0x128>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d013      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a2d      	ldr	r2, [pc, #180]	@ (800824c <TIM_Base_SetConfig+0x12c>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d00f      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a2c      	ldr	r2, [pc, #176]	@ (8008250 <TIM_Base_SetConfig+0x130>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d00b      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a2b      	ldr	r2, [pc, #172]	@ (8008254 <TIM_Base_SetConfig+0x134>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d007      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a2a      	ldr	r2, [pc, #168]	@ (8008258 <TIM_Base_SetConfig+0x138>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d003      	beq.n	80081ba <TIM_Base_SetConfig+0x9a>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a29      	ldr	r2, [pc, #164]	@ (800825c <TIM_Base_SetConfig+0x13c>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d108      	bne.n	80081cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a14      	ldr	r2, [pc, #80]	@ (8008240 <TIM_Base_SetConfig+0x120>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d00f      	beq.n	8008212 <TIM_Base_SetConfig+0xf2>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a16      	ldr	r2, [pc, #88]	@ (8008250 <TIM_Base_SetConfig+0x130>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d00b      	beq.n	8008212 <TIM_Base_SetConfig+0xf2>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a15      	ldr	r2, [pc, #84]	@ (8008254 <TIM_Base_SetConfig+0x134>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d007      	beq.n	8008212 <TIM_Base_SetConfig+0xf2>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4a14      	ldr	r2, [pc, #80]	@ (8008258 <TIM_Base_SetConfig+0x138>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d003      	beq.n	8008212 <TIM_Base_SetConfig+0xf2>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a13      	ldr	r2, [pc, #76]	@ (800825c <TIM_Base_SetConfig+0x13c>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d103      	bne.n	800821a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	691a      	ldr	r2, [r3, #16]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f043 0204 	orr.w	r2, r3, #4
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	601a      	str	r2, [r3, #0]
}
 8008232:	bf00      	nop
 8008234:	3714      	adds	r7, #20
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	40010000 	.word	0x40010000
 8008244:	40000400 	.word	0x40000400
 8008248:	40000800 	.word	0x40000800
 800824c:	40000c00 	.word	0x40000c00
 8008250:	40010400 	.word	0x40010400
 8008254:	40014000 	.word	0x40014000
 8008258:	40014400 	.word	0x40014400
 800825c:	40014800 	.word	0x40014800

08008260 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800827c:	bf00      	nop
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008290:	bf00      	nop
 8008292:	370c      	adds	r7, #12
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e050      	b.n	8008350 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d114      	bne.n	80082e2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fe29 	bl	8008f18 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d103      	bne.n	80082d8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a21      	ldr	r2, [pc, #132]	@ (8008358 <HAL_UART_Init+0xbc>)
 80082d4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2224      	movs	r2, #36	@ 0x24
 80082e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0201 	bic.w	r2, r2, #1
 80082f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f001 fbc2 	bl	8009a8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fe57 	bl	8008fbc <UART_SetConfig>
 800830e:	4603      	mov	r3, r0
 8008310:	2b01      	cmp	r3, #1
 8008312:	d101      	bne.n	8008318 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e01b      	b.n	8008350 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008326:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689a      	ldr	r2, [r3, #8]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008336:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f042 0201 	orr.w	r2, r2, #1
 8008346:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f001 fc41 	bl	8009bd0 <UART_CheckIdleState>
 800834e:	4603      	mov	r3, r0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3708      	adds	r7, #8
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	080028c5 	.word	0x080028c5

0800835c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800835c:	b480      	push	{r7}
 800835e:	b087      	sub	sp, #28
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	460b      	mov	r3, r1
 8008366:	607a      	str	r2, [r7, #4]
 8008368:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800836a:	2300      	movs	r3, #0
 800836c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d109      	bne.n	8008388 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800837a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	e09c      	b.n	80084c2 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800838e:	2b20      	cmp	r3, #32
 8008390:	d16c      	bne.n	800846c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8008392:	7afb      	ldrb	r3, [r7, #11]
 8008394:	2b0c      	cmp	r3, #12
 8008396:	d85e      	bhi.n	8008456 <HAL_UART_RegisterCallback+0xfa>
 8008398:	a201      	add	r2, pc, #4	@ (adr r2, 80083a0 <HAL_UART_RegisterCallback+0x44>)
 800839a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800839e:	bf00      	nop
 80083a0:	080083d5 	.word	0x080083d5
 80083a4:	080083df 	.word	0x080083df
 80083a8:	080083e9 	.word	0x080083e9
 80083ac:	080083f3 	.word	0x080083f3
 80083b0:	080083fd 	.word	0x080083fd
 80083b4:	08008407 	.word	0x08008407
 80083b8:	08008411 	.word	0x08008411
 80083bc:	0800841b 	.word	0x0800841b
 80083c0:	08008425 	.word	0x08008425
 80083c4:	0800842f 	.word	0x0800842f
 80083c8:	08008439 	.word	0x08008439
 80083cc:	08008443 	.word	0x08008443
 80083d0:	0800844d 	.word	0x0800844d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80083dc:	e070      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80083e6:	e06b      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80083f0:	e066      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80083fa:	e061      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008404:	e05c      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800840e:	e057      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008418:	e052      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008422:	e04d      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800842c:	e048      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008436:	e043      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008440:	e03e      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	687a      	ldr	r2, [r7, #4]
 8008446:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800844a:	e039      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008454:	e034      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800845c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	75fb      	strb	r3, [r7, #23]
        break;
 800846a:	e029      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008472:	2b00      	cmp	r3, #0
 8008474:	d11a      	bne.n	80084ac <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8008476:	7afb      	ldrb	r3, [r7, #11]
 8008478:	2b0b      	cmp	r3, #11
 800847a:	d002      	beq.n	8008482 <HAL_UART_RegisterCallback+0x126>
 800847c:	2b0c      	cmp	r3, #12
 800847e:	d005      	beq.n	800848c <HAL_UART_RegisterCallback+0x130>
 8008480:	e009      	b.n	8008496 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800848a:	e019      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008494:	e014      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800849c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	75fb      	strb	r3, [r7, #23]
        break;
 80084aa:	e009      	b.n	80084c0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 80084bc:	2301      	movs	r3, #1
 80084be:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80084c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	371c      	adds	r7, #28
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop

080084d0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b091      	sub	sp, #68	@ 0x44
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	60f8      	str	r0, [r7, #12]
 80084d8:	60b9      	str	r1, [r7, #8]
 80084da:	4613      	mov	r3, r2
 80084dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084e4:	2b20      	cmp	r3, #32
 80084e6:	d178      	bne.n	80085da <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d002      	beq.n	80084f4 <HAL_UART_Transmit_IT+0x24>
 80084ee:	88fb      	ldrh	r3, [r7, #6]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d101      	bne.n	80084f8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80084f4:	2301      	movs	r3, #1
 80084f6:	e071      	b.n	80085dc <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	88fa      	ldrh	r2, [r7, #6]
 8008502:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	88fa      	ldrh	r2, [r7, #6]
 800850a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2221      	movs	r2, #33	@ 0x21
 8008520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800852c:	d12a      	bne.n	8008584 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008536:	d107      	bne.n	8008548 <HAL_UART_Transmit_IT+0x78>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d103      	bne.n	8008548 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	4a29      	ldr	r2, [pc, #164]	@ (80085e8 <HAL_UART_Transmit_IT+0x118>)
 8008544:	679a      	str	r2, [r3, #120]	@ 0x78
 8008546:	e002      	b.n	800854e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	4a28      	ldr	r2, [pc, #160]	@ (80085ec <HAL_UART_Transmit_IT+0x11c>)
 800854c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3308      	adds	r3, #8
 8008554:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008558:	e853 3f00 	ldrex	r3, [r3]
 800855c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800855e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008560:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008564:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	3308      	adds	r3, #8
 800856c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800856e:	637a      	str	r2, [r7, #52]	@ 0x34
 8008570:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008572:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008576:	e841 2300 	strex	r3, r2, [r1]
 800857a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800857c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1e5      	bne.n	800854e <HAL_UART_Transmit_IT+0x7e>
 8008582:	e028      	b.n	80085d6 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800858c:	d107      	bne.n	800859e <HAL_UART_Transmit_IT+0xce>
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	691b      	ldr	r3, [r3, #16]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d103      	bne.n	800859e <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	4a15      	ldr	r2, [pc, #84]	@ (80085f0 <HAL_UART_Transmit_IT+0x120>)
 800859a:	679a      	str	r2, [r3, #120]	@ 0x78
 800859c:	e002      	b.n	80085a4 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	4a14      	ldr	r2, [pc, #80]	@ (80085f4 <HAL_UART_Transmit_IT+0x124>)
 80085a2:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	613b      	str	r3, [r7, #16]
   return(result);
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	461a      	mov	r2, r3
 80085c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c2:	623b      	str	r3, [r7, #32]
 80085c4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c6:	69f9      	ldr	r1, [r7, #28]
 80085c8:	6a3a      	ldr	r2, [r7, #32]
 80085ca:	e841 2300 	strex	r3, r2, [r1]
 80085ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1e6      	bne.n	80085a4 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	e000      	b.n	80085dc <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80085da:	2302      	movs	r3, #2
  }
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3744      	adds	r7, #68	@ 0x44
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	0800a393 	.word	0x0800a393
 80085ec:	0800a2b3 	.word	0x0800a2b3
 80085f0:	0800a1f1 	.word	0x0800a1f1
 80085f4:	0800a139 	.word	0x0800a139

080085f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b08a      	sub	sp, #40	@ 0x28
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4613      	mov	r3, r2
 8008604:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800860c:	2b20      	cmp	r3, #32
 800860e:	d137      	bne.n	8008680 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d002      	beq.n	800861c <HAL_UART_Receive_IT+0x24>
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e030      	b.n	8008682 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a18      	ldr	r2, [pc, #96]	@ (800868c <HAL_UART_Receive_IT+0x94>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d01f      	beq.n	8008670 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d018      	beq.n	8008670 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	e853 3f00 	ldrex	r3, [r3]
 800864a:	613b      	str	r3, [r7, #16]
   return(result);
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008652:	627b      	str	r3, [r7, #36]	@ 0x24
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	461a      	mov	r2, r3
 800865a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865c:	623b      	str	r3, [r7, #32]
 800865e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008660:	69f9      	ldr	r1, [r7, #28]
 8008662:	6a3a      	ldr	r2, [r7, #32]
 8008664:	e841 2300 	strex	r3, r2, [r1]
 8008668:	61bb      	str	r3, [r7, #24]
   return(result);
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1e6      	bne.n	800863e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008670:	88fb      	ldrh	r3, [r7, #6]
 8008672:	461a      	mov	r2, r3
 8008674:	68b9      	ldr	r1, [r7, #8]
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f001 fbc2 	bl	8009e00 <UART_Start_Receive_IT>
 800867c:	4603      	mov	r3, r0
 800867e:	e000      	b.n	8008682 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008680:	2302      	movs	r3, #2
  }
}
 8008682:	4618      	mov	r0, r3
 8008684:	3728      	adds	r7, #40	@ 0x28
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	58000c00 	.word	0x58000c00

08008690 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b0ba      	sub	sp, #232	@ 0xe8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80086ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80086be:	4013      	ands	r3, r2
 80086c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80086c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d11b      	bne.n	8008704 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80086cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086d0:	f003 0320 	and.w	r3, r3, #32
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d015      	beq.n	8008704 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80086d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086dc:	f003 0320 	and.w	r3, r3, #32
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d105      	bne.n	80086f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80086e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d009      	beq.n	8008704 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 83a5 	beq.w	8008e44 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	4798      	blx	r3
      }
      return;
 8008702:	e39f      	b.n	8008e44 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008708:	2b00      	cmp	r3, #0
 800870a:	f000 8129 	beq.w	8008960 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800870e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008712:	4b90      	ldr	r3, [pc, #576]	@ (8008954 <HAL_UART_IRQHandler+0x2c4>)
 8008714:	4013      	ands	r3, r2
 8008716:	2b00      	cmp	r3, #0
 8008718:	d106      	bne.n	8008728 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800871a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800871e:	4b8e      	ldr	r3, [pc, #568]	@ (8008958 <HAL_UART_IRQHandler+0x2c8>)
 8008720:	4013      	ands	r3, r2
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 811c 	beq.w	8008960 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	2b00      	cmp	r3, #0
 8008732:	d011      	beq.n	8008758 <HAL_UART_IRQHandler+0xc8>
 8008734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00b      	beq.n	8008758 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2201      	movs	r2, #1
 8008746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800874e:	f043 0201 	orr.w	r2, r3, #1
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800875c:	f003 0302 	and.w	r3, r3, #2
 8008760:	2b00      	cmp	r3, #0
 8008762:	d011      	beq.n	8008788 <HAL_UART_IRQHandler+0xf8>
 8008764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b00      	cmp	r3, #0
 800876e:	d00b      	beq.n	8008788 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2202      	movs	r2, #2
 8008776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800877e:	f043 0204 	orr.w	r2, r3, #4
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878c:	f003 0304 	and.w	r3, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	d011      	beq.n	80087b8 <HAL_UART_IRQHandler+0x128>
 8008794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2204      	movs	r2, #4
 80087a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ae:	f043 0202 	orr.w	r2, r3, #2
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087bc:	f003 0308 	and.w	r3, r3, #8
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d017      	beq.n	80087f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087c8:	f003 0320 	and.w	r3, r3, #32
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d105      	bne.n	80087dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80087d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80087d4:	4b5f      	ldr	r3, [pc, #380]	@ (8008954 <HAL_UART_IRQHandler+0x2c4>)
 80087d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00b      	beq.n	80087f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2208      	movs	r2, #8
 80087e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ea:	f043 0208 	orr.w	r2, r3, #8
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80087f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d012      	beq.n	8008826 <HAL_UART_IRQHandler+0x196>
 8008800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008804:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00c      	beq.n	8008826 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008814:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800881c:	f043 0220 	orr.w	r2, r3, #32
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 830b 	beq.w	8008e48 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008836:	f003 0320 	and.w	r3, r3, #32
 800883a:	2b00      	cmp	r3, #0
 800883c:	d013      	beq.n	8008866 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800883e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008842:	f003 0320 	and.w	r3, r3, #32
 8008846:	2b00      	cmp	r3, #0
 8008848:	d105      	bne.n	8008856 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800884a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800884e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d007      	beq.n	8008866 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800885a:	2b00      	cmp	r3, #0
 800885c:	d003      	beq.n	8008866 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800886c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800887a:	2b40      	cmp	r3, #64	@ 0x40
 800887c:	d005      	beq.n	800888a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800887e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008882:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008886:	2b00      	cmp	r3, #0
 8008888:	d058      	beq.n	800893c <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f001 fbda 	bl	800a044 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800889a:	2b40      	cmp	r3, #64	@ 0x40
 800889c:	d148      	bne.n	8008930 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	3308      	adds	r3, #8
 80088a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088ac:	e853 3f00 	ldrex	r3, [r3]
 80088b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3308      	adds	r3, #8
 80088c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80088ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80088ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80088d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80088da:	e841 2300 	strex	r3, r2, [r1]
 80088de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80088e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1d9      	bne.n	800889e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d017      	beq.n	8008924 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088fa:	4a18      	ldr	r2, [pc, #96]	@ (800895c <HAL_UART_IRQHandler+0x2cc>)
 80088fc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008904:	4618      	mov	r0, r3
 8008906:	f7fa ffdf 	bl	80038c8 <HAL_DMA_Abort_IT>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d01f      	beq.n	8008950 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800891e:	4610      	mov	r0, r2
 8008920:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008922:	e015      	b.n	8008950 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800892e:	e00f      	b.n	8008950 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800893a:	e009      	b.n	8008950 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800894e:	e27b      	b.n	8008e48 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008950:	bf00      	nop
    return;
 8008952:	e279      	b.n	8008e48 <HAL_UART_IRQHandler+0x7b8>
 8008954:	10000001 	.word	0x10000001
 8008958:	04000120 	.word	0x04000120
 800895c:	0800a111 	.word	0x0800a111

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008964:	2b01      	cmp	r3, #1
 8008966:	f040 8209 	bne.w	8008d7c <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800896a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800896e:	f003 0310 	and.w	r3, r3, #16
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 8202 	beq.w	8008d7c <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800897c:	f003 0310 	and.w	r3, r3, #16
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 81fb 	beq.w	8008d7c <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2210      	movs	r2, #16
 800898c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008998:	2b40      	cmp	r3, #64	@ 0x40
 800899a:	f040 8171 	bne.w	8008c80 <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4aa6      	ldr	r2, [pc, #664]	@ (8008c40 <HAL_UART_IRQHandler+0x5b0>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d068      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4aa3      	ldr	r2, [pc, #652]	@ (8008c44 <HAL_UART_IRQHandler+0x5b4>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d061      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4aa1      	ldr	r2, [pc, #644]	@ (8008c48 <HAL_UART_IRQHandler+0x5b8>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d05a      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a9e      	ldr	r2, [pc, #632]	@ (8008c4c <HAL_UART_IRQHandler+0x5bc>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d053      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a9c      	ldr	r2, [pc, #624]	@ (8008c50 <HAL_UART_IRQHandler+0x5c0>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d04c      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a99      	ldr	r2, [pc, #612]	@ (8008c54 <HAL_UART_IRQHandler+0x5c4>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d045      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a97      	ldr	r2, [pc, #604]	@ (8008c58 <HAL_UART_IRQHandler+0x5c8>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d03e      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a94      	ldr	r2, [pc, #592]	@ (8008c5c <HAL_UART_IRQHandler+0x5cc>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d037      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a92      	ldr	r2, [pc, #584]	@ (8008c60 <HAL_UART_IRQHandler+0x5d0>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d030      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a8f      	ldr	r2, [pc, #572]	@ (8008c64 <HAL_UART_IRQHandler+0x5d4>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d029      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a8d      	ldr	r2, [pc, #564]	@ (8008c68 <HAL_UART_IRQHandler+0x5d8>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d022      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a8a      	ldr	r2, [pc, #552]	@ (8008c6c <HAL_UART_IRQHandler+0x5dc>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d01b      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a88      	ldr	r2, [pc, #544]	@ (8008c70 <HAL_UART_IRQHandler+0x5e0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d014      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a85      	ldr	r2, [pc, #532]	@ (8008c74 <HAL_UART_IRQHandler+0x5e4>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d00d      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a83      	ldr	r2, [pc, #524]	@ (8008c78 <HAL_UART_IRQHandler+0x5e8>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d006      	beq.n	8008a7e <HAL_UART_IRQHandler+0x3ee>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a80      	ldr	r2, [pc, #512]	@ (8008c7c <HAL_UART_IRQHandler+0x5ec>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d106      	bne.n	8008a8c <HAL_UART_IRQHandler+0x3fc>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	e005      	b.n	8008a98 <HAL_UART_IRQHandler+0x408>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 80af 	beq.w	8008c04 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008aac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ab0:	429a      	cmp	r2, r3
 8008ab2:	f080 80a7 	bcs.w	8008c04 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008abc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008acc:	f000 8087 	beq.w	8008bde <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008adc:	e853 3f00 	ldrex	r3, [r3]
 8008ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ae4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	461a      	mov	r2, r3
 8008af6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008afa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008afe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1da      	bne.n	8008ad0 <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3308      	adds	r3, #8
 8008b20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b24:	e853 3f00 	ldrex	r3, [r3]
 8008b28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b2c:	f023 0301 	bic.w	r3, r3, #1
 8008b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3308      	adds	r3, #8
 8008b3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e1      	bne.n	8008b1a <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3308      	adds	r3, #8
 8008b5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3308      	adds	r3, #8
 8008b76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1e3      	bne.n	8008b56 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba4:	e853 3f00 	ldrex	r3, [r3]
 8008ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bac:	f023 0310 	bic.w	r3, r3, #16
 8008bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bc0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008bc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008bcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1e4      	bne.n	8008b9c <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fa fb57 	bl	800328c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2202      	movs	r2, #2
 8008be2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8008bf6:	b292      	uxth	r2, r2
 8008bf8:	1a8a      	subs	r2, r1, r2
 8008bfa:	b292      	uxth	r2, r2
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c02:	e123      	b.n	8008e4c <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	f040 811c 	bne.w	8008e4c <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c1a:	69db      	ldr	r3, [r3, #28]
 8008c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c20:	f040 8114 	bne.w	8008e4c <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2202      	movs	r2, #2
 8008c28:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008c30:	687a      	ldr	r2, [r7, #4]
 8008c32:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008c36:	4611      	mov	r1, r2
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	4798      	blx	r3
      return;
 8008c3c:	e106      	b.n	8008e4c <HAL_UART_IRQHandler+0x7bc>
 8008c3e:	bf00      	nop
 8008c40:	40020010 	.word	0x40020010
 8008c44:	40020028 	.word	0x40020028
 8008c48:	40020040 	.word	0x40020040
 8008c4c:	40020058 	.word	0x40020058
 8008c50:	40020070 	.word	0x40020070
 8008c54:	40020088 	.word	0x40020088
 8008c58:	400200a0 	.word	0x400200a0
 8008c5c:	400200b8 	.word	0x400200b8
 8008c60:	40020410 	.word	0x40020410
 8008c64:	40020428 	.word	0x40020428
 8008c68:	40020440 	.word	0x40020440
 8008c6c:	40020458 	.word	0x40020458
 8008c70:	40020470 	.word	0x40020470
 8008c74:	40020488 	.word	0x40020488
 8008c78:	400204a0 	.word	0x400204a0
 8008c7c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	1ad3      	subs	r3, r2, r3
 8008c90:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f000 80d7 	beq.w	8008e50 <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8008ca2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 80d2 	beq.w	8008e50 <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb4:	e853 3f00 	ldrex	r3, [r3]
 8008cb8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	461a      	mov	r2, r3
 8008cca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008cce:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cd0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cd6:	e841 2300 	strex	r3, r2, [r1]
 8008cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d1e4      	bne.n	8008cac <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	3308      	adds	r3, #8
 8008ce8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8008cf2:	6a3a      	ldr	r2, [r7, #32]
 8008cf4:	4b59      	ldr	r3, [pc, #356]	@ (8008e5c <HAL_UART_IRQHandler+0x7cc>)
 8008cf6:	4013      	ands	r3, r2
 8008cf8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	3308      	adds	r3, #8
 8008d02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d06:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d0e:	e841 2300 	strex	r3, r2, [r1]
 8008d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d1e3      	bne.n	8008ce2 <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2220      	movs	r2, #32
 8008d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2200      	movs	r2, #0
 8008d26:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	e853 3f00 	ldrex	r3, [r3]
 8008d3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f023 0310 	bic.w	r3, r3, #16
 8008d42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d50:	61fb      	str	r3, [r7, #28]
 8008d52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d54:	69b9      	ldr	r1, [r7, #24]
 8008d56:	69fa      	ldr	r2, [r7, #28]
 8008d58:	e841 2300 	strex	r3, r2, [r1]
 8008d5c:	617b      	str	r3, [r7, #20]
   return(result);
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1e4      	bne.n	8008d2e <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2202      	movs	r2, #2
 8008d68:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008d70:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008d74:	4611      	mov	r1, r2
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d7a:	e069      	b.n	8008e50 <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d010      	beq.n	8008daa <HAL_UART_IRQHandler+0x71a>
 8008d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00a      	beq.n	8008daa <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008d9c:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008da8:	e055      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d014      	beq.n	8008de0 <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d105      	bne.n	8008dce <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d008      	beq.n	8008de0 <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d03e      	beq.n	8008e54 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	4798      	blx	r3
    }
    return;
 8008dde:	e039      	b.n	8008e54 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d009      	beq.n	8008e00 <HAL_UART_IRQHandler+0x770>
 8008dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d003      	beq.n	8008e00 <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f001 fb3f 	bl	800a47c <UART_EndTransmit_IT>
    return;
 8008dfe:	e02a      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00b      	beq.n	8008e24 <HAL_UART_IRQHandler+0x794>
 8008e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e10:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d005      	beq.n	8008e24 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e22:	e018      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d012      	beq.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
 8008e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	da0e      	bge.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e42:	e008      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008e44:	bf00      	nop
 8008e46:	e006      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008e48:	bf00      	nop
 8008e4a:	e004      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008e4c:	bf00      	nop
 8008e4e:	e002      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008e50:	bf00      	nop
 8008e52:	e000      	b.n	8008e56 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008e54:	bf00      	nop
  }
}
 8008e56:	37e8      	adds	r7, #232	@ 0xe8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	effffffe 	.word	0xeffffffe

08008e60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e68:	bf00      	nop
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008e90:	bf00      	nop
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008eb8:	bf00      	nop
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008ecc:	bf00      	nop
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008ee0:	bf00      	nop
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	460b      	mov	r3, r1
 8008f0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f0c:	bf00      	nop
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a1a      	ldr	r2, [pc, #104]	@ (8008f8c <UART_InitCallbacksToDefault+0x74>)
 8008f24:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a19      	ldr	r2, [pc, #100]	@ (8008f90 <UART_InitCallbacksToDefault+0x78>)
 8008f2c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a18      	ldr	r2, [pc, #96]	@ (8008f94 <UART_InitCallbacksToDefault+0x7c>)
 8008f34:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a17      	ldr	r2, [pc, #92]	@ (8008f98 <UART_InitCallbacksToDefault+0x80>)
 8008f3c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a16      	ldr	r2, [pc, #88]	@ (8008f9c <UART_InitCallbacksToDefault+0x84>)
 8008f44:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4a15      	ldr	r2, [pc, #84]	@ (8008fa0 <UART_InitCallbacksToDefault+0x88>)
 8008f4c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	4a14      	ldr	r2, [pc, #80]	@ (8008fa4 <UART_InitCallbacksToDefault+0x8c>)
 8008f54:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4a13      	ldr	r2, [pc, #76]	@ (8008fa8 <UART_InitCallbacksToDefault+0x90>)
 8008f5c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a12      	ldr	r2, [pc, #72]	@ (8008fac <UART_InitCallbacksToDefault+0x94>)
 8008f64:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a11      	ldr	r2, [pc, #68]	@ (8008fb0 <UART_InitCallbacksToDefault+0x98>)
 8008f6c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a10      	ldr	r2, [pc, #64]	@ (8008fb4 <UART_InitCallbacksToDefault+0x9c>)
 8008f74:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8008fb8 <UART_InitCallbacksToDefault+0xa0>)
 8008f7c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr
 8008f8c:	08008e75 	.word	0x08008e75
 8008f90:	08008e61 	.word	0x08008e61
 8008f94:	08008e9d 	.word	0x08008e9d
 8008f98:	08008e89 	.word	0x08008e89
 8008f9c:	08008eb1 	.word	0x08008eb1
 8008fa0:	08008ec5 	.word	0x08008ec5
 8008fa4:	08008ed9 	.word	0x08008ed9
 8008fa8:	08008eed 	.word	0x08008eed
 8008fac:	0800af41 	.word	0x0800af41
 8008fb0:	0800af55 	.word	0x0800af55
 8008fb4:	0800af69 	.word	0x0800af69
 8008fb8:	08008f01 	.word	0x08008f01

08008fbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fc0:	b092      	sub	sp, #72	@ 0x48
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	695b      	ldr	r3, [r3, #20]
 8008fda:	431a      	orrs	r2, r3
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	69db      	ldr	r3, [r3, #28]
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	4bbe      	ldr	r3, [pc, #760]	@ (80092e4 <UART_SetConfig+0x328>)
 8008fec:	4013      	ands	r3, r2
 8008fee:	697a      	ldr	r2, [r7, #20]
 8008ff0:	6812      	ldr	r2, [r2, #0]
 8008ff2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ff4:	430b      	orrs	r3, r1
 8008ff6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	68da      	ldr	r2, [r3, #12]
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	430a      	orrs	r2, r1
 800900c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4ab3      	ldr	r2, [pc, #716]	@ (80092e8 <UART_SetConfig+0x32c>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d004      	beq.n	8009028 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	6a1b      	ldr	r3, [r3, #32]
 8009022:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009024:	4313      	orrs	r3, r2
 8009026:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	4baf      	ldr	r3, [pc, #700]	@ (80092ec <UART_SetConfig+0x330>)
 8009030:	4013      	ands	r3, r2
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	6812      	ldr	r2, [r2, #0]
 8009036:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009038:	430b      	orrs	r3, r1
 800903a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009042:	f023 010f 	bic.w	r1, r3, #15
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	430a      	orrs	r2, r1
 8009050:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4aa6      	ldr	r2, [pc, #664]	@ (80092f0 <UART_SetConfig+0x334>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d177      	bne.n	800914c <UART_SetConfig+0x190>
 800905c:	4ba5      	ldr	r3, [pc, #660]	@ (80092f4 <UART_SetConfig+0x338>)
 800905e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009060:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009064:	2b28      	cmp	r3, #40	@ 0x28
 8009066:	d86d      	bhi.n	8009144 <UART_SetConfig+0x188>
 8009068:	a201      	add	r2, pc, #4	@ (adr r2, 8009070 <UART_SetConfig+0xb4>)
 800906a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800906e:	bf00      	nop
 8009070:	08009115 	.word	0x08009115
 8009074:	08009145 	.word	0x08009145
 8009078:	08009145 	.word	0x08009145
 800907c:	08009145 	.word	0x08009145
 8009080:	08009145 	.word	0x08009145
 8009084:	08009145 	.word	0x08009145
 8009088:	08009145 	.word	0x08009145
 800908c:	08009145 	.word	0x08009145
 8009090:	0800911d 	.word	0x0800911d
 8009094:	08009145 	.word	0x08009145
 8009098:	08009145 	.word	0x08009145
 800909c:	08009145 	.word	0x08009145
 80090a0:	08009145 	.word	0x08009145
 80090a4:	08009145 	.word	0x08009145
 80090a8:	08009145 	.word	0x08009145
 80090ac:	08009145 	.word	0x08009145
 80090b0:	08009125 	.word	0x08009125
 80090b4:	08009145 	.word	0x08009145
 80090b8:	08009145 	.word	0x08009145
 80090bc:	08009145 	.word	0x08009145
 80090c0:	08009145 	.word	0x08009145
 80090c4:	08009145 	.word	0x08009145
 80090c8:	08009145 	.word	0x08009145
 80090cc:	08009145 	.word	0x08009145
 80090d0:	0800912d 	.word	0x0800912d
 80090d4:	08009145 	.word	0x08009145
 80090d8:	08009145 	.word	0x08009145
 80090dc:	08009145 	.word	0x08009145
 80090e0:	08009145 	.word	0x08009145
 80090e4:	08009145 	.word	0x08009145
 80090e8:	08009145 	.word	0x08009145
 80090ec:	08009145 	.word	0x08009145
 80090f0:	08009135 	.word	0x08009135
 80090f4:	08009145 	.word	0x08009145
 80090f8:	08009145 	.word	0x08009145
 80090fc:	08009145 	.word	0x08009145
 8009100:	08009145 	.word	0x08009145
 8009104:	08009145 	.word	0x08009145
 8009108:	08009145 	.word	0x08009145
 800910c:	08009145 	.word	0x08009145
 8009110:	0800913d 	.word	0x0800913d
 8009114:	2301      	movs	r3, #1
 8009116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911a:	e222      	b.n	8009562 <UART_SetConfig+0x5a6>
 800911c:	2304      	movs	r3, #4
 800911e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009122:	e21e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009124:	2308      	movs	r3, #8
 8009126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912a:	e21a      	b.n	8009562 <UART_SetConfig+0x5a6>
 800912c:	2310      	movs	r3, #16
 800912e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009132:	e216      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009134:	2320      	movs	r3, #32
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e212      	b.n	8009562 <UART_SetConfig+0x5a6>
 800913c:	2340      	movs	r3, #64	@ 0x40
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e20e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009144:	2380      	movs	r3, #128	@ 0x80
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e20a      	b.n	8009562 <UART_SetConfig+0x5a6>
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a69      	ldr	r2, [pc, #420]	@ (80092f8 <UART_SetConfig+0x33c>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d130      	bne.n	80091b8 <UART_SetConfig+0x1fc>
 8009156:	4b67      	ldr	r3, [pc, #412]	@ (80092f4 <UART_SetConfig+0x338>)
 8009158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800915a:	f003 0307 	and.w	r3, r3, #7
 800915e:	2b05      	cmp	r3, #5
 8009160:	d826      	bhi.n	80091b0 <UART_SetConfig+0x1f4>
 8009162:	a201      	add	r2, pc, #4	@ (adr r2, 8009168 <UART_SetConfig+0x1ac>)
 8009164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009168:	08009181 	.word	0x08009181
 800916c:	08009189 	.word	0x08009189
 8009170:	08009191 	.word	0x08009191
 8009174:	08009199 	.word	0x08009199
 8009178:	080091a1 	.word	0x080091a1
 800917c:	080091a9 	.word	0x080091a9
 8009180:	2300      	movs	r3, #0
 8009182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009186:	e1ec      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009188:	2304      	movs	r3, #4
 800918a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800918e:	e1e8      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009190:	2308      	movs	r3, #8
 8009192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009196:	e1e4      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009198:	2310      	movs	r3, #16
 800919a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919e:	e1e0      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091a0:	2320      	movs	r3, #32
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e1dc      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091a8:	2340      	movs	r3, #64	@ 0x40
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e1d8      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091b0:	2380      	movs	r3, #128	@ 0x80
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e1d4      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	4a4f      	ldr	r2, [pc, #316]	@ (80092fc <UART_SetConfig+0x340>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d130      	bne.n	8009224 <UART_SetConfig+0x268>
 80091c2:	4b4c      	ldr	r3, [pc, #304]	@ (80092f4 <UART_SetConfig+0x338>)
 80091c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091c6:	f003 0307 	and.w	r3, r3, #7
 80091ca:	2b05      	cmp	r3, #5
 80091cc:	d826      	bhi.n	800921c <UART_SetConfig+0x260>
 80091ce:	a201      	add	r2, pc, #4	@ (adr r2, 80091d4 <UART_SetConfig+0x218>)
 80091d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d4:	080091ed 	.word	0x080091ed
 80091d8:	080091f5 	.word	0x080091f5
 80091dc:	080091fd 	.word	0x080091fd
 80091e0:	08009205 	.word	0x08009205
 80091e4:	0800920d 	.word	0x0800920d
 80091e8:	08009215 	.word	0x08009215
 80091ec:	2300      	movs	r3, #0
 80091ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f2:	e1b6      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091f4:	2304      	movs	r3, #4
 80091f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fa:	e1b2      	b.n	8009562 <UART_SetConfig+0x5a6>
 80091fc:	2308      	movs	r3, #8
 80091fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009202:	e1ae      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009204:	2310      	movs	r3, #16
 8009206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800920a:	e1aa      	b.n	8009562 <UART_SetConfig+0x5a6>
 800920c:	2320      	movs	r3, #32
 800920e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009212:	e1a6      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009214:	2340      	movs	r3, #64	@ 0x40
 8009216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921a:	e1a2      	b.n	8009562 <UART_SetConfig+0x5a6>
 800921c:	2380      	movs	r3, #128	@ 0x80
 800921e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009222:	e19e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a35      	ldr	r2, [pc, #212]	@ (8009300 <UART_SetConfig+0x344>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d130      	bne.n	8009290 <UART_SetConfig+0x2d4>
 800922e:	4b31      	ldr	r3, [pc, #196]	@ (80092f4 <UART_SetConfig+0x338>)
 8009230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009232:	f003 0307 	and.w	r3, r3, #7
 8009236:	2b05      	cmp	r3, #5
 8009238:	d826      	bhi.n	8009288 <UART_SetConfig+0x2cc>
 800923a:	a201      	add	r2, pc, #4	@ (adr r2, 8009240 <UART_SetConfig+0x284>)
 800923c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009240:	08009259 	.word	0x08009259
 8009244:	08009261 	.word	0x08009261
 8009248:	08009269 	.word	0x08009269
 800924c:	08009271 	.word	0x08009271
 8009250:	08009279 	.word	0x08009279
 8009254:	08009281 	.word	0x08009281
 8009258:	2300      	movs	r3, #0
 800925a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800925e:	e180      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009260:	2304      	movs	r3, #4
 8009262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009266:	e17c      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009268:	2308      	movs	r3, #8
 800926a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926e:	e178      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009270:	2310      	movs	r3, #16
 8009272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009276:	e174      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009278:	2320      	movs	r3, #32
 800927a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927e:	e170      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009280:	2340      	movs	r3, #64	@ 0x40
 8009282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009286:	e16c      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009288:	2380      	movs	r3, #128	@ 0x80
 800928a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800928e:	e168      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a1b      	ldr	r2, [pc, #108]	@ (8009304 <UART_SetConfig+0x348>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d142      	bne.n	8009320 <UART_SetConfig+0x364>
 800929a:	4b16      	ldr	r3, [pc, #88]	@ (80092f4 <UART_SetConfig+0x338>)
 800929c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800929e:	f003 0307 	and.w	r3, r3, #7
 80092a2:	2b05      	cmp	r3, #5
 80092a4:	d838      	bhi.n	8009318 <UART_SetConfig+0x35c>
 80092a6:	a201      	add	r2, pc, #4	@ (adr r2, 80092ac <UART_SetConfig+0x2f0>)
 80092a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ac:	080092c5 	.word	0x080092c5
 80092b0:	080092cd 	.word	0x080092cd
 80092b4:	080092d5 	.word	0x080092d5
 80092b8:	080092dd 	.word	0x080092dd
 80092bc:	08009309 	.word	0x08009309
 80092c0:	08009311 	.word	0x08009311
 80092c4:	2300      	movs	r3, #0
 80092c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ca:	e14a      	b.n	8009562 <UART_SetConfig+0x5a6>
 80092cc:	2304      	movs	r3, #4
 80092ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d2:	e146      	b.n	8009562 <UART_SetConfig+0x5a6>
 80092d4:	2308      	movs	r3, #8
 80092d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092da:	e142      	b.n	8009562 <UART_SetConfig+0x5a6>
 80092dc:	2310      	movs	r3, #16
 80092de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e2:	e13e      	b.n	8009562 <UART_SetConfig+0x5a6>
 80092e4:	cfff69f3 	.word	0xcfff69f3
 80092e8:	58000c00 	.word	0x58000c00
 80092ec:	11fff4ff 	.word	0x11fff4ff
 80092f0:	40011000 	.word	0x40011000
 80092f4:	58024400 	.word	0x58024400
 80092f8:	40004400 	.word	0x40004400
 80092fc:	40004800 	.word	0x40004800
 8009300:	40004c00 	.word	0x40004c00
 8009304:	40005000 	.word	0x40005000
 8009308:	2320      	movs	r3, #32
 800930a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800930e:	e128      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009310:	2340      	movs	r3, #64	@ 0x40
 8009312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009316:	e124      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009318:	2380      	movs	r3, #128	@ 0x80
 800931a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800931e:	e120      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4acb      	ldr	r2, [pc, #812]	@ (8009654 <UART_SetConfig+0x698>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d176      	bne.n	8009418 <UART_SetConfig+0x45c>
 800932a:	4bcb      	ldr	r3, [pc, #812]	@ (8009658 <UART_SetConfig+0x69c>)
 800932c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800932e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009332:	2b28      	cmp	r3, #40	@ 0x28
 8009334:	d86c      	bhi.n	8009410 <UART_SetConfig+0x454>
 8009336:	a201      	add	r2, pc, #4	@ (adr r2, 800933c <UART_SetConfig+0x380>)
 8009338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800933c:	080093e1 	.word	0x080093e1
 8009340:	08009411 	.word	0x08009411
 8009344:	08009411 	.word	0x08009411
 8009348:	08009411 	.word	0x08009411
 800934c:	08009411 	.word	0x08009411
 8009350:	08009411 	.word	0x08009411
 8009354:	08009411 	.word	0x08009411
 8009358:	08009411 	.word	0x08009411
 800935c:	080093e9 	.word	0x080093e9
 8009360:	08009411 	.word	0x08009411
 8009364:	08009411 	.word	0x08009411
 8009368:	08009411 	.word	0x08009411
 800936c:	08009411 	.word	0x08009411
 8009370:	08009411 	.word	0x08009411
 8009374:	08009411 	.word	0x08009411
 8009378:	08009411 	.word	0x08009411
 800937c:	080093f1 	.word	0x080093f1
 8009380:	08009411 	.word	0x08009411
 8009384:	08009411 	.word	0x08009411
 8009388:	08009411 	.word	0x08009411
 800938c:	08009411 	.word	0x08009411
 8009390:	08009411 	.word	0x08009411
 8009394:	08009411 	.word	0x08009411
 8009398:	08009411 	.word	0x08009411
 800939c:	080093f9 	.word	0x080093f9
 80093a0:	08009411 	.word	0x08009411
 80093a4:	08009411 	.word	0x08009411
 80093a8:	08009411 	.word	0x08009411
 80093ac:	08009411 	.word	0x08009411
 80093b0:	08009411 	.word	0x08009411
 80093b4:	08009411 	.word	0x08009411
 80093b8:	08009411 	.word	0x08009411
 80093bc:	08009401 	.word	0x08009401
 80093c0:	08009411 	.word	0x08009411
 80093c4:	08009411 	.word	0x08009411
 80093c8:	08009411 	.word	0x08009411
 80093cc:	08009411 	.word	0x08009411
 80093d0:	08009411 	.word	0x08009411
 80093d4:	08009411 	.word	0x08009411
 80093d8:	08009411 	.word	0x08009411
 80093dc:	08009409 	.word	0x08009409
 80093e0:	2301      	movs	r3, #1
 80093e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e6:	e0bc      	b.n	8009562 <UART_SetConfig+0x5a6>
 80093e8:	2304      	movs	r3, #4
 80093ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ee:	e0b8      	b.n	8009562 <UART_SetConfig+0x5a6>
 80093f0:	2308      	movs	r3, #8
 80093f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f6:	e0b4      	b.n	8009562 <UART_SetConfig+0x5a6>
 80093f8:	2310      	movs	r3, #16
 80093fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fe:	e0b0      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009400:	2320      	movs	r3, #32
 8009402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009406:	e0ac      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009408:	2340      	movs	r3, #64	@ 0x40
 800940a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940e:	e0a8      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009410:	2380      	movs	r3, #128	@ 0x80
 8009412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009416:	e0a4      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	4a8f      	ldr	r2, [pc, #572]	@ (800965c <UART_SetConfig+0x6a0>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d130      	bne.n	8009484 <UART_SetConfig+0x4c8>
 8009422:	4b8d      	ldr	r3, [pc, #564]	@ (8009658 <UART_SetConfig+0x69c>)
 8009424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009426:	f003 0307 	and.w	r3, r3, #7
 800942a:	2b05      	cmp	r3, #5
 800942c:	d826      	bhi.n	800947c <UART_SetConfig+0x4c0>
 800942e:	a201      	add	r2, pc, #4	@ (adr r2, 8009434 <UART_SetConfig+0x478>)
 8009430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009434:	0800944d 	.word	0x0800944d
 8009438:	08009455 	.word	0x08009455
 800943c:	0800945d 	.word	0x0800945d
 8009440:	08009465 	.word	0x08009465
 8009444:	0800946d 	.word	0x0800946d
 8009448:	08009475 	.word	0x08009475
 800944c:	2300      	movs	r3, #0
 800944e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009452:	e086      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009454:	2304      	movs	r3, #4
 8009456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800945a:	e082      	b.n	8009562 <UART_SetConfig+0x5a6>
 800945c:	2308      	movs	r3, #8
 800945e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009462:	e07e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009464:	2310      	movs	r3, #16
 8009466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946a:	e07a      	b.n	8009562 <UART_SetConfig+0x5a6>
 800946c:	2320      	movs	r3, #32
 800946e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009472:	e076      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009474:	2340      	movs	r3, #64	@ 0x40
 8009476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800947a:	e072      	b.n	8009562 <UART_SetConfig+0x5a6>
 800947c:	2380      	movs	r3, #128	@ 0x80
 800947e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009482:	e06e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a75      	ldr	r2, [pc, #468]	@ (8009660 <UART_SetConfig+0x6a4>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d130      	bne.n	80094f0 <UART_SetConfig+0x534>
 800948e:	4b72      	ldr	r3, [pc, #456]	@ (8009658 <UART_SetConfig+0x69c>)
 8009490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009492:	f003 0307 	and.w	r3, r3, #7
 8009496:	2b05      	cmp	r3, #5
 8009498:	d826      	bhi.n	80094e8 <UART_SetConfig+0x52c>
 800949a:	a201      	add	r2, pc, #4	@ (adr r2, 80094a0 <UART_SetConfig+0x4e4>)
 800949c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a0:	080094b9 	.word	0x080094b9
 80094a4:	080094c1 	.word	0x080094c1
 80094a8:	080094c9 	.word	0x080094c9
 80094ac:	080094d1 	.word	0x080094d1
 80094b0:	080094d9 	.word	0x080094d9
 80094b4:	080094e1 	.word	0x080094e1
 80094b8:	2300      	movs	r3, #0
 80094ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094be:	e050      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094c0:	2304      	movs	r3, #4
 80094c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094c6:	e04c      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094c8:	2308      	movs	r3, #8
 80094ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ce:	e048      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094d0:	2310      	movs	r3, #16
 80094d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094d6:	e044      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094d8:	2320      	movs	r3, #32
 80094da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094de:	e040      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094e0:	2340      	movs	r3, #64	@ 0x40
 80094e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094e6:	e03c      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094e8:	2380      	movs	r3, #128	@ 0x80
 80094ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ee:	e038      	b.n	8009562 <UART_SetConfig+0x5a6>
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a5b      	ldr	r2, [pc, #364]	@ (8009664 <UART_SetConfig+0x6a8>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d130      	bne.n	800955c <UART_SetConfig+0x5a0>
 80094fa:	4b57      	ldr	r3, [pc, #348]	@ (8009658 <UART_SetConfig+0x69c>)
 80094fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094fe:	f003 0307 	and.w	r3, r3, #7
 8009502:	2b05      	cmp	r3, #5
 8009504:	d826      	bhi.n	8009554 <UART_SetConfig+0x598>
 8009506:	a201      	add	r2, pc, #4	@ (adr r2, 800950c <UART_SetConfig+0x550>)
 8009508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950c:	08009525 	.word	0x08009525
 8009510:	0800952d 	.word	0x0800952d
 8009514:	08009535 	.word	0x08009535
 8009518:	0800953d 	.word	0x0800953d
 800951c:	08009545 	.word	0x08009545
 8009520:	0800954d 	.word	0x0800954d
 8009524:	2302      	movs	r3, #2
 8009526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800952a:	e01a      	b.n	8009562 <UART_SetConfig+0x5a6>
 800952c:	2304      	movs	r3, #4
 800952e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009532:	e016      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009534:	2308      	movs	r3, #8
 8009536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953a:	e012      	b.n	8009562 <UART_SetConfig+0x5a6>
 800953c:	2310      	movs	r3, #16
 800953e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009542:	e00e      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009544:	2320      	movs	r3, #32
 8009546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954a:	e00a      	b.n	8009562 <UART_SetConfig+0x5a6>
 800954c:	2340      	movs	r3, #64	@ 0x40
 800954e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009552:	e006      	b.n	8009562 <UART_SetConfig+0x5a6>
 8009554:	2380      	movs	r3, #128	@ 0x80
 8009556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800955a:	e002      	b.n	8009562 <UART_SetConfig+0x5a6>
 800955c:	2380      	movs	r3, #128	@ 0x80
 800955e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4a3f      	ldr	r2, [pc, #252]	@ (8009664 <UART_SetConfig+0x6a8>)
 8009568:	4293      	cmp	r3, r2
 800956a:	f040 80f8 	bne.w	800975e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800956e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009572:	2b20      	cmp	r3, #32
 8009574:	dc46      	bgt.n	8009604 <UART_SetConfig+0x648>
 8009576:	2b02      	cmp	r3, #2
 8009578:	f2c0 8082 	blt.w	8009680 <UART_SetConfig+0x6c4>
 800957c:	3b02      	subs	r3, #2
 800957e:	2b1e      	cmp	r3, #30
 8009580:	d87e      	bhi.n	8009680 <UART_SetConfig+0x6c4>
 8009582:	a201      	add	r2, pc, #4	@ (adr r2, 8009588 <UART_SetConfig+0x5cc>)
 8009584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009588:	0800960b 	.word	0x0800960b
 800958c:	08009681 	.word	0x08009681
 8009590:	08009613 	.word	0x08009613
 8009594:	08009681 	.word	0x08009681
 8009598:	08009681 	.word	0x08009681
 800959c:	08009681 	.word	0x08009681
 80095a0:	08009623 	.word	0x08009623
 80095a4:	08009681 	.word	0x08009681
 80095a8:	08009681 	.word	0x08009681
 80095ac:	08009681 	.word	0x08009681
 80095b0:	08009681 	.word	0x08009681
 80095b4:	08009681 	.word	0x08009681
 80095b8:	08009681 	.word	0x08009681
 80095bc:	08009681 	.word	0x08009681
 80095c0:	08009633 	.word	0x08009633
 80095c4:	08009681 	.word	0x08009681
 80095c8:	08009681 	.word	0x08009681
 80095cc:	08009681 	.word	0x08009681
 80095d0:	08009681 	.word	0x08009681
 80095d4:	08009681 	.word	0x08009681
 80095d8:	08009681 	.word	0x08009681
 80095dc:	08009681 	.word	0x08009681
 80095e0:	08009681 	.word	0x08009681
 80095e4:	08009681 	.word	0x08009681
 80095e8:	08009681 	.word	0x08009681
 80095ec:	08009681 	.word	0x08009681
 80095f0:	08009681 	.word	0x08009681
 80095f4:	08009681 	.word	0x08009681
 80095f8:	08009681 	.word	0x08009681
 80095fc:	08009681 	.word	0x08009681
 8009600:	08009673 	.word	0x08009673
 8009604:	2b40      	cmp	r3, #64	@ 0x40
 8009606:	d037      	beq.n	8009678 <UART_SetConfig+0x6bc>
 8009608:	e03a      	b.n	8009680 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800960a:	f7fc ffd9 	bl	80065c0 <HAL_RCCEx_GetD3PCLK1Freq>
 800960e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009610:	e03c      	b.n	800968c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009616:	4618      	mov	r0, r3
 8009618:	f7fc ffe8 	bl	80065ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800961c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009620:	e034      	b.n	800968c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009622:	f107 0318 	add.w	r3, r7, #24
 8009626:	4618      	mov	r0, r3
 8009628:	f7fd f934 	bl	8006894 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009630:	e02c      	b.n	800968c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009632:	4b09      	ldr	r3, [pc, #36]	@ (8009658 <UART_SetConfig+0x69c>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f003 0320 	and.w	r3, r3, #32
 800963a:	2b00      	cmp	r3, #0
 800963c:	d016      	beq.n	800966c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800963e:	4b06      	ldr	r3, [pc, #24]	@ (8009658 <UART_SetConfig+0x69c>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	08db      	lsrs	r3, r3, #3
 8009644:	f003 0303 	and.w	r3, r3, #3
 8009648:	4a07      	ldr	r2, [pc, #28]	@ (8009668 <UART_SetConfig+0x6ac>)
 800964a:	fa22 f303 	lsr.w	r3, r2, r3
 800964e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009650:	e01c      	b.n	800968c <UART_SetConfig+0x6d0>
 8009652:	bf00      	nop
 8009654:	40011400 	.word	0x40011400
 8009658:	58024400 	.word	0x58024400
 800965c:	40007800 	.word	0x40007800
 8009660:	40007c00 	.word	0x40007c00
 8009664:	58000c00 	.word	0x58000c00
 8009668:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800966c:	4b9d      	ldr	r3, [pc, #628]	@ (80098e4 <UART_SetConfig+0x928>)
 800966e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009670:	e00c      	b.n	800968c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009672:	4b9d      	ldr	r3, [pc, #628]	@ (80098e8 <UART_SetConfig+0x92c>)
 8009674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009676:	e009      	b.n	800968c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009678:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800967c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967e:	e005      	b.n	800968c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009680:	2300      	movs	r3, #0
 8009682:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009684:	2301      	movs	r3, #1
 8009686:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800968a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800968c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 81de 	beq.w	8009a50 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009698:	4a94      	ldr	r2, [pc, #592]	@ (80098ec <UART_SetConfig+0x930>)
 800969a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800969e:	461a      	mov	r2, r3
 80096a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80096a6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	685a      	ldr	r2, [r3, #4]
 80096ac:	4613      	mov	r3, r2
 80096ae:	005b      	lsls	r3, r3, #1
 80096b0:	4413      	add	r3, r2
 80096b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d305      	bcc.n	80096c4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d903      	bls.n	80096cc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80096c4:	2301      	movs	r3, #1
 80096c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80096ca:	e1c1      	b.n	8009a50 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ce:	2200      	movs	r2, #0
 80096d0:	60bb      	str	r3, [r7, #8]
 80096d2:	60fa      	str	r2, [r7, #12]
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d8:	4a84      	ldr	r2, [pc, #528]	@ (80098ec <UART_SetConfig+0x930>)
 80096da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096de:	b29b      	uxth	r3, r3
 80096e0:	2200      	movs	r2, #0
 80096e2:	603b      	str	r3, [r7, #0]
 80096e4:	607a      	str	r2, [r7, #4]
 80096e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80096ee:	f7f7 f81b 	bl	8000728 <__aeabi_uldivmod>
 80096f2:	4602      	mov	r2, r0
 80096f4:	460b      	mov	r3, r1
 80096f6:	4610      	mov	r0, r2
 80096f8:	4619      	mov	r1, r3
 80096fa:	f04f 0200 	mov.w	r2, #0
 80096fe:	f04f 0300 	mov.w	r3, #0
 8009702:	020b      	lsls	r3, r1, #8
 8009704:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009708:	0202      	lsls	r2, r0, #8
 800970a:	6979      	ldr	r1, [r7, #20]
 800970c:	6849      	ldr	r1, [r1, #4]
 800970e:	0849      	lsrs	r1, r1, #1
 8009710:	2000      	movs	r0, #0
 8009712:	460c      	mov	r4, r1
 8009714:	4605      	mov	r5, r0
 8009716:	eb12 0804 	adds.w	r8, r2, r4
 800971a:	eb43 0905 	adc.w	r9, r3, r5
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	469a      	mov	sl, r3
 8009726:	4693      	mov	fp, r2
 8009728:	4652      	mov	r2, sl
 800972a:	465b      	mov	r3, fp
 800972c:	4640      	mov	r0, r8
 800972e:	4649      	mov	r1, r9
 8009730:	f7f6 fffa 	bl	8000728 <__aeabi_uldivmod>
 8009734:	4602      	mov	r2, r0
 8009736:	460b      	mov	r3, r1
 8009738:	4613      	mov	r3, r2
 800973a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800973c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009742:	d308      	bcc.n	8009756 <UART_SetConfig+0x79a>
 8009744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800974a:	d204      	bcs.n	8009756 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009752:	60da      	str	r2, [r3, #12]
 8009754:	e17c      	b.n	8009a50 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800975c:	e178      	b.n	8009a50 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	69db      	ldr	r3, [r3, #28]
 8009762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009766:	f040 80c5 	bne.w	80098f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800976a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800976e:	2b20      	cmp	r3, #32
 8009770:	dc48      	bgt.n	8009804 <UART_SetConfig+0x848>
 8009772:	2b00      	cmp	r3, #0
 8009774:	db7b      	blt.n	800986e <UART_SetConfig+0x8b2>
 8009776:	2b20      	cmp	r3, #32
 8009778:	d879      	bhi.n	800986e <UART_SetConfig+0x8b2>
 800977a:	a201      	add	r2, pc, #4	@ (adr r2, 8009780 <UART_SetConfig+0x7c4>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	0800980b 	.word	0x0800980b
 8009784:	08009813 	.word	0x08009813
 8009788:	0800986f 	.word	0x0800986f
 800978c:	0800986f 	.word	0x0800986f
 8009790:	0800981b 	.word	0x0800981b
 8009794:	0800986f 	.word	0x0800986f
 8009798:	0800986f 	.word	0x0800986f
 800979c:	0800986f 	.word	0x0800986f
 80097a0:	0800982b 	.word	0x0800982b
 80097a4:	0800986f 	.word	0x0800986f
 80097a8:	0800986f 	.word	0x0800986f
 80097ac:	0800986f 	.word	0x0800986f
 80097b0:	0800986f 	.word	0x0800986f
 80097b4:	0800986f 	.word	0x0800986f
 80097b8:	0800986f 	.word	0x0800986f
 80097bc:	0800986f 	.word	0x0800986f
 80097c0:	0800983b 	.word	0x0800983b
 80097c4:	0800986f 	.word	0x0800986f
 80097c8:	0800986f 	.word	0x0800986f
 80097cc:	0800986f 	.word	0x0800986f
 80097d0:	0800986f 	.word	0x0800986f
 80097d4:	0800986f 	.word	0x0800986f
 80097d8:	0800986f 	.word	0x0800986f
 80097dc:	0800986f 	.word	0x0800986f
 80097e0:	0800986f 	.word	0x0800986f
 80097e4:	0800986f 	.word	0x0800986f
 80097e8:	0800986f 	.word	0x0800986f
 80097ec:	0800986f 	.word	0x0800986f
 80097f0:	0800986f 	.word	0x0800986f
 80097f4:	0800986f 	.word	0x0800986f
 80097f8:	0800986f 	.word	0x0800986f
 80097fc:	0800986f 	.word	0x0800986f
 8009800:	08009861 	.word	0x08009861
 8009804:	2b40      	cmp	r3, #64	@ 0x40
 8009806:	d02e      	beq.n	8009866 <UART_SetConfig+0x8aa>
 8009808:	e031      	b.n	800986e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800980a:	f7fb fc61 	bl	80050d0 <HAL_RCC_GetPCLK1Freq>
 800980e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009810:	e033      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009812:	f7fb fc73 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 8009816:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009818:	e02f      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800981a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800981e:	4618      	mov	r0, r3
 8009820:	f7fc fee4 	bl	80065ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009828:	e027      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800982a:	f107 0318 	add.w	r3, r7, #24
 800982e:	4618      	mov	r0, r3
 8009830:	f7fd f830 	bl	8006894 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009838:	e01f      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800983a:	4b2d      	ldr	r3, [pc, #180]	@ (80098f0 <UART_SetConfig+0x934>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b00      	cmp	r3, #0
 8009844:	d009      	beq.n	800985a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009846:	4b2a      	ldr	r3, [pc, #168]	@ (80098f0 <UART_SetConfig+0x934>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	08db      	lsrs	r3, r3, #3
 800984c:	f003 0303 	and.w	r3, r3, #3
 8009850:	4a24      	ldr	r2, [pc, #144]	@ (80098e4 <UART_SetConfig+0x928>)
 8009852:	fa22 f303 	lsr.w	r3, r2, r3
 8009856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009858:	e00f      	b.n	800987a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800985a:	4b22      	ldr	r3, [pc, #136]	@ (80098e4 <UART_SetConfig+0x928>)
 800985c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800985e:	e00c      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009860:	4b21      	ldr	r3, [pc, #132]	@ (80098e8 <UART_SetConfig+0x92c>)
 8009862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009864:	e009      	b.n	800987a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800986a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800986c:	e005      	b.n	800987a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800986e:	2300      	movs	r3, #0
 8009870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009872:	2301      	movs	r3, #1
 8009874:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009878:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800987a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800987c:	2b00      	cmp	r3, #0
 800987e:	f000 80e7 	beq.w	8009a50 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009886:	4a19      	ldr	r2, [pc, #100]	@ (80098ec <UART_SetConfig+0x930>)
 8009888:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800988c:	461a      	mov	r2, r3
 800988e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009890:	fbb3 f3f2 	udiv	r3, r3, r2
 8009894:	005a      	lsls	r2, r3, #1
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	085b      	lsrs	r3, r3, #1
 800989c:	441a      	add	r2, r3
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	685b      	ldr	r3, [r3, #4]
 80098a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80098a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098aa:	2b0f      	cmp	r3, #15
 80098ac:	d916      	bls.n	80098dc <UART_SetConfig+0x920>
 80098ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098b4:	d212      	bcs.n	80098dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	f023 030f 	bic.w	r3, r3, #15
 80098be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c2:	085b      	lsrs	r3, r3, #1
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	f003 0307 	and.w	r3, r3, #7
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80098ce:	4313      	orrs	r3, r2
 80098d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80098d8:	60da      	str	r2, [r3, #12]
 80098da:	e0b9      	b.n	8009a50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80098e2:	e0b5      	b.n	8009a50 <UART_SetConfig+0xa94>
 80098e4:	03d09000 	.word	0x03d09000
 80098e8:	003d0900 	.word	0x003d0900
 80098ec:	08012660 	.word	0x08012660
 80098f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80098f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80098f8:	2b20      	cmp	r3, #32
 80098fa:	dc49      	bgt.n	8009990 <UART_SetConfig+0x9d4>
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	db7c      	blt.n	80099fa <UART_SetConfig+0xa3e>
 8009900:	2b20      	cmp	r3, #32
 8009902:	d87a      	bhi.n	80099fa <UART_SetConfig+0xa3e>
 8009904:	a201      	add	r2, pc, #4	@ (adr r2, 800990c <UART_SetConfig+0x950>)
 8009906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990a:	bf00      	nop
 800990c:	08009997 	.word	0x08009997
 8009910:	0800999f 	.word	0x0800999f
 8009914:	080099fb 	.word	0x080099fb
 8009918:	080099fb 	.word	0x080099fb
 800991c:	080099a7 	.word	0x080099a7
 8009920:	080099fb 	.word	0x080099fb
 8009924:	080099fb 	.word	0x080099fb
 8009928:	080099fb 	.word	0x080099fb
 800992c:	080099b7 	.word	0x080099b7
 8009930:	080099fb 	.word	0x080099fb
 8009934:	080099fb 	.word	0x080099fb
 8009938:	080099fb 	.word	0x080099fb
 800993c:	080099fb 	.word	0x080099fb
 8009940:	080099fb 	.word	0x080099fb
 8009944:	080099fb 	.word	0x080099fb
 8009948:	080099fb 	.word	0x080099fb
 800994c:	080099c7 	.word	0x080099c7
 8009950:	080099fb 	.word	0x080099fb
 8009954:	080099fb 	.word	0x080099fb
 8009958:	080099fb 	.word	0x080099fb
 800995c:	080099fb 	.word	0x080099fb
 8009960:	080099fb 	.word	0x080099fb
 8009964:	080099fb 	.word	0x080099fb
 8009968:	080099fb 	.word	0x080099fb
 800996c:	080099fb 	.word	0x080099fb
 8009970:	080099fb 	.word	0x080099fb
 8009974:	080099fb 	.word	0x080099fb
 8009978:	080099fb 	.word	0x080099fb
 800997c:	080099fb 	.word	0x080099fb
 8009980:	080099fb 	.word	0x080099fb
 8009984:	080099fb 	.word	0x080099fb
 8009988:	080099fb 	.word	0x080099fb
 800998c:	080099ed 	.word	0x080099ed
 8009990:	2b40      	cmp	r3, #64	@ 0x40
 8009992:	d02e      	beq.n	80099f2 <UART_SetConfig+0xa36>
 8009994:	e031      	b.n	80099fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009996:	f7fb fb9b 	bl	80050d0 <HAL_RCC_GetPCLK1Freq>
 800999a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800999c:	e033      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800999e:	f7fb fbad 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 80099a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80099a4:	e02f      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7fc fe1e 	bl	80065ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80099b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099b4:	e027      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099b6:	f107 0318 	add.w	r3, r7, #24
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7fc ff6a 	bl	8006894 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099c4:	e01f      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099c6:	4b2d      	ldr	r3, [pc, #180]	@ (8009a7c <UART_SetConfig+0xac0>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 0320 	and.w	r3, r3, #32
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d009      	beq.n	80099e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80099d2:	4b2a      	ldr	r3, [pc, #168]	@ (8009a7c <UART_SetConfig+0xac0>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	08db      	lsrs	r3, r3, #3
 80099d8:	f003 0303 	and.w	r3, r3, #3
 80099dc:	4a28      	ldr	r2, [pc, #160]	@ (8009a80 <UART_SetConfig+0xac4>)
 80099de:	fa22 f303 	lsr.w	r3, r2, r3
 80099e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099e4:	e00f      	b.n	8009a06 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80099e6:	4b26      	ldr	r3, [pc, #152]	@ (8009a80 <UART_SetConfig+0xac4>)
 80099e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099ea:	e00c      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80099ec:	4b25      	ldr	r3, [pc, #148]	@ (8009a84 <UART_SetConfig+0xac8>)
 80099ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f0:	e009      	b.n	8009a06 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f8:	e005      	b.n	8009a06 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80099fa:	2300      	movs	r3, #0
 80099fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009a04:	bf00      	nop
    }

    if (pclk != 0U)
 8009a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d021      	beq.n	8009a50 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a10:	4a1d      	ldr	r2, [pc, #116]	@ (8009a88 <UART_SetConfig+0xacc>)
 8009a12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a16:	461a      	mov	r2, r3
 8009a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	085b      	lsrs	r3, r3, #1
 8009a24:	441a      	add	r2, r3
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a32:	2b0f      	cmp	r3, #15
 8009a34:	d909      	bls.n	8009a4a <UART_SetConfig+0xa8e>
 8009a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a3c:	d205      	bcs.n	8009a4a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a40:	b29a      	uxth	r2, r3
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	60da      	str	r2, [r3, #12]
 8009a48:	e002      	b.n	8009a50 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	2200      	movs	r2, #0
 8009a64:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009a6c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3748      	adds	r7, #72	@ 0x48
 8009a74:	46bd      	mov	sp, r7
 8009a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a7a:	bf00      	nop
 8009a7c:	58024400 	.word	0x58024400
 8009a80:	03d09000 	.word	0x03d09000
 8009a84:	003d0900 	.word	0x003d0900
 8009a88:	08012660 	.word	0x08012660

08009a8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a98:	f003 0308 	and.w	r3, r3, #8
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00a      	beq.n	8009ab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	430a      	orrs	r2, r1
 8009ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aba:	f003 0301 	and.w	r3, r3, #1
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00a      	beq.n	8009ad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	430a      	orrs	r2, r1
 8009ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009adc:	f003 0302 	and.w	r3, r3, #2
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d00a      	beq.n	8009afa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009afe:	f003 0304 	and.w	r3, r3, #4
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00a      	beq.n	8009b1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	430a      	orrs	r2, r1
 8009b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b20:	f003 0310 	and.w	r3, r3, #16
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d00a      	beq.n	8009b3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	430a      	orrs	r2, r1
 8009b3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b42:	f003 0320 	and.w	r3, r3, #32
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00a      	beq.n	8009b60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	430a      	orrs	r2, r1
 8009b5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d01a      	beq.n	8009ba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	430a      	orrs	r2, r1
 8009b80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b8a:	d10a      	bne.n	8009ba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	685b      	ldr	r3, [r3, #4]
 8009b92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	430a      	orrs	r2, r1
 8009ba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d00a      	beq.n	8009bc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	430a      	orrs	r2, r1
 8009bc2:	605a      	str	r2, [r3, #4]
  }
}
 8009bc4:	bf00      	nop
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bce:	4770      	bx	lr

08009bd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b098      	sub	sp, #96	@ 0x60
 8009bd4:	af02      	add	r7, sp, #8
 8009bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009be0:	f7f9 f9e4 	bl	8002fac <HAL_GetTick>
 8009be4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	f003 0308 	and.w	r3, r3, #8
 8009bf0:	2b08      	cmp	r3, #8
 8009bf2:	d12f      	bne.n	8009c54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009bf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009bf8:	9300      	str	r3, [sp, #0]
 8009bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f88e 	bl	8009d24 <UART_WaitOnFlagUntilTimeout>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d022      	beq.n	8009c54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c16:	e853 3f00 	ldrex	r3, [r3]
 8009c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c22:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	461a      	mov	r2, r3
 8009c2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c34:	e841 2300 	strex	r3, r2, [r1]
 8009c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1e6      	bne.n	8009c0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c50:	2303      	movs	r3, #3
 8009c52:	e063      	b.n	8009d1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f003 0304 	and.w	r3, r3, #4
 8009c5e:	2b04      	cmp	r3, #4
 8009c60:	d149      	bne.n	8009cf6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c66:	9300      	str	r3, [sp, #0]
 8009c68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f000 f857 	bl	8009d24 <UART_WaitOnFlagUntilTimeout>
 8009c76:	4603      	mov	r3, r0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d03c      	beq.n	8009cf6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c84:	e853 3f00 	ldrex	r3, [r3]
 8009c88:	623b      	str	r3, [r7, #32]
   return(result);
 8009c8a:	6a3b      	ldr	r3, [r7, #32]
 8009c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ca2:	e841 2300 	strex	r3, r2, [r1]
 8009ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1e6      	bne.n	8009c7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3308      	adds	r3, #8
 8009cb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	e853 3f00 	ldrex	r3, [r3]
 8009cbc:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	f023 0301 	bic.w	r3, r3, #1
 8009cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	3308      	adds	r3, #8
 8009ccc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cce:	61fa      	str	r2, [r7, #28]
 8009cd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cd2:	69b9      	ldr	r1, [r7, #24]
 8009cd4:	69fa      	ldr	r2, [r7, #28]
 8009cd6:	e841 2300 	strex	r3, r2, [r1]
 8009cda:	617b      	str	r3, [r7, #20]
   return(result);
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d1e5      	bne.n	8009cae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	e012      	b.n	8009d1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2220      	movs	r2, #32
 8009cfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2220      	movs	r2, #32
 8009d02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3758      	adds	r7, #88	@ 0x58
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60f8      	str	r0, [r7, #12]
 8009d2c:	60b9      	str	r1, [r7, #8]
 8009d2e:	603b      	str	r3, [r7, #0]
 8009d30:	4613      	mov	r3, r2
 8009d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d34:	e04f      	b.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d3c:	d04b      	beq.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d3e:	f7f9 f935 	bl	8002fac <HAL_GetTick>
 8009d42:	4602      	mov	r2, r0
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	1ad3      	subs	r3, r2, r3
 8009d48:	69ba      	ldr	r2, [r7, #24]
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d302      	bcc.n	8009d54 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d101      	bne.n	8009d58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d54:	2303      	movs	r3, #3
 8009d56:	e04e      	b.n	8009df6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f003 0304 	and.w	r3, r3, #4
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d037      	beq.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	2b80      	cmp	r3, #128	@ 0x80
 8009d6a:	d034      	beq.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b40      	cmp	r3, #64	@ 0x40
 8009d70:	d031      	beq.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	69db      	ldr	r3, [r3, #28]
 8009d78:	f003 0308 	and.w	r3, r3, #8
 8009d7c:	2b08      	cmp	r3, #8
 8009d7e:	d110      	bne.n	8009da2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2208      	movs	r2, #8
 8009d86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f000 f95b 	bl	800a044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2208      	movs	r2, #8
 8009d92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e029      	b.n	8009df6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	69db      	ldr	r3, [r3, #28]
 8009da8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009db0:	d111      	bne.n	8009dd6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009dba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dbc:	68f8      	ldr	r0, [r7, #12]
 8009dbe:	f000 f941 	bl	800a044 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	e00f      	b.n	8009df6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	69da      	ldr	r2, [r3, #28]
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4013      	ands	r3, r2
 8009de0:	68ba      	ldr	r2, [r7, #8]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	bf0c      	ite	eq
 8009de6:	2301      	moveq	r3, #1
 8009de8:	2300      	movne	r3, #0
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	461a      	mov	r2, r3
 8009dee:	79fb      	ldrb	r3, [r7, #7]
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d0a0      	beq.n	8009d36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009df4:	2300      	movs	r3, #0
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3710      	adds	r7, #16
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
	...

08009e00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b0a3      	sub	sp, #140	@ 0x8c
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	60f8      	str	r0, [r7, #12]
 8009e08:	60b9      	str	r1, [r7, #8]
 8009e0a:	4613      	mov	r3, r2
 8009e0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	88fa      	ldrh	r2, [r7, #6]
 8009e18:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	88fa      	ldrh	r2, [r7, #6]
 8009e20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e32:	d10e      	bne.n	8009e52 <UART_Start_Receive_IT+0x52>
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	691b      	ldr	r3, [r3, #16]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d105      	bne.n	8009e48 <UART_Start_Receive_IT+0x48>
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009e42:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e46:	e02d      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	22ff      	movs	r2, #255	@ 0xff
 8009e4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e50:	e028      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10d      	bne.n	8009e76 <UART_Start_Receive_IT+0x76>
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d104      	bne.n	8009e6c <UART_Start_Receive_IT+0x6c>
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	22ff      	movs	r2, #255	@ 0xff
 8009e66:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e6a:	e01b      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	227f      	movs	r2, #127	@ 0x7f
 8009e70:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e74:	e016      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e7e:	d10d      	bne.n	8009e9c <UART_Start_Receive_IT+0x9c>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	691b      	ldr	r3, [r3, #16]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d104      	bne.n	8009e92 <UART_Start_Receive_IT+0x92>
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	227f      	movs	r2, #127	@ 0x7f
 8009e8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e90:	e008      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	223f      	movs	r2, #63	@ 0x3f
 8009e96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009e9a:	e003      	b.n	8009ea4 <UART_Start_Receive_IT+0xa4>
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2222      	movs	r2, #34	@ 0x22
 8009eb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	3308      	adds	r3, #8
 8009eba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ebc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ebe:	e853 3f00 	ldrex	r3, [r3]
 8009ec2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009ec4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ec6:	f043 0301 	orr.w	r3, r3, #1
 8009eca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	3308      	adds	r3, #8
 8009ed4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009ed8:	673a      	str	r2, [r7, #112]	@ 0x70
 8009eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009edc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009ede:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009ee0:	e841 2300 	strex	r3, r2, [r1]
 8009ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009ee6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d1e3      	bne.n	8009eb4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ef4:	d14f      	bne.n	8009f96 <UART_Start_Receive_IT+0x196>
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009efc:	88fa      	ldrh	r2, [r7, #6]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d349      	bcc.n	8009f96 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f0a:	d107      	bne.n	8009f1c <UART_Start_Receive_IT+0x11c>
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d103      	bne.n	8009f1c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	4a47      	ldr	r2, [pc, #284]	@ (800a034 <UART_Start_Receive_IT+0x234>)
 8009f18:	675a      	str	r2, [r3, #116]	@ 0x74
 8009f1a:	e002      	b.n	8009f22 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	4a46      	ldr	r2, [pc, #280]	@ (800a038 <UART_Start_Receive_IT+0x238>)
 8009f20:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d01a      	beq.n	8009f60 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f32:	e853 3f00 	ldrex	r3, [r3]
 8009f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	461a      	mov	r2, r3
 8009f48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009f4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f4e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f50:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009f52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009f54:	e841 2300 	strex	r3, r2, [r1]
 8009f58:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d1e4      	bne.n	8009f2a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	3308      	adds	r3, #8
 8009f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f6a:	e853 3f00 	ldrex	r3, [r3]
 8009f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3308      	adds	r3, #8
 8009f7e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009f80:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009f82:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f84:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f88:	e841 2300 	strex	r3, r2, [r1]
 8009f8c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1e5      	bne.n	8009f60 <UART_Start_Receive_IT+0x160>
 8009f94:	e046      	b.n	800a024 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f9e:	d107      	bne.n	8009fb0 <UART_Start_Receive_IT+0x1b0>
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	691b      	ldr	r3, [r3, #16]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d103      	bne.n	8009fb0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	4a24      	ldr	r2, [pc, #144]	@ (800a03c <UART_Start_Receive_IT+0x23c>)
 8009fac:	675a      	str	r2, [r3, #116]	@ 0x74
 8009fae:	e002      	b.n	8009fb6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	4a23      	ldr	r2, [pc, #140]	@ (800a040 <UART_Start_Receive_IT+0x240>)
 8009fb4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	691b      	ldr	r3, [r3, #16]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d019      	beq.n	8009ff2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc6:	e853 3f00 	ldrex	r3, [r3]
 8009fca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fce:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009fd2:	677b      	str	r3, [r7, #116]	@ 0x74
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	461a      	mov	r2, r3
 8009fda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009fdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fde:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009fe2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fe4:	e841 2300 	strex	r3, r2, [r1]
 8009fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d1e6      	bne.n	8009fbe <UART_Start_Receive_IT+0x1be>
 8009ff0:	e018      	b.n	800a024 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	e853 3f00 	ldrex	r3, [r3]
 8009ffe:	613b      	str	r3, [r7, #16]
   return(result);
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	f043 0320 	orr.w	r3, r3, #32
 800a006:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	461a      	mov	r2, r3
 800a00e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a010:	623b      	str	r3, [r7, #32]
 800a012:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a014:	69f9      	ldr	r1, [r7, #28]
 800a016:	6a3a      	ldr	r2, [r7, #32]
 800a018:	e841 2300 	strex	r3, r2, [r1]
 800a01c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1e6      	bne.n	8009ff2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	378c      	adds	r7, #140	@ 0x8c
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop
 800a034:	0800abc9 	.word	0x0800abc9
 800a038:	0800a859 	.word	0x0800a859
 800a03c:	0800a699 	.word	0x0800a699
 800a040:	0800a4d9 	.word	0x0800a4d9

0800a044 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a044:	b480      	push	{r7}
 800a046:	b095      	sub	sp, #84	@ 0x54
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a054:	e853 3f00 	ldrex	r3, [r3]
 800a058:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a05a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a05c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	461a      	mov	r2, r3
 800a068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a06a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a06c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a070:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a072:	e841 2300 	strex	r3, r2, [r1]
 800a076:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d1e6      	bne.n	800a04c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3308      	adds	r3, #8
 800a084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	6a3b      	ldr	r3, [r7, #32]
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a08e:	69fa      	ldr	r2, [r7, #28]
 800a090:	4b1e      	ldr	r3, [pc, #120]	@ (800a10c <UART_EndRxTransfer+0xc8>)
 800a092:	4013      	ands	r3, r2
 800a094:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	3308      	adds	r3, #8
 800a09c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a09e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0a6:	e841 2300 	strex	r3, r2, [r1]
 800a0aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1e5      	bne.n	800a07e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d118      	bne.n	800a0ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	e853 3f00 	ldrex	r3, [r3]
 800a0c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	f023 0310 	bic.w	r3, r3, #16
 800a0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	461a      	mov	r2, r3
 800a0d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0d8:	61bb      	str	r3, [r7, #24]
 800a0da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	6979      	ldr	r1, [r7, #20]
 800a0de:	69ba      	ldr	r2, [r7, #24]
 800a0e0:	e841 2300 	strex	r3, r2, [r1]
 800a0e4:	613b      	str	r3, [r7, #16]
   return(result);
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1e6      	bne.n	800a0ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2220      	movs	r2, #32
 800a0f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a100:	bf00      	nop
 800a102:	3754      	adds	r7, #84	@ 0x54
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	effffffe 	.word	0xeffffffe

0800a110 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a11c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2200      	movs	r2, #0
 800a122:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a12c:	68f8      	ldr	r0, [r7, #12]
 800a12e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a130:	bf00      	nop
 800a132:	3710      	adds	r7, #16
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a138:	b480      	push	{r7}
 800a13a:	b08f      	sub	sp, #60	@ 0x3c
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a146:	2b21      	cmp	r3, #33	@ 0x21
 800a148:	d14c      	bne.n	800a1e4 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a150:	b29b      	uxth	r3, r3
 800a152:	2b00      	cmp	r3, #0
 800a154:	d132      	bne.n	800a1bc <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15c:	6a3b      	ldr	r3, [r7, #32]
 800a15e:	e853 3f00 	ldrex	r3, [r3]
 800a162:	61fb      	str	r3, [r7, #28]
   return(result);
 800a164:	69fb      	ldr	r3, [r7, #28]
 800a166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a16a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	461a      	mov	r2, r3
 800a172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a174:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a176:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a17a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a17c:	e841 2300 	strex	r3, r2, [r1]
 800a180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a184:	2b00      	cmp	r3, #0
 800a186:	d1e6      	bne.n	800a156 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	e853 3f00 	ldrex	r3, [r3]
 800a194:	60bb      	str	r3, [r7, #8]
   return(result);
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a19c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a6:	61bb      	str	r3, [r7, #24]
 800a1a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1aa:	6979      	ldr	r1, [r7, #20]
 800a1ac:	69ba      	ldr	r2, [r7, #24]
 800a1ae:	e841 2300 	strex	r3, r2, [r1]
 800a1b2:	613b      	str	r3, [r7, #16]
   return(result);
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1e6      	bne.n	800a188 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a1ba:	e013      	b.n	800a1e4 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1c0:	781a      	ldrb	r2, [r3, #0]
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1cc:	1c5a      	adds	r2, r3, #1
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	b29a      	uxth	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a1e4:	bf00      	nop
 800a1e6:	373c      	adds	r7, #60	@ 0x3c
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b091      	sub	sp, #68	@ 0x44
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1fe:	2b21      	cmp	r3, #33	@ 0x21
 800a200:	d151      	bne.n	800a2a6 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a208:	b29b      	uxth	r3, r3
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d132      	bne.n	800a274 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a216:	e853 3f00 	ldrex	r3, [r3]
 800a21a:	623b      	str	r3, [r7, #32]
   return(result);
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a222:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	461a      	mov	r2, r3
 800a22a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a22c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a22e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a230:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a234:	e841 2300 	strex	r3, r2, [r1]
 800a238:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1e6      	bne.n	800a20e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	e853 3f00 	ldrex	r3, [r3]
 800a24c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a254:	637b      	str	r3, [r7, #52]	@ 0x34
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	461a      	mov	r2, r3
 800a25c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a25e:	61fb      	str	r3, [r7, #28]
 800a260:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a262:	69b9      	ldr	r1, [r7, #24]
 800a264:	69fa      	ldr	r2, [r7, #28]
 800a266:	e841 2300 	strex	r3, r2, [r1]
 800a26a:	617b      	str	r3, [r7, #20]
   return(result);
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d1e6      	bne.n	800a240 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a272:	e018      	b.n	800a2a6 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a278:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a27a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a27c:	881b      	ldrh	r3, [r3, #0]
 800a27e:	461a      	mov	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a288:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a28e:	1c9a      	adds	r2, r3, #2
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	3b01      	subs	r3, #1
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a2a6:	bf00      	nop
 800a2a8:	3744      	adds	r7, #68	@ 0x44
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a2b2:	b480      	push	{r7}
 800a2b4:	b091      	sub	sp, #68	@ 0x44
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2c0:	2b21      	cmp	r3, #33	@ 0x21
 800a2c2:	d160      	bne.n	800a386 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a2cc:	e057      	b.n	800a37e <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d133      	bne.n	800a342 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	3308      	adds	r3, #8
 800a2e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e4:	e853 3f00 	ldrex	r3, [r3]
 800a2e8:	623b      	str	r3, [r7, #32]
   return(result);
 800a2ea:	6a3b      	ldr	r3, [r7, #32]
 800a2ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a2f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3308      	adds	r3, #8
 800a2f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a2fa:	633a      	str	r2, [r7, #48]	@ 0x30
 800a2fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a302:	e841 2300 	strex	r3, r2, [r1]
 800a306:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d1e5      	bne.n	800a2da <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	e853 3f00 	ldrex	r3, [r3]
 800a31a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a322:	637b      	str	r3, [r7, #52]	@ 0x34
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	461a      	mov	r2, r3
 800a32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a32c:	61fb      	str	r3, [r7, #28]
 800a32e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a330:	69b9      	ldr	r1, [r7, #24]
 800a332:	69fa      	ldr	r2, [r7, #28]
 800a334:	e841 2300 	strex	r3, r2, [r1]
 800a338:	617b      	str	r3, [r7, #20]
   return(result);
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d1e6      	bne.n	800a30e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a340:	e021      	b.n	800a386 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	69db      	ldr	r3, [r3, #28]
 800a348:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d013      	beq.n	800a378 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a354:	781a      	ldrb	r2, [r3, #0]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a360:	1c5a      	adds	r2, r3, #1
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	3b01      	subs	r3, #1
 800a370:	b29a      	uxth	r2, r3
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a378:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a37a:	3b01      	subs	r3, #1
 800a37c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a37e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a380:	2b00      	cmp	r3, #0
 800a382:	d1a4      	bne.n	800a2ce <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a384:	e7ff      	b.n	800a386 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a386:	bf00      	nop
 800a388:	3744      	adds	r7, #68	@ 0x44
 800a38a:	46bd      	mov	sp, r7
 800a38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a390:	4770      	bx	lr

0800a392 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a392:	b480      	push	{r7}
 800a394:	b091      	sub	sp, #68	@ 0x44
 800a396:	af00      	add	r7, sp, #0
 800a398:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3a0:	2b21      	cmp	r3, #33	@ 0x21
 800a3a2:	d165      	bne.n	800a470 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a3aa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a3ac:	e05c      	b.n	800a468 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a3b4:	b29b      	uxth	r3, r3
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d133      	bne.n	800a422 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	3308      	adds	r3, #8
 800a3c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	e853 3f00 	ldrex	r3, [r3]
 800a3c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a3d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3308      	adds	r3, #8
 800a3d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3e2:	e841 2300 	strex	r3, r2, [r1]
 800a3e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d1e5      	bne.n	800a3ba <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	e853 3f00 	ldrex	r3, [r3]
 800a3fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a402:	633b      	str	r3, [r7, #48]	@ 0x30
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	461a      	mov	r2, r3
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	61bb      	str	r3, [r7, #24]
 800a40e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a410:	6979      	ldr	r1, [r7, #20]
 800a412:	69ba      	ldr	r2, [r7, #24]
 800a414:	e841 2300 	strex	r3, r2, [r1]
 800a418:	613b      	str	r3, [r7, #16]
   return(result);
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e6      	bne.n	800a3ee <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a420:	e026      	b.n	800a470 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d018      	beq.n	800a462 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a434:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	461a      	mov	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a444:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a44a:	1c9a      	adds	r2, r3, #2
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a456:	b29b      	uxth	r3, r3
 800a458:	3b01      	subs	r3, #1
 800a45a:	b29a      	uxth	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a462:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a464:	3b01      	subs	r3, #1
 800a466:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a468:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d19f      	bne.n	800a3ae <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a46e:	e7ff      	b.n	800a470 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a470:	bf00      	nop
 800a472:	3744      	adds	r7, #68	@ 0x44
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr

0800a47c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b088      	sub	sp, #32
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	e853 3f00 	ldrex	r3, [r3]
 800a490:	60bb      	str	r3, [r7, #8]
   return(result);
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a498:	61fb      	str	r3, [r7, #28]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	461a      	mov	r2, r3
 800a4a0:	69fb      	ldr	r3, [r7, #28]
 800a4a2:	61bb      	str	r3, [r7, #24]
 800a4a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4a6:	6979      	ldr	r1, [r7, #20]
 800a4a8:	69ba      	ldr	r2, [r7, #24]
 800a4aa:	e841 2300 	strex	r3, r2, [r1]
 800a4ae:	613b      	str	r3, [r7, #16]
   return(result);
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d1e6      	bne.n	800a484 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2220      	movs	r2, #32
 800a4ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4ce:	bf00      	nop
 800a4d0:	3720      	adds	r7, #32
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
	...

0800a4d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b09c      	sub	sp, #112	@ 0x70
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a4e6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4f0:	2b22      	cmp	r3, #34	@ 0x22
 800a4f2:	f040 80c2 	bne.w	800a67a <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a500:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a504:	b2d9      	uxtb	r1, r3
 800a506:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a50a:	b2da      	uxtb	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a510:	400a      	ands	r2, r1
 800a512:	b2d2      	uxtb	r2, r2
 800a514:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a51a:	1c5a      	adds	r2, r3, #1
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a526:	b29b      	uxth	r3, r3
 800a528:	3b01      	subs	r3, #1
 800a52a:	b29a      	uxth	r2, r3
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a538:	b29b      	uxth	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f040 80a5 	bne.w	800a68a <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a548:	e853 3f00 	ldrex	r3, [r3]
 800a54c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a54e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a554:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	461a      	mov	r2, r3
 800a55c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a55e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a560:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a562:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a564:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a566:	e841 2300 	strex	r3, r2, [r1]
 800a56a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a56c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1e6      	bne.n	800a540 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3308      	adds	r3, #8
 800a578:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a584:	f023 0301 	bic.w	r3, r3, #1
 800a588:	667b      	str	r3, [r7, #100]	@ 0x64
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	3308      	adds	r3, #8
 800a590:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a592:	647a      	str	r2, [r7, #68]	@ 0x44
 800a594:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a596:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a598:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a59a:	e841 2300 	strex	r3, r2, [r1]
 800a59e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1e5      	bne.n	800a572 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2220      	movs	r2, #32
 800a5aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a35      	ldr	r2, [pc, #212]	@ (800a694 <UART_RxISR_8BIT+0x1bc>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d01f      	beq.n	800a604 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d018      	beq.n	800a604 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5da:	e853 3f00 	ldrex	r3, [r3]
 800a5de:	623b      	str	r3, [r7, #32]
   return(result);
 800a5e0:	6a3b      	ldr	r3, [r7, #32]
 800a5e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a5e6:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a5f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5f8:	e841 2300 	strex	r3, r2, [r1]
 800a5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a600:	2b00      	cmp	r3, #0
 800a602:	d1e6      	bne.n	800a5d2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d130      	bne.n	800a66e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	e853 3f00 	ldrex	r3, [r3]
 800a61e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f023 0310 	bic.w	r3, r3, #16
 800a626:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a630:	61fb      	str	r3, [r7, #28]
 800a632:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a634:	69b9      	ldr	r1, [r7, #24]
 800a636:	69fa      	ldr	r2, [r7, #28]
 800a638:	e841 2300 	strex	r3, r2, [r1]
 800a63c:	617b      	str	r3, [r7, #20]
   return(result);
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d1e6      	bne.n	800a612 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	69db      	ldr	r3, [r3, #28]
 800a64a:	f003 0310 	and.w	r3, r3, #16
 800a64e:	2b10      	cmp	r3, #16
 800a650:	d103      	bne.n	800a65a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2210      	movs	r2, #16
 800a658:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a666:	4611      	mov	r1, r2
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a66c:	e00d      	b.n	800a68a <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	4798      	blx	r3
}
 800a678:	e007      	b.n	800a68a <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	699a      	ldr	r2, [r3, #24]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f042 0208 	orr.w	r2, r2, #8
 800a688:	619a      	str	r2, [r3, #24]
}
 800a68a:	bf00      	nop
 800a68c:	3770      	adds	r7, #112	@ 0x70
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	58000c00 	.word	0x58000c00

0800a698 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b09c      	sub	sp, #112	@ 0x70
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a6a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6b0:	2b22      	cmp	r3, #34	@ 0x22
 800a6b2:	f040 80c2 	bne.w	800a83a <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a6c6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a6ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	b29a      	uxth	r2, r3
 800a6d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a6d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6da:	1c9a      	adds	r2, r3, #2
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6e6:	b29b      	uxth	r3, r3
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	b29a      	uxth	r2, r3
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	f040 80a5 	bne.w	800a84a <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a708:	e853 3f00 	ldrex	r3, [r3]
 800a70c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a70e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a714:	667b      	str	r3, [r7, #100]	@ 0x64
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	461a      	mov	r2, r3
 800a71c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a71e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a720:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a722:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a724:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a726:	e841 2300 	strex	r3, r2, [r1]
 800a72a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a72c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1e6      	bne.n	800a700 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3308      	adds	r3, #8
 800a738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a73c:	e853 3f00 	ldrex	r3, [r3]
 800a740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	f023 0301 	bic.w	r3, r3, #1
 800a748:	663b      	str	r3, [r7, #96]	@ 0x60
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	3308      	adds	r3, #8
 800a750:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a752:	643a      	str	r2, [r7, #64]	@ 0x40
 800a754:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a75a:	e841 2300 	strex	r3, r2, [r1]
 800a75e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1e5      	bne.n	800a732 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2220      	movs	r2, #32
 800a76a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2200      	movs	r2, #0
 800a772:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a35      	ldr	r2, [pc, #212]	@ (800a854 <UART_RxISR_16BIT+0x1bc>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d01f      	beq.n	800a7c4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d018      	beq.n	800a7c4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a798:	6a3b      	ldr	r3, [r7, #32]
 800a79a:	e853 3f00 	ldrex	r3, [r3]
 800a79e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a7a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a7b2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7b8:	e841 2300 	strex	r3, r2, [r1]
 800a7bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1e6      	bne.n	800a792 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d130      	bne.n	800a82e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	e853 3f00 	ldrex	r3, [r3]
 800a7de:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	f023 0310 	bic.w	r3, r3, #16
 800a7e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a7f0:	61bb      	str	r3, [r7, #24]
 800a7f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f4:	6979      	ldr	r1, [r7, #20]
 800a7f6:	69ba      	ldr	r2, [r7, #24]
 800a7f8:	e841 2300 	strex	r3, r2, [r1]
 800a7fc:	613b      	str	r3, [r7, #16]
   return(result);
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d1e6      	bne.n	800a7d2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	69db      	ldr	r3, [r3, #28]
 800a80a:	f003 0310 	and.w	r3, r3, #16
 800a80e:	2b10      	cmp	r3, #16
 800a810:	d103      	bne.n	800a81a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	2210      	movs	r2, #16
 800a818:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a826:	4611      	mov	r1, r2
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a82c:	e00d      	b.n	800a84a <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	4798      	blx	r3
}
 800a838:	e007      	b.n	800a84a <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	699a      	ldr	r2, [r3, #24]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f042 0208 	orr.w	r2, r2, #8
 800a848:	619a      	str	r2, [r3, #24]
}
 800a84a:	bf00      	nop
 800a84c:	3770      	adds	r7, #112	@ 0x70
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	58000c00 	.word	0x58000c00

0800a858 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b0ac      	sub	sp, #176	@ 0xb0
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a866:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	69db      	ldr	r3, [r3, #28]
 800a870:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a88e:	2b22      	cmp	r3, #34	@ 0x22
 800a890:	f040 8187 	bne.w	800aba2 <UART_RxISR_8BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a89a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a89e:	e12a      	b.n	800aaf6 <UART_RxISR_8BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8a6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a8aa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a8ae:	b2d9      	uxtb	r1, r3
 800a8b0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a8b4:	b2da      	uxtb	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ba:	400a      	ands	r2, r1
 800a8bc:	b2d2      	uxtb	r2, r2
 800a8be:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8c4:	1c5a      	adds	r2, r3, #1
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	3b01      	subs	r3, #1
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	69db      	ldr	r3, [r3, #28]
 800a8e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a8e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d055      	beq.n	800a99e <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a8f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8f6:	f003 0301 	and.w	r3, r3, #1
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d011      	beq.n	800a922 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a8fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00b      	beq.n	800a922 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2201      	movs	r2, #1
 800a910:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a918:	f043 0201 	orr.w	r2, r3, #1
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a926:	f003 0302 	and.w	r3, r3, #2
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d011      	beq.n	800a952 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a92e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a932:	f003 0301 	and.w	r3, r3, #1
 800a936:	2b00      	cmp	r3, #0
 800a938:	d00b      	beq.n	800a952 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	2202      	movs	r2, #2
 800a940:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a948:	f043 0204 	orr.w	r2, r3, #4
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a956:	f003 0304 	and.w	r3, r3, #4
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d011      	beq.n	800a982 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a95e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a962:	f003 0301 	and.w	r3, r3, #1
 800a966:	2b00      	cmp	r3, #0
 800a968:	d00b      	beq.n	800a982 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2204      	movs	r2, #4
 800a970:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a978:	f043 0202 	orr.w	r2, r3, #2
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d008      	beq.n	800a99e <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2200      	movs	r2, #0
 800a99a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	f040 80a5 	bne.w	800aaf6 <UART_RxISR_8BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9b4:	e853 3f00 	ldrex	r3, [r3]
 800a9b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a9ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a9d0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a9d4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a9d6:	e841 2300 	strex	r3, r2, [r1]
 800a9da:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a9dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1e4      	bne.n	800a9ac <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	3308      	adds	r3, #8
 800a9e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9ec:	e853 3f00 	ldrex	r3, [r3]
 800a9f0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a9f2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9f4:	4b71      	ldr	r3, [pc, #452]	@ (800abbc <UART_RxISR_8BIT_FIFOEN+0x364>)
 800a9f6:	4013      	ands	r3, r2
 800a9f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	3308      	adds	r3, #8
 800aa02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800aa06:	66ba      	str	r2, [r7, #104]	@ 0x68
 800aa08:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800aa0c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800aa0e:	e841 2300 	strex	r3, r2, [r1]
 800aa12:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800aa14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1e3      	bne.n	800a9e2 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2220      	movs	r2, #32
 800aa1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4a63      	ldr	r2, [pc, #396]	@ (800abc0 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d021      	beq.n	800aa7c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d01a      	beq.n	800aa7c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa4e:	e853 3f00 	ldrex	r3, [r3]
 800aa52:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aa54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	461a      	mov	r2, r3
 800aa64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa68:	657b      	str	r3, [r7, #84]	@ 0x54
 800aa6a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aa70:	e841 2300 	strex	r3, r2, [r1]
 800aa74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aa76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d1e4      	bne.n	800aa46 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d132      	bne.n	800aaea <UART_RxISR_8BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2200      	movs	r2, #0
 800aa88:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa92:	e853 3f00 	ldrex	r3, [r3]
 800aa96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9a:	f023 0310 	bic.w	r3, r3, #16
 800aa9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800aaac:	643b      	str	r3, [r7, #64]	@ 0x40
 800aaae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aab2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aab4:	e841 2300 	strex	r3, r2, [r1]
 800aab8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aaba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d1e4      	bne.n	800aa8a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	69db      	ldr	r3, [r3, #28]
 800aac6:	f003 0310 	and.w	r3, r3, #16
 800aaca:	2b10      	cmp	r3, #16
 800aacc:	d103      	bne.n	800aad6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	2210      	movs	r2, #16
 800aad4:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800aae2:	4611      	mov	r1, r2
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800aae8:	e010      	b.n	800ab0c <UART_RxISR_8BIT_FIFOEN+0x2b4>
          huart->RxCpltCallback(huart);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	4798      	blx	r3
        break;
 800aaf4:	e00a      	b.n	800ab0c <UART_RxISR_8BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aaf6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d006      	beq.n	800ab0c <UART_RxISR_8BIT_FIFOEN+0x2b4>
 800aafe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab02:	f003 0320 	and.w	r3, r3, #32
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f47f aeca 	bne.w	800a8a0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab12:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ab16:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d049      	beq.n	800abb2 <UART_RxISR_8BIT_FIFOEN+0x35a>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ab24:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d242      	bcs.n	800abb2 <UART_RxISR_8BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3308      	adds	r3, #8
 800ab32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab34:	6a3b      	ldr	r3, [r7, #32]
 800ab36:	e853 3f00 	ldrex	r3, [r3]
 800ab3a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	3308      	adds	r3, #8
 800ab4c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ab50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab58:	e841 2300 	strex	r3, r2, [r1]
 800ab5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1e3      	bne.n	800ab2c <UART_RxISR_8BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a17      	ldr	r2, [pc, #92]	@ (800abc4 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800ab68:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	e853 3f00 	ldrex	r3, [r3]
 800ab76:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	f043 0320 	orr.w	r3, r3, #32
 800ab7e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	461a      	mov	r2, r3
 800ab88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ab8c:	61bb      	str	r3, [r7, #24]
 800ab8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab90:	6979      	ldr	r1, [r7, #20]
 800ab92:	69ba      	ldr	r2, [r7, #24]
 800ab94:	e841 2300 	strex	r3, r2, [r1]
 800ab98:	613b      	str	r3, [r7, #16]
   return(result);
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d1e4      	bne.n	800ab6a <UART_RxISR_8BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aba0:	e007      	b.n	800abb2 <UART_RxISR_8BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	699a      	ldr	r2, [r3, #24]
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f042 0208 	orr.w	r2, r2, #8
 800abb0:	619a      	str	r2, [r3, #24]
}
 800abb2:	bf00      	nop
 800abb4:	37b0      	adds	r7, #176	@ 0xb0
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	bf00      	nop
 800abbc:	effffffe 	.word	0xeffffffe
 800abc0:	58000c00 	.word	0x58000c00
 800abc4:	0800a4d9 	.word	0x0800a4d9

0800abc8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b0ae      	sub	sp, #184	@ 0xb8
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800abd6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	69db      	ldr	r3, [r3, #28]
 800abe0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abfe:	2b22      	cmp	r3, #34	@ 0x22
 800ac00:	f040 818b 	bne.w	800af1a <UART_RxISR_16BIT_FIFOEN+0x352>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ac0a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ac0e:	e12e      	b.n	800ae6e <UART_RxISR_16BIT_FIFOEN+0x2a6>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac16:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ac22:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800ac26:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac32:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac38:	1c9a      	adds	r2, r3, #2
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	3b01      	subs	r3, #1
 800ac48:	b29a      	uxth	r2, r3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	69db      	ldr	r3, [r3, #28]
 800ac56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ac5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac5e:	f003 0307 	and.w	r3, r3, #7
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d055      	beq.n	800ad12 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac6a:	f003 0301 	and.w	r3, r3, #1
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d011      	beq.n	800ac96 <UART_RxISR_16BIT_FIFOEN+0xce>
 800ac72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00b      	beq.n	800ac96 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	2201      	movs	r2, #1
 800ac84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac8c:	f043 0201 	orr.w	r2, r3, #1
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ac9a:	f003 0302 	and.w	r3, r3, #2
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d011      	beq.n	800acc6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800aca2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d00b      	beq.n	800acc6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	2202      	movs	r2, #2
 800acb4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acbc:	f043 0204 	orr.w	r2, r3, #4
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800acc6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acca:	f003 0304 	and.w	r3, r3, #4
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d011      	beq.n	800acf6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800acd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800acd6:	f003 0301 	and.w	r3, r3, #1
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00b      	beq.n	800acf6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	2204      	movs	r2, #4
 800ace4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acec:	f043 0202 	orr.w	r2, r3, #2
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d008      	beq.n	800ad12 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad18:	b29b      	uxth	r3, r3
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	f040 80a7 	bne.w	800ae6e <UART_RxISR_16BIT_FIFOEN+0x2a6>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad28:	e853 3f00 	ldrex	r3, [r3]
 800ad2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ad2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ad42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ad46:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ad4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ad4e:	e841 2300 	strex	r3, r2, [r1]
 800ad52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ad54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1e2      	bne.n	800ad20 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	3308      	adds	r3, #8
 800ad60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad64:	e853 3f00 	ldrex	r3, [r3]
 800ad68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ad6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ad6c:	4b71      	ldr	r3, [pc, #452]	@ (800af34 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800ad6e:	4013      	ands	r3, r2
 800ad70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	3308      	adds	r3, #8
 800ad7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ad7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ad80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ad84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ad86:	e841 2300 	strex	r3, r2, [r1]
 800ad8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ad8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d1e3      	bne.n	800ad5a <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2220      	movs	r2, #32
 800ad96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2200      	movs	r2, #0
 800ada4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a63      	ldr	r2, [pc, #396]	@ (800af38 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d021      	beq.n	800adf4 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d01a      	beq.n	800adf4 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adc6:	e853 3f00 	ldrex	r3, [r3]
 800adca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800adcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800add2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	461a      	mov	r2, r3
 800addc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ade0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ade2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ade4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ade6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ade8:	e841 2300 	strex	r3, r2, [r1]
 800adec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800adee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d1e4      	bne.n	800adbe <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800adf8:	2b01      	cmp	r3, #1
 800adfa:	d132      	bne.n	800ae62 <UART_RxISR_16BIT_FIFOEN+0x29a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2200      	movs	r2, #0
 800ae00:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0a:	e853 3f00 	ldrex	r3, [r3]
 800ae0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae12:	f023 0310 	bic.w	r3, r3, #16
 800ae16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae24:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae2c:	e841 2300 	strex	r3, r2, [r1]
 800ae30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d1e4      	bne.n	800ae02 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	69db      	ldr	r3, [r3, #28]
 800ae3e:	f003 0310 	and.w	r3, r3, #16
 800ae42:	2b10      	cmp	r3, #16
 800ae44:	d103      	bne.n	800ae4e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	2210      	movs	r2, #16
 800ae4c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800ae5a:	4611      	mov	r1, r2
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ae60:	e010      	b.n	800ae84 <UART_RxISR_16BIT_FIFOEN+0x2bc>
          huart->RxCpltCallback(huart);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	4798      	blx	r3
        break;
 800ae6c:	e00a      	b.n	800ae84 <UART_RxISR_16BIT_FIFOEN+0x2bc>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae6e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d006      	beq.n	800ae84 <UART_RxISR_16BIT_FIFOEN+0x2bc>
 800ae76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ae7a:	f003 0320 	and.w	r3, r3, #32
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	f47f aec6 	bne.w	800ac10 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae8a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ae8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d049      	beq.n	800af2a <UART_RxISR_16BIT_FIFOEN+0x362>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae9c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d242      	bcs.n	800af2a <UART_RxISR_16BIT_FIFOEN+0x362>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	3308      	adds	r3, #8
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeae:	e853 3f00 	ldrex	r3, [r3]
 800aeb2:	623b      	str	r3, [r7, #32]
   return(result);
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aeba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	3308      	adds	r3, #8
 800aec4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800aec8:	633a      	str	r2, [r7, #48]	@ 0x30
 800aeca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aecc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aed0:	e841 2300 	strex	r3, r2, [r1]
 800aed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d1e3      	bne.n	800aea4 <UART_RxISR_16BIT_FIFOEN+0x2dc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	4a17      	ldr	r2, [pc, #92]	@ (800af3c <UART_RxISR_16BIT_FIFOEN+0x374>)
 800aee0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	e853 3f00 	ldrex	r3, [r3]
 800aeee:	60fb      	str	r3, [r7, #12]
   return(result);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f043 0320 	orr.w	r3, r3, #32
 800aef6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	461a      	mov	r2, r3
 800af00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800af04:	61fb      	str	r3, [r7, #28]
 800af06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	69b9      	ldr	r1, [r7, #24]
 800af0a:	69fa      	ldr	r2, [r7, #28]
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	617b      	str	r3, [r7, #20]
   return(result);
 800af12:	697b      	ldr	r3, [r7, #20]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e4      	bne.n	800aee2 <UART_RxISR_16BIT_FIFOEN+0x31a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800af18:	e007      	b.n	800af2a <UART_RxISR_16BIT_FIFOEN+0x362>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	699a      	ldr	r2, [r3, #24]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f042 0208 	orr.w	r2, r2, #8
 800af28:	619a      	str	r2, [r3, #24]
}
 800af2a:	bf00      	nop
 800af2c:	37b8      	adds	r7, #184	@ 0xb8
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	effffffe 	.word	0xeffffffe
 800af38:	58000c00 	.word	0x58000c00
 800af3c:	0800a699 	.word	0x0800a699

0800af40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800af48:	bf00      	nop
 800af4a:	370c      	adds	r7, #12
 800af4c:	46bd      	mov	sp, r7
 800af4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af52:	4770      	bx	lr

0800af54 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800af54:	b480      	push	{r7}
 800af56:	b083      	sub	sp, #12
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800af5c:	bf00      	nop
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800af70:	bf00      	nop
 800af72:	370c      	adds	r7, #12
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr

0800af7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b085      	sub	sp, #20
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d101      	bne.n	800af92 <HAL_UARTEx_DisableFifoMode+0x16>
 800af8e:	2302      	movs	r3, #2
 800af90:	e027      	b.n	800afe2 <HAL_UARTEx_DisableFifoMode+0x66>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2201      	movs	r2, #1
 800af96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2224      	movs	r2, #36	@ 0x24
 800af9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	681a      	ldr	r2, [r3, #0]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f022 0201 	bic.w	r2, r2, #1
 800afb8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800afc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2200      	movs	r2, #0
 800afc6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68fa      	ldr	r2, [r7, #12]
 800afce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2220      	movs	r2, #32
 800afd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afe0:	2300      	movs	r3, #0
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3714      	adds	r7, #20
 800afe6:	46bd      	mov	sp, r7
 800afe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afec:	4770      	bx	lr

0800afee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800afee:	b580      	push	{r7, lr}
 800aff0:	b084      	sub	sp, #16
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
 800aff6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800affe:	2b01      	cmp	r3, #1
 800b000:	d101      	bne.n	800b006 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b002:	2302      	movs	r3, #2
 800b004:	e02d      	b.n	800b062 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2201      	movs	r2, #1
 800b00a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2224      	movs	r2, #36	@ 0x24
 800b012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681a      	ldr	r2, [r3, #0]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f022 0201 	bic.w	r2, r2, #1
 800b02c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	683a      	ldr	r2, [r7, #0]
 800b03e:	430a      	orrs	r2, r1
 800b040:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 f850 	bl	800b0e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2220      	movs	r2, #32
 800b054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b060:	2300      	movs	r3, #0
}
 800b062:	4618      	mov	r0, r3
 800b064:	3710      	adds	r7, #16
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b084      	sub	sp, #16
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
 800b072:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d101      	bne.n	800b082 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b07e:	2302      	movs	r3, #2
 800b080:	e02d      	b.n	800b0de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2201      	movs	r2, #1
 800b086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2224      	movs	r2, #36	@ 0x24
 800b08e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	681a      	ldr	r2, [r3, #0]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	f022 0201 	bic.w	r2, r2, #1
 800b0a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	683a      	ldr	r2, [r7, #0]
 800b0ba:	430a      	orrs	r2, r1
 800b0bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f000 f812 	bl	800b0e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2220      	movs	r2, #32
 800b0d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3710      	adds	r7, #16
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}
	...

0800b0e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b085      	sub	sp, #20
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d108      	bne.n	800b10a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2201      	movs	r2, #1
 800b0fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2201      	movs	r2, #1
 800b104:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b108:	e031      	b.n	800b16e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b10a:	2310      	movs	r3, #16
 800b10c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b10e:	2310      	movs	r3, #16
 800b110:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	0e5b      	lsrs	r3, r3, #25
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	f003 0307 	and.w	r3, r3, #7
 800b120:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	689b      	ldr	r3, [r3, #8]
 800b128:	0f5b      	lsrs	r3, r3, #29
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	f003 0307 	and.w	r3, r3, #7
 800b130:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b132:	7bbb      	ldrb	r3, [r7, #14]
 800b134:	7b3a      	ldrb	r2, [r7, #12]
 800b136:	4911      	ldr	r1, [pc, #68]	@ (800b17c <UARTEx_SetNbDataToProcess+0x94>)
 800b138:	5c8a      	ldrb	r2, [r1, r2]
 800b13a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b13e:	7b3a      	ldrb	r2, [r7, #12]
 800b140:	490f      	ldr	r1, [pc, #60]	@ (800b180 <UARTEx_SetNbDataToProcess+0x98>)
 800b142:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b144:	fb93 f3f2 	sdiv	r3, r3, r2
 800b148:	b29a      	uxth	r2, r3
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b150:	7bfb      	ldrb	r3, [r7, #15]
 800b152:	7b7a      	ldrb	r2, [r7, #13]
 800b154:	4909      	ldr	r1, [pc, #36]	@ (800b17c <UARTEx_SetNbDataToProcess+0x94>)
 800b156:	5c8a      	ldrb	r2, [r1, r2]
 800b158:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b15c:	7b7a      	ldrb	r2, [r7, #13]
 800b15e:	4908      	ldr	r1, [pc, #32]	@ (800b180 <UARTEx_SetNbDataToProcess+0x98>)
 800b160:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b162:	fb93 f3f2 	sdiv	r3, r3, r2
 800b166:	b29a      	uxth	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b16e:	bf00      	nop
 800b170:	3714      	adds	r7, #20
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr
 800b17a:	bf00      	nop
 800b17c:	08012678 	.word	0x08012678
 800b180:	08012680 	.word	0x08012680

0800b184 <__NVIC_SetPriority>:
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
 800b18a:	4603      	mov	r3, r0
 800b18c:	6039      	str	r1, [r7, #0]
 800b18e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b190:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b194:	2b00      	cmp	r3, #0
 800b196:	db0a      	blt.n	800b1ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	b2da      	uxtb	r2, r3
 800b19c:	490c      	ldr	r1, [pc, #48]	@ (800b1d0 <__NVIC_SetPriority+0x4c>)
 800b19e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b1a2:	0112      	lsls	r2, r2, #4
 800b1a4:	b2d2      	uxtb	r2, r2
 800b1a6:	440b      	add	r3, r1
 800b1a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b1ac:	e00a      	b.n	800b1c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b1ae:	683b      	ldr	r3, [r7, #0]
 800b1b0:	b2da      	uxtb	r2, r3
 800b1b2:	4908      	ldr	r1, [pc, #32]	@ (800b1d4 <__NVIC_SetPriority+0x50>)
 800b1b4:	88fb      	ldrh	r3, [r7, #6]
 800b1b6:	f003 030f 	and.w	r3, r3, #15
 800b1ba:	3b04      	subs	r3, #4
 800b1bc:	0112      	lsls	r2, r2, #4
 800b1be:	b2d2      	uxtb	r2, r2
 800b1c0:	440b      	add	r3, r1
 800b1c2:	761a      	strb	r2, [r3, #24]
}
 800b1c4:	bf00      	nop
 800b1c6:	370c      	adds	r7, #12
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr
 800b1d0:	e000e100 	.word	0xe000e100
 800b1d4:	e000ed00 	.word	0xe000ed00

0800b1d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b1dc:	4b05      	ldr	r3, [pc, #20]	@ (800b1f4 <SysTick_Handler+0x1c>)
 800b1de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b1e0:	f001 fd9c 	bl	800cd1c <xTaskGetSchedulerState>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d001      	beq.n	800b1ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b1ea:	f002 fb2d 	bl	800d848 <xPortSysTickHandler>
  }
}
 800b1ee:	bf00      	nop
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	e000e010 	.word	0xe000e010

0800b1f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	f06f 0004 	mvn.w	r0, #4
 800b202:	f7ff ffbf 	bl	800b184 <__NVIC_SetPriority>
#endif
}
 800b206:	bf00      	nop
 800b208:	bd80      	pop	{r7, pc}
	...

0800b20c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b212:	f3ef 8305 	mrs	r3, IPSR
 800b216:	603b      	str	r3, [r7, #0]
  return(result);
 800b218:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d003      	beq.n	800b226 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b21e:	f06f 0305 	mvn.w	r3, #5
 800b222:	607b      	str	r3, [r7, #4]
 800b224:	e00c      	b.n	800b240 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b226:	4b0a      	ldr	r3, [pc, #40]	@ (800b250 <osKernelInitialize+0x44>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d105      	bne.n	800b23a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b22e:	4b08      	ldr	r3, [pc, #32]	@ (800b250 <osKernelInitialize+0x44>)
 800b230:	2201      	movs	r2, #1
 800b232:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b234:	2300      	movs	r3, #0
 800b236:	607b      	str	r3, [r7, #4]
 800b238:	e002      	b.n	800b240 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b23a:	f04f 33ff 	mov.w	r3, #4294967295
 800b23e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b240:	687b      	ldr	r3, [r7, #4]
}
 800b242:	4618      	mov	r0, r3
 800b244:	370c      	adds	r7, #12
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	2400058c 	.word	0x2400058c

0800b254 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b25a:	f3ef 8305 	mrs	r3, IPSR
 800b25e:	603b      	str	r3, [r7, #0]
  return(result);
 800b260:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b262:	2b00      	cmp	r3, #0
 800b264:	d003      	beq.n	800b26e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b266:	f06f 0305 	mvn.w	r3, #5
 800b26a:	607b      	str	r3, [r7, #4]
 800b26c:	e010      	b.n	800b290 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b26e:	4b0b      	ldr	r3, [pc, #44]	@ (800b29c <osKernelStart+0x48>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	2b01      	cmp	r3, #1
 800b274:	d109      	bne.n	800b28a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b276:	f7ff ffbf 	bl	800b1f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b27a:	4b08      	ldr	r3, [pc, #32]	@ (800b29c <osKernelStart+0x48>)
 800b27c:	2202      	movs	r2, #2
 800b27e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b280:	f001 f986 	bl	800c590 <vTaskStartScheduler>
      stat = osOK;
 800b284:	2300      	movs	r3, #0
 800b286:	607b      	str	r3, [r7, #4]
 800b288:	e002      	b.n	800b290 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b28a:	f04f 33ff 	mov.w	r3, #4294967295
 800b28e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b290:	687b      	ldr	r3, [r7, #4]
}
 800b292:	4618      	mov	r0, r3
 800b294:	3708      	adds	r7, #8
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	2400058c 	.word	0x2400058c

0800b2a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b08e      	sub	sp, #56	@ 0x38
 800b2a4:	af04      	add	r7, sp, #16
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b2b0:	f3ef 8305 	mrs	r3, IPSR
 800b2b4:	617b      	str	r3, [r7, #20]
  return(result);
 800b2b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d17e      	bne.n	800b3ba <osThreadNew+0x11a>
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d07b      	beq.n	800b3ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b2c2:	2380      	movs	r3, #128	@ 0x80
 800b2c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b2c6:	2318      	movs	r3, #24
 800b2c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b2ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b2d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d045      	beq.n	800b366 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d002      	beq.n	800b2e8 <osThreadNew+0x48>
        name = attr->name;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	699b      	ldr	r3, [r3, #24]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d002      	beq.n	800b2f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	699b      	ldr	r3, [r3, #24]
 800b2f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d008      	beq.n	800b30e <osThreadNew+0x6e>
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	2b38      	cmp	r3, #56	@ 0x38
 800b300:	d805      	bhi.n	800b30e <osThreadNew+0x6e>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d001      	beq.n	800b312 <osThreadNew+0x72>
        return (NULL);
 800b30e:	2300      	movs	r3, #0
 800b310:	e054      	b.n	800b3bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	695b      	ldr	r3, [r3, #20]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d003      	beq.n	800b322 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	695b      	ldr	r3, [r3, #20]
 800b31e:	089b      	lsrs	r3, r3, #2
 800b320:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00e      	beq.n	800b348 <osThreadNew+0xa8>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	68db      	ldr	r3, [r3, #12]
 800b32e:	2ba7      	cmp	r3, #167	@ 0xa7
 800b330:	d90a      	bls.n	800b348 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b336:	2b00      	cmp	r3, #0
 800b338:	d006      	beq.n	800b348 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	695b      	ldr	r3, [r3, #20]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d002      	beq.n	800b348 <osThreadNew+0xa8>
        mem = 1;
 800b342:	2301      	movs	r3, #1
 800b344:	61bb      	str	r3, [r7, #24]
 800b346:	e010      	b.n	800b36a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	689b      	ldr	r3, [r3, #8]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d10c      	bne.n	800b36a <osThreadNew+0xca>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d108      	bne.n	800b36a <osThreadNew+0xca>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	691b      	ldr	r3, [r3, #16]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d104      	bne.n	800b36a <osThreadNew+0xca>
          mem = 0;
 800b360:	2300      	movs	r3, #0
 800b362:	61bb      	str	r3, [r7, #24]
 800b364:	e001      	b.n	800b36a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b366:	2300      	movs	r3, #0
 800b368:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b36a:	69bb      	ldr	r3, [r7, #24]
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d110      	bne.n	800b392 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b378:	9202      	str	r2, [sp, #8]
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	69fb      	ldr	r3, [r7, #28]
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	6a3a      	ldr	r2, [r7, #32]
 800b384:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b386:	68f8      	ldr	r0, [r7, #12]
 800b388:	f000 ff13 	bl	800c1b2 <xTaskCreateStatic>
 800b38c:	4603      	mov	r3, r0
 800b38e:	613b      	str	r3, [r7, #16]
 800b390:	e013      	b.n	800b3ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b392:	69bb      	ldr	r3, [r7, #24]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d110      	bne.n	800b3ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b398:	6a3b      	ldr	r3, [r7, #32]
 800b39a:	b29a      	uxth	r2, r3
 800b39c:	f107 0310 	add.w	r3, r7, #16
 800b3a0:	9301      	str	r3, [sp, #4]
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	9300      	str	r3, [sp, #0]
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b3aa:	68f8      	ldr	r0, [r7, #12]
 800b3ac:	f000 ff31 	bl	800c212 <xTaskCreate>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d001      	beq.n	800b3ba <osThreadNew+0x11a>
            hTask = NULL;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b3ba:	693b      	ldr	r3, [r7, #16]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3728      	adds	r7, #40	@ 0x28
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b3cc:	f3ef 8305 	mrs	r3, IPSR
 800b3d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800b3d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d003      	beq.n	800b3e0 <osDelay+0x1c>
    stat = osErrorISR;
 800b3d8:	f06f 0305 	mvn.w	r3, #5
 800b3dc:	60fb      	str	r3, [r7, #12]
 800b3de:	e007      	b.n	800b3f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d002      	beq.n	800b3f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f001 f8ac 	bl	800c548 <vTaskDelay>
    }
  }

  return (stat);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b08a      	sub	sp, #40	@ 0x28
 800b3fe:	af02      	add	r7, sp, #8
 800b400:	60f8      	str	r0, [r7, #12]
 800b402:	60b9      	str	r1, [r7, #8]
 800b404:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b406:	2300      	movs	r3, #0
 800b408:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b40a:	f3ef 8305 	mrs	r3, IPSR
 800b40e:	613b      	str	r3, [r7, #16]
  return(result);
 800b410:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b412:	2b00      	cmp	r3, #0
 800b414:	d15f      	bne.n	800b4d6 <osMessageQueueNew+0xdc>
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d05c      	beq.n	800b4d6 <osMessageQueueNew+0xdc>
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d059      	beq.n	800b4d6 <osMessageQueueNew+0xdc>
    mem = -1;
 800b422:	f04f 33ff 	mov.w	r3, #4294967295
 800b426:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d029      	beq.n	800b482 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d012      	beq.n	800b45c <osMessageQueueNew+0x62>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	2b53      	cmp	r3, #83	@ 0x53
 800b43c:	d90e      	bls.n	800b45c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00a      	beq.n	800b45c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	695a      	ldr	r2, [r3, #20]
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	68b9      	ldr	r1, [r7, #8]
 800b44e:	fb01 f303 	mul.w	r3, r1, r3
 800b452:	429a      	cmp	r2, r3
 800b454:	d302      	bcc.n	800b45c <osMessageQueueNew+0x62>
        mem = 1;
 800b456:	2301      	movs	r3, #1
 800b458:	61bb      	str	r3, [r7, #24]
 800b45a:	e014      	b.n	800b486 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	689b      	ldr	r3, [r3, #8]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d110      	bne.n	800b486 <osMessageQueueNew+0x8c>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	68db      	ldr	r3, [r3, #12]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d10c      	bne.n	800b486 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b470:	2b00      	cmp	r3, #0
 800b472:	d108      	bne.n	800b486 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	695b      	ldr	r3, [r3, #20]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d104      	bne.n	800b486 <osMessageQueueNew+0x8c>
          mem = 0;
 800b47c:	2300      	movs	r3, #0
 800b47e:	61bb      	str	r3, [r7, #24]
 800b480:	e001      	b.n	800b486 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b482:	2300      	movs	r3, #0
 800b484:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b486:	69bb      	ldr	r3, [r7, #24]
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d10b      	bne.n	800b4a4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	691a      	ldr	r2, [r3, #16]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	2100      	movs	r1, #0
 800b496:	9100      	str	r1, [sp, #0]
 800b498:	68b9      	ldr	r1, [r7, #8]
 800b49a:	68f8      	ldr	r0, [r7, #12]
 800b49c:	f000 f962 	bl	800b764 <xQueueGenericCreateStatic>
 800b4a0:	61f8      	str	r0, [r7, #28]
 800b4a2:	e008      	b.n	800b4b6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d105      	bne.n	800b4b6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	68b9      	ldr	r1, [r7, #8]
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f000 f977 	bl	800b7a2 <xQueueGenericCreate>
 800b4b4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b4b6:	69fb      	ldr	r3, [r7, #28]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d00c      	beq.n	800b4d6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d003      	beq.n	800b4ca <osMessageQueueNew+0xd0>
        name = attr->name;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	617b      	str	r3, [r7, #20]
 800b4c8:	e001      	b.n	800b4ce <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b4ce:	6979      	ldr	r1, [r7, #20]
 800b4d0:	69f8      	ldr	r0, [r7, #28]
 800b4d2:	f000 fd93 	bl	800bffc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b4d6:	69fb      	ldr	r3, [r7, #28]
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	3720      	adds	r7, #32
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b4e0:	b480      	push	{r7}
 800b4e2:	b085      	sub	sp, #20
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	4a07      	ldr	r2, [pc, #28]	@ (800b50c <vApplicationGetIdleTaskMemory+0x2c>)
 800b4f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	4a06      	ldr	r2, [pc, #24]	@ (800b510 <vApplicationGetIdleTaskMemory+0x30>)
 800b4f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2280      	movs	r2, #128	@ 0x80
 800b4fc:	601a      	str	r2, [r3, #0]
}
 800b4fe:	bf00      	nop
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	24000590 	.word	0x24000590
 800b510:	24000638 	.word	0x24000638

0800b514 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b514:	b480      	push	{r7}
 800b516:	b085      	sub	sp, #20
 800b518:	af00      	add	r7, sp, #0
 800b51a:	60f8      	str	r0, [r7, #12]
 800b51c:	60b9      	str	r1, [r7, #8]
 800b51e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	4a07      	ldr	r2, [pc, #28]	@ (800b540 <vApplicationGetTimerTaskMemory+0x2c>)
 800b524:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	4a06      	ldr	r2, [pc, #24]	@ (800b544 <vApplicationGetTimerTaskMemory+0x30>)
 800b52a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b532:	601a      	str	r2, [r3, #0]
}
 800b534:	bf00      	nop
 800b536:	3714      	adds	r7, #20
 800b538:	46bd      	mov	sp, r7
 800b53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53e:	4770      	bx	lr
 800b540:	24000838 	.word	0x24000838
 800b544:	240008e0 	.word	0x240008e0

0800b548 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b548:	b480      	push	{r7}
 800b54a:	b083      	sub	sp, #12
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f103 0208 	add.w	r2, r3, #8
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f04f 32ff 	mov.w	r2, #4294967295
 800b560:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	f103 0208 	add.w	r2, r3, #8
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f103 0208 	add.w	r2, r3, #8
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2200      	movs	r2, #0
 800b57a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b57c:	bf00      	nop
 800b57e:	370c      	adds	r7, #12
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2200      	movs	r2, #0
 800b594:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b596:	bf00      	nop
 800b598:	370c      	adds	r7, #12
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr

0800b5a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	b085      	sub	sp, #20
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
 800b5aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	685b      	ldr	r3, [r3, #4]
 800b5b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	68fa      	ldr	r2, [r7, #12]
 800b5b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	689a      	ldr	r2, [r3, #8]
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	689b      	ldr	r3, [r3, #8]
 800b5c4:	683a      	ldr	r2, [r7, #0]
 800b5c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	683a      	ldr	r2, [r7, #0]
 800b5cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	1c5a      	adds	r2, r3, #1
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	601a      	str	r2, [r3, #0]
}
 800b5de:	bf00      	nop
 800b5e0:	3714      	adds	r7, #20
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr

0800b5ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b5ea:	b480      	push	{r7}
 800b5ec:	b085      	sub	sp, #20
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	6078      	str	r0, [r7, #4]
 800b5f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b600:	d103      	bne.n	800b60a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	691b      	ldr	r3, [r3, #16]
 800b606:	60fb      	str	r3, [r7, #12]
 800b608:	e00c      	b.n	800b624 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	3308      	adds	r3, #8
 800b60e:	60fb      	str	r3, [r7, #12]
 800b610:	e002      	b.n	800b618 <vListInsert+0x2e>
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	60fb      	str	r3, [r7, #12]
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	68ba      	ldr	r2, [r7, #8]
 800b620:	429a      	cmp	r2, r3
 800b622:	d2f6      	bcs.n	800b612 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	685a      	ldr	r2, [r3, #4]
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	683a      	ldr	r2, [r7, #0]
 800b632:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	68fa      	ldr	r2, [r7, #12]
 800b638:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	683a      	ldr	r2, [r7, #0]
 800b63e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	1c5a      	adds	r2, r3, #1
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	601a      	str	r2, [r3, #0]
}
 800b650:	bf00      	nop
 800b652:	3714      	adds	r7, #20
 800b654:	46bd      	mov	sp, r7
 800b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65a:	4770      	bx	lr

0800b65c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b65c:	b480      	push	{r7}
 800b65e:	b085      	sub	sp, #20
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	691b      	ldr	r3, [r3, #16]
 800b668:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	6892      	ldr	r2, [r2, #8]
 800b672:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	689b      	ldr	r3, [r3, #8]
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	6852      	ldr	r2, [r2, #4]
 800b67c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	429a      	cmp	r2, r3
 800b686:	d103      	bne.n	800b690 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	689a      	ldr	r2, [r3, #8]
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	1e5a      	subs	r2, r3, #1
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3714      	adds	r7, #20
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
 800b6b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800b6be:	f002 f859 	bl	800d774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681a      	ldr	r2, [r3, #0]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ca:	68f9      	ldr	r1, [r7, #12]
 800b6cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b6ce:	fb01 f303 	mul.w	r3, r1, r3
 800b6d2:	441a      	add	r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6ee:	3b01      	subs	r3, #1
 800b6f0:	68f9      	ldr	r1, [r7, #12]
 800b6f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b6f4:	fb01 f303 	mul.w	r3, r1, r3
 800b6f8:	441a      	add	r2, r3
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	22ff      	movs	r2, #255	@ 0xff
 800b702:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	22ff      	movs	r2, #255	@ 0xff
 800b70a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d114      	bne.n	800b73e <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	691b      	ldr	r3, [r3, #16]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d01a      	beq.n	800b752 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	3310      	adds	r3, #16
 800b720:	4618      	mov	r0, r3
 800b722:	f001 f973 	bl	800ca0c <xTaskRemoveFromEventList>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d012      	beq.n	800b752 <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b72c:	4b0c      	ldr	r3, [pc, #48]	@ (800b760 <xQueueGenericReset+0xb0>)
 800b72e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b732:	601a      	str	r2, [r3, #0]
 800b734:	f3bf 8f4f 	dsb	sy
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	e009      	b.n	800b752 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	3310      	adds	r3, #16
 800b742:	4618      	mov	r0, r3
 800b744:	f7ff ff00 	bl	800b548 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	3324      	adds	r3, #36	@ 0x24
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7ff fefb 	bl	800b548 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b752:	f002 f829 	bl	800d7a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b756:	2301      	movs	r3, #1
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}
 800b760:	e000ed04 	.word	0xe000ed04

0800b764 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b764:	b580      	push	{r7, lr}
 800b766:	b088      	sub	sp, #32
 800b768:	af02      	add	r7, sp, #8
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	607a      	str	r2, [r7, #4]
 800b770:	603b      	str	r3, [r7, #0]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d00d      	beq.n	800b798 <xQueueGenericCreateStatic+0x34>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	2201      	movs	r2, #1
 800b780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b784:	f897 2020 	ldrb.w	r2, [r7, #32]
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	9300      	str	r3, [sp, #0]
 800b78c:	4613      	mov	r3, r2
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	68b9      	ldr	r1, [r7, #8]
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f000 f831 	bl	800b7fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b798:	697b      	ldr	r3, [r7, #20]
	}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3718      	adds	r7, #24
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b08a      	sub	sp, #40	@ 0x28
 800b7a6:	af02      	add	r7, sp, #8
 800b7a8:	60f8      	str	r0, [r7, #12]
 800b7aa:	60b9      	str	r1, [r7, #8]
 800b7ac:	4613      	mov	r3, r2
 800b7ae:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	68ba      	ldr	r2, [r7, #8]
 800b7b4:	fb02 f303 	mul.w	r3, r2, r3
 800b7b8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b7ba:	69fb      	ldr	r3, [r7, #28]
 800b7bc:	3354      	adds	r3, #84	@ 0x54
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f002 f892 	bl	800d8e8 <pvPortMalloc>
 800b7c4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b7c6:	69bb      	ldr	r3, [r7, #24]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d011      	beq.n	800b7f0 <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	3354      	adds	r3, #84	@ 0x54
 800b7d4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7de:	79fa      	ldrb	r2, [r7, #7]
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	9300      	str	r3, [sp, #0]
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	697a      	ldr	r2, [r7, #20]
 800b7e8:	68b9      	ldr	r1, [r7, #8]
 800b7ea:	68f8      	ldr	r0, [r7, #12]
 800b7ec:	f000 f805 	bl	800b7fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b7f0:	69bb      	ldr	r3, [r7, #24]
	}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3720      	adds	r7, #32
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b7fa:	b580      	push	{r7, lr}
 800b7fc:	b084      	sub	sp, #16
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	60f8      	str	r0, [r7, #12]
 800b802:	60b9      	str	r1, [r7, #8]
 800b804:	607a      	str	r2, [r7, #4]
 800b806:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d103      	bne.n	800b816 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	69ba      	ldr	r2, [r7, #24]
 800b812:	601a      	str	r2, [r3, #0]
 800b814:	e002      	b.n	800b81c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	687a      	ldr	r2, [r7, #4]
 800b81a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	68fa      	ldr	r2, [r7, #12]
 800b820:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b822:	69bb      	ldr	r3, [r7, #24]
 800b824:	68ba      	ldr	r2, [r7, #8]
 800b826:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b828:	2101      	movs	r1, #1
 800b82a:	69b8      	ldr	r0, [r7, #24]
 800b82c:	f7ff ff40 	bl	800b6b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	78fa      	ldrb	r2, [r7, #3]
 800b834:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 800b838:	69bb      	ldr	r3, [r7, #24]
 800b83a:	2200      	movs	r2, #0
 800b83c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b83e:	bf00      	nop
 800b840:	3710      	adds	r7, #16
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
	...

0800b848 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b08a      	sub	sp, #40	@ 0x28
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	60f8      	str	r0, [r7, #12]
 800b850:	60b9      	str	r1, [r7, #8]
 800b852:	607a      	str	r2, [r7, #4]
 800b854:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b856:	2300      	movs	r3, #0
 800b858:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b85e:	f001 ff89 	bl	800d774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b862:	6a3b      	ldr	r3, [r7, #32]
 800b864:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b866:	6a3b      	ldr	r3, [r7, #32]
 800b868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d302      	bcc.n	800b874 <xQueueGenericSend+0x2c>
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	2b02      	cmp	r3, #2
 800b872:	d145      	bne.n	800b900 <xQueueGenericSend+0xb8>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b874:	6a3b      	ldr	r3, [r7, #32]
 800b876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b878:	61fb      	str	r3, [r7, #28]

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b87a:	683a      	ldr	r2, [r7, #0]
 800b87c:	68b9      	ldr	r1, [r7, #8]
 800b87e:	6a38      	ldr	r0, [r7, #32]
 800b880:	f000 fa9e 	bl	800bdc0 <prvCopyDataToQueue>
 800b884:	61b8      	str	r0, [r7, #24]

					if( pxQueue->pxQueueSetContainer != NULL )
 800b886:	6a3b      	ldr	r3, [r7, #32]
 800b888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d014      	beq.n	800b8b8 <xQueueGenericSend+0x70>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	2b02      	cmp	r3, #2
 800b892:	d102      	bne.n	800b89a <xQueueGenericSend+0x52>
 800b894:	69fb      	ldr	r3, [r7, #28]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d12e      	bne.n	800b8f8 <xQueueGenericSend+0xb0>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800b89a:	6a38      	ldr	r0, [r7, #32]
 800b89c:	f000 fc4f 	bl	800c13e <prvNotifyQueueSetContainer>
 800b8a0:	4603      	mov	r3, r0
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d028      	beq.n	800b8f8 <xQueueGenericSend+0xb0>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800b8a6:	4b4a      	ldr	r3, [pc, #296]	@ (800b9d0 <xQueueGenericSend+0x188>)
 800b8a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8ac:	601a      	str	r2, [r3, #0]
 800b8ae:	f3bf 8f4f 	dsb	sy
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	e01f      	b.n	800b8f8 <xQueueGenericSend+0xb0>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b8b8:	6a3b      	ldr	r3, [r7, #32]
 800b8ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d010      	beq.n	800b8e2 <xQueueGenericSend+0x9a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b8c0:	6a3b      	ldr	r3, [r7, #32]
 800b8c2:	3324      	adds	r3, #36	@ 0x24
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f001 f8a1 	bl	800ca0c <xTaskRemoveFromEventList>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d013      	beq.n	800b8f8 <xQueueGenericSend+0xb0>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 800b8d0:	4b3f      	ldr	r3, [pc, #252]	@ (800b9d0 <xQueueGenericSend+0x188>)
 800b8d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8d6:	601a      	str	r2, [r3, #0]
 800b8d8:	f3bf 8f4f 	dsb	sy
 800b8dc:	f3bf 8f6f 	isb	sy
 800b8e0:	e00a      	b.n	800b8f8 <xQueueGenericSend+0xb0>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d007      	beq.n	800b8f8 <xQueueGenericSend+0xb0>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800b8e8:	4b39      	ldr	r3, [pc, #228]	@ (800b9d0 <xQueueGenericSend+0x188>)
 800b8ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8ee:	601a      	str	r2, [r3, #0]
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b8f8:	f001 ff56 	bl	800d7a8 <vPortExitCritical>
				return pdPASS;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	e063      	b.n	800b9c8 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d103      	bne.n	800b90e <xQueueGenericSend+0xc6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b906:	f001 ff4f 	bl	800d7a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b90a:	2300      	movs	r3, #0
 800b90c:	e05c      	b.n	800b9c8 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b910:	2b00      	cmp	r3, #0
 800b912:	d106      	bne.n	800b922 <xQueueGenericSend+0xda>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b914:	f107 0310 	add.w	r3, r7, #16
 800b918:	4618      	mov	r0, r3
 800b91a:	f001 f8cd 	bl	800cab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b91e:	2301      	movs	r3, #1
 800b920:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b922:	f001 ff41 	bl	800d7a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b926:	f000 fe93 	bl	800c650 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b92a:	f001 ff23 	bl	800d774 <vPortEnterCritical>
 800b92e:	6a3b      	ldr	r3, [r7, #32]
 800b930:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b934:	b25b      	sxtb	r3, r3
 800b936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b93a:	d103      	bne.n	800b944 <xQueueGenericSend+0xfc>
 800b93c:	6a3b      	ldr	r3, [r7, #32]
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b944:	6a3b      	ldr	r3, [r7, #32]
 800b946:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b94a:	b25b      	sxtb	r3, r3
 800b94c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b950:	d103      	bne.n	800b95a <xQueueGenericSend+0x112>
 800b952:	6a3b      	ldr	r3, [r7, #32]
 800b954:	2200      	movs	r2, #0
 800b956:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b95a:	f001 ff25 	bl	800d7a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b95e:	1d3a      	adds	r2, r7, #4
 800b960:	f107 0310 	add.w	r3, r7, #16
 800b964:	4611      	mov	r1, r2
 800b966:	4618      	mov	r0, r3
 800b968:	f001 f8bc 	bl	800cae4 <xTaskCheckForTimeOut>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d124      	bne.n	800b9bc <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b972:	6a38      	ldr	r0, [r7, #32]
 800b974:	f000 fb29 	bl	800bfca <prvIsQueueFull>
 800b978:	4603      	mov	r3, r0
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d018      	beq.n	800b9b0 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	3310      	adds	r3, #16
 800b982:	687a      	ldr	r2, [r7, #4]
 800b984:	4611      	mov	r1, r2
 800b986:	4618      	mov	r0, r3
 800b988:	f001 f80c 	bl	800c9a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b98c:	6a38      	ldr	r0, [r7, #32]
 800b98e:	f000 faa7 	bl	800bee0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b992:	f000 fe6b 	bl	800c66c <xTaskResumeAll>
 800b996:	4603      	mov	r3, r0
 800b998:	2b00      	cmp	r3, #0
 800b99a:	f47f af60 	bne.w	800b85e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 800b99e:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d0 <xQueueGenericSend+0x188>)
 800b9a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9a4:	601a      	str	r2, [r3, #0]
 800b9a6:	f3bf 8f4f 	dsb	sy
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	e756      	b.n	800b85e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b9b0:	6a38      	ldr	r0, [r7, #32]
 800b9b2:	f000 fa95 	bl	800bee0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b9b6:	f000 fe59 	bl	800c66c <xTaskResumeAll>
 800b9ba:	e750      	b.n	800b85e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b9bc:	6a38      	ldr	r0, [r7, #32]
 800b9be:	f000 fa8f 	bl	800bee0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b9c2:	f000 fe53 	bl	800c66c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b9c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3728      	adds	r7, #40	@ 0x28
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	e000ed04 	.word	0xe000ed04

0800b9d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b08c      	sub	sp, #48	@ 0x30
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
 800b9e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	62bb      	str	r3, [r7, #40]	@ 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b9e6:	f3ef 8211 	mrs	r2, BASEPRI
 800b9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ee:	f383 8811 	msr	BASEPRI, r3
 800b9f2:	f3bf 8f6f 	isb	sy
 800b9f6:	f3bf 8f4f 	dsb	sy
 800b9fa:	61ba      	str	r2, [r7, #24]
 800b9fc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b9fe:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ba00:	627b      	str	r3, [r7, #36]	@ 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ba02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba0a:	429a      	cmp	r2, r3
 800ba0c:	d302      	bcc.n	800ba14 <xQueueGenericSendFromISR+0x40>
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	2b02      	cmp	r3, #2
 800ba12:	d146      	bne.n	800baa2 <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ba14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba22:	61fb      	str	r3, [r7, #28]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ba24:	683a      	ldr	r2, [r7, #0]
 800ba26:	68b9      	ldr	r1, [r7, #8]
 800ba28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba2a:	f000 f9c9 	bl	800bdc0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ba2e:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800ba32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba36:	d129      	bne.n	800ba8c <xQueueGenericSendFromISR+0xb8>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 800ba38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d012      	beq.n	800ba66 <xQueueGenericSendFromISR+0x92>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	2b02      	cmp	r3, #2
 800ba44:	d102      	bne.n	800ba4c <xQueueGenericSendFromISR+0x78>
 800ba46:	69fb      	ldr	r3, [r7, #28]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d127      	bne.n	800ba9c <xQueueGenericSendFromISR+0xc8>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800ba4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba4e:	f000 fb76 	bl	800c13e <prvNotifyQueueSetContainer>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d021      	beq.n	800ba9c <xQueueGenericSendFromISR+0xc8>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d01e      	beq.n	800ba9c <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2201      	movs	r2, #1
 800ba62:	601a      	str	r2, [r3, #0]
 800ba64:	e01a      	b.n	800ba9c <xQueueGenericSendFromISR+0xc8>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d016      	beq.n	800ba9c <xQueueGenericSendFromISR+0xc8>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba70:	3324      	adds	r3, #36	@ 0x24
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 ffca 	bl	800ca0c <xTaskRemoveFromEventList>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d00e      	beq.n	800ba9c <xQueueGenericSendFromISR+0xc8>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d00b      	beq.n	800ba9c <xQueueGenericSendFromISR+0xc8>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2201      	movs	r2, #1
 800ba88:	601a      	str	r2, [r3, #0]
 800ba8a:	e007      	b.n	800ba9c <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ba8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ba90:	3301      	adds	r3, #1
 800ba92:	b2db      	uxtb	r3, r3
 800ba94:	b25a      	sxtb	r2, r3
 800ba96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
 800baa0:	e001      	b.n	800baa6 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800baa2:	2300      	movs	r3, #0
 800baa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800baa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa8:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bab0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800bab4:	4618      	mov	r0, r3
 800bab6:	3730      	adds	r7, #48	@ 0x30
 800bab8:	46bd      	mov	sp, r7
 800baba:	bd80      	pop	{r7, pc}

0800babc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b08a      	sub	sp, #40	@ 0x28
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	60f8      	str	r0, [r7, #12]
 800bac4:	60b9      	str	r1, [r7, #8]
 800bac6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bac8:	2300      	movs	r3, #0
 800baca:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	623b      	str	r3, [r7, #32]
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bad0:	f001 fe50 	bl	800d774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bad4:	6a3b      	ldr	r3, [r7, #32]
 800bad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bad8:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bada:	69fb      	ldr	r3, [r7, #28]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d01f      	beq.n	800bb20 <xQueueReceive+0x64>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bae0:	68b9      	ldr	r1, [r7, #8]
 800bae2:	6a38      	ldr	r0, [r7, #32]
 800bae4:	f000 f9d6 	bl	800be94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bae8:	69fb      	ldr	r3, [r7, #28]
 800baea:	1e5a      	subs	r2, r3, #1
 800baec:	6a3b      	ldr	r3, [r7, #32]
 800baee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800baf0:	6a3b      	ldr	r3, [r7, #32]
 800baf2:	691b      	ldr	r3, [r3, #16]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00f      	beq.n	800bb18 <xQueueReceive+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800baf8:	6a3b      	ldr	r3, [r7, #32]
 800bafa:	3310      	adds	r3, #16
 800bafc:	4618      	mov	r0, r3
 800bafe:	f000 ff85 	bl	800ca0c <xTaskRemoveFromEventList>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d007      	beq.n	800bb18 <xQueueReceive+0x5c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bb08:	4b3c      	ldr	r3, [pc, #240]	@ (800bbfc <xQueueReceive+0x140>)
 800bb0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb0e:	601a      	str	r2, [r3, #0]
 800bb10:	f3bf 8f4f 	dsb	sy
 800bb14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bb18:	f001 fe46 	bl	800d7a8 <vPortExitCritical>
				return pdPASS;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e069      	b.n	800bbf4 <xQueueReceive+0x138>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d103      	bne.n	800bb2e <xQueueReceive+0x72>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bb26:	f001 fe3f 	bl	800d7a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	e062      	b.n	800bbf4 <xQueueReceive+0x138>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d106      	bne.n	800bb42 <xQueueReceive+0x86>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bb34:	f107 0314 	add.w	r3, r7, #20
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 ffbd 	bl	800cab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bb42:	f001 fe31 	bl	800d7a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bb46:	f000 fd83 	bl	800c650 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bb4a:	f001 fe13 	bl	800d774 <vPortEnterCritical>
 800bb4e:	6a3b      	ldr	r3, [r7, #32]
 800bb50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb54:	b25b      	sxtb	r3, r3
 800bb56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb5a:	d103      	bne.n	800bb64 <xQueueReceive+0xa8>
 800bb5c:	6a3b      	ldr	r3, [r7, #32]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb64:	6a3b      	ldr	r3, [r7, #32]
 800bb66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb6a:	b25b      	sxtb	r3, r3
 800bb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb70:	d103      	bne.n	800bb7a <xQueueReceive+0xbe>
 800bb72:	6a3b      	ldr	r3, [r7, #32]
 800bb74:	2200      	movs	r2, #0
 800bb76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb7a:	f001 fe15 	bl	800d7a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb7e:	1d3a      	adds	r2, r7, #4
 800bb80:	f107 0314 	add.w	r3, r7, #20
 800bb84:	4611      	mov	r1, r2
 800bb86:	4618      	mov	r0, r3
 800bb88:	f000 ffac 	bl	800cae4 <xTaskCheckForTimeOut>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d123      	bne.n	800bbda <xQueueReceive+0x11e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb92:	6a38      	ldr	r0, [r7, #32]
 800bb94:	f000 fa03 	bl	800bf9e <prvIsQueueEmpty>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d017      	beq.n	800bbce <xQueueReceive+0x112>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bb9e:	6a3b      	ldr	r3, [r7, #32]
 800bba0:	3324      	adds	r3, #36	@ 0x24
 800bba2:	687a      	ldr	r2, [r7, #4]
 800bba4:	4611      	mov	r1, r2
 800bba6:	4618      	mov	r0, r3
 800bba8:	f000 fefc 	bl	800c9a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bbac:	6a38      	ldr	r0, [r7, #32]
 800bbae:	f000 f997 	bl	800bee0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bbb2:	f000 fd5b 	bl	800c66c <xTaskResumeAll>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d189      	bne.n	800bad0 <xQueueReceive+0x14>
				{
					portYIELD_WITHIN_API();
 800bbbc:	4b0f      	ldr	r3, [pc, #60]	@ (800bbfc <xQueueReceive+0x140>)
 800bbbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbc2:	601a      	str	r2, [r3, #0]
 800bbc4:	f3bf 8f4f 	dsb	sy
 800bbc8:	f3bf 8f6f 	isb	sy
 800bbcc:	e780      	b.n	800bad0 <xQueueReceive+0x14>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bbce:	6a38      	ldr	r0, [r7, #32]
 800bbd0:	f000 f986 	bl	800bee0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bbd4:	f000 fd4a 	bl	800c66c <xTaskResumeAll>
 800bbd8:	e77a      	b.n	800bad0 <xQueueReceive+0x14>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bbda:	6a38      	ldr	r0, [r7, #32]
 800bbdc:	f000 f980 	bl	800bee0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bbe0:	f000 fd44 	bl	800c66c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bbe4:	6a38      	ldr	r0, [r7, #32]
 800bbe6:	f000 f9da 	bl	800bf9e <prvIsQueueEmpty>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	f43f af6f 	beq.w	800bad0 <xQueueReceive+0x14>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bbf2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3728      	adds	r7, #40	@ 0x28
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	e000ed04 	.word	0xe000ed04

0800bc00 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b08a      	sub	sp, #40	@ 0x28
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bc12:	2300      	movs	r3, #0
 800bc14:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc16:	f001 fdad 	bl	800d774 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bc1a:	69fb      	ldr	r3, [r7, #28]
 800bc1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc1e:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d024      	beq.n	800bc70 <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bc26:	69bb      	ldr	r3, [r7, #24]
 800bc28:	1e5a      	subs	r2, r3, #1
 800bc2a:	69fb      	ldr	r3, [r7, #28]
 800bc2c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d104      	bne.n	800bc40 <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bc36:	f001 f9a3 	bl	800cf80 <pvTaskIncrementMutexHeldCount>
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	69fb      	ldr	r3, [r7, #28]
 800bc3e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	691b      	ldr	r3, [r3, #16]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d00f      	beq.n	800bc68 <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc48:	69fb      	ldr	r3, [r7, #28]
 800bc4a:	3310      	adds	r3, #16
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f000 fedd 	bl	800ca0c <xTaskRemoveFromEventList>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d007      	beq.n	800bc68 <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bc58:	4b4c      	ldr	r3, [pc, #304]	@ (800bd8c <xQueueSemaphoreTake+0x18c>)
 800bc5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc5e:	601a      	str	r2, [r3, #0]
 800bc60:	f3bf 8f4f 	dsb	sy
 800bc64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bc68:	f001 fd9e 	bl	800d7a8 <vPortExitCritical>
				return pdPASS;
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	e089      	b.n	800bd84 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d103      	bne.n	800bc7e <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bc76:	f001 fd97 	bl	800d7a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	e082      	b.n	800bd84 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d106      	bne.n	800bc92 <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc84:	f107 030c 	add.w	r3, r7, #12
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f000 ff15 	bl	800cab8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc8e:	2301      	movs	r3, #1
 800bc90:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc92:	f001 fd89 	bl	800d7a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc96:	f000 fcdb 	bl	800c650 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc9a:	f001 fd6b 	bl	800d774 <vPortEnterCritical>
 800bc9e:	69fb      	ldr	r3, [r7, #28]
 800bca0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bca4:	b25b      	sxtb	r3, r3
 800bca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcaa:	d103      	bne.n	800bcb4 <xQueueSemaphoreTake+0xb4>
 800bcac:	69fb      	ldr	r3, [r7, #28]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bcb4:	69fb      	ldr	r3, [r7, #28]
 800bcb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bcba:	b25b      	sxtb	r3, r3
 800bcbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcc0:	d103      	bne.n	800bcca <xQueueSemaphoreTake+0xca>
 800bcc2:	69fb      	ldr	r3, [r7, #28]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bcca:	f001 fd6d 	bl	800d7a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bcce:	463a      	mov	r2, r7
 800bcd0:	f107 030c 	add.w	r3, r7, #12
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f000 ff04 	bl	800cae4 <xTaskCheckForTimeOut>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d132      	bne.n	800bd48 <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bce2:	69f8      	ldr	r0, [r7, #28]
 800bce4:	f000 f95b 	bl	800bf9e <prvIsQueueEmpty>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d026      	beq.n	800bd3c <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bcee:	69fb      	ldr	r3, [r7, #28]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d109      	bne.n	800bd0a <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
 800bcf6:	f001 fd3d 	bl	800d774 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bcfa:	69fb      	ldr	r3, [r7, #28]
 800bcfc:	689b      	ldr	r3, [r3, #8]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f001 f82a 	bl	800cd58 <xTaskPriorityInherit>
 800bd04:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 800bd06:	f001 fd4f 	bl	800d7a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd0a:	69fb      	ldr	r3, [r7, #28]
 800bd0c:	3324      	adds	r3, #36	@ 0x24
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	4611      	mov	r1, r2
 800bd12:	4618      	mov	r0, r3
 800bd14:	f000 fe46 	bl	800c9a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bd18:	69f8      	ldr	r0, [r7, #28]
 800bd1a:	f000 f8e1 	bl	800bee0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bd1e:	f000 fca5 	bl	800c66c <xTaskResumeAll>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	f47f af76 	bne.w	800bc16 <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
 800bd2a:	4b18      	ldr	r3, [pc, #96]	@ (800bd8c <xQueueSemaphoreTake+0x18c>)
 800bd2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd30:	601a      	str	r2, [r3, #0]
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	f3bf 8f6f 	isb	sy
 800bd3a:	e76c      	b.n	800bc16 <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bd3c:	69f8      	ldr	r0, [r7, #28]
 800bd3e:	f000 f8cf 	bl	800bee0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd42:	f000 fc93 	bl	800c66c <xTaskResumeAll>
 800bd46:	e766      	b.n	800bc16 <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bd48:	69f8      	ldr	r0, [r7, #28]
 800bd4a:	f000 f8c9 	bl	800bee0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd4e:	f000 fc8d 	bl	800c66c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd52:	69f8      	ldr	r0, [r7, #28]
 800bd54:	f000 f923 	bl	800bf9e <prvIsQueueEmpty>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	f43f af5b 	beq.w	800bc16 <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d00d      	beq.n	800bd82 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 800bd66:	f001 fd05 	bl	800d774 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bd6a:	69f8      	ldr	r0, [r7, #28]
 800bd6c:	f000 f810 	bl	800bd90 <prvGetDisinheritPriorityAfterTimeout>
 800bd70:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bd72:	69fb      	ldr	r3, [r7, #28]
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	6979      	ldr	r1, [r7, #20]
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f001 f8a1 	bl	800cec0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bd7e:	f001 fd13 	bl	800d7a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bd82:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3728      	adds	r7, #40	@ 0x28
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}
 800bd8c:	e000ed04 	.word	0xe000ed04

0800bd90 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bd90:	b480      	push	{r7}
 800bd92:	b085      	sub	sp, #20
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d006      	beq.n	800bdae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800bdaa:	60fb      	str	r3, [r7, #12]
 800bdac:	e001      	b.n	800bdb2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
	}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3714      	adds	r7, #20
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr

0800bdc0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b086      	sub	sp, #24
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	60f8      	str	r0, [r7, #12]
 800bdc8:	60b9      	str	r1, [r7, #8]
 800bdca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdd4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d10d      	bne.n	800bdfa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d14d      	bne.n	800be82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	689b      	ldr	r3, [r3, #8]
 800bdea:	4618      	mov	r0, r3
 800bdec:	f001 f81c 	bl	800ce28 <xTaskPriorityDisinherit>
 800bdf0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	609a      	str	r2, [r3, #8]
 800bdf8:	e043      	b.n	800be82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d119      	bne.n	800be34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	6858      	ldr	r0, [r3, #4]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be08:	461a      	mov	r2, r3
 800be0a:	68b9      	ldr	r1, [r7, #8]
 800be0c:	f002 ff41 	bl	800ec92 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	685a      	ldr	r2, [r3, #4]
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be18:	441a      	add	r2, r3
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	685a      	ldr	r2, [r3, #4]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	689b      	ldr	r3, [r3, #8]
 800be26:	429a      	cmp	r2, r3
 800be28:	d32b      	bcc.n	800be82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	605a      	str	r2, [r3, #4]
 800be32:	e026      	b.n	800be82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	68d8      	ldr	r0, [r3, #12]
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be3c:	461a      	mov	r2, r3
 800be3e:	68b9      	ldr	r1, [r7, #8]
 800be40:	f002 ff27 	bl	800ec92 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	68da      	ldr	r2, [r3, #12]
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be4c:	425b      	negs	r3, r3
 800be4e:	441a      	add	r2, r3
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	68da      	ldr	r2, [r3, #12]
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d207      	bcs.n	800be70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	689a      	ldr	r2, [r3, #8]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be68:	425b      	negs	r3, r3
 800be6a:	441a      	add	r2, r3
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2b02      	cmp	r3, #2
 800be74:	d105      	bne.n	800be82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d002      	beq.n	800be82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	3b01      	subs	r3, #1
 800be80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	1c5a      	adds	r2, r3, #1
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800be8a:	697b      	ldr	r3, [r7, #20]
}
 800be8c:	4618      	mov	r0, r3
 800be8e:	3718      	adds	r7, #24
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b082      	sub	sp, #8
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d018      	beq.n	800bed8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	68da      	ldr	r2, [r3, #12]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beae:	441a      	add	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	68da      	ldr	r2, [r3, #12]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	689b      	ldr	r3, [r3, #8]
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d303      	bcc.n	800bec8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681a      	ldr	r2, [r3, #0]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	68d9      	ldr	r1, [r3, #12]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bed0:	461a      	mov	r2, r3
 800bed2:	6838      	ldr	r0, [r7, #0]
 800bed4:	f002 fedd 	bl	800ec92 <memcpy>
	}
}
 800bed8:	bf00      	nop
 800beda:	3708      	adds	r7, #8
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bee8:	f001 fc44 	bl	800d774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bef2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bef4:	e01e      	b.n	800bf34 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800befa:	2b00      	cmp	r3, #0
 800befc:	d008      	beq.n	800bf10 <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 800befe:	6878      	ldr	r0, [r7, #4]
 800bf00:	f000 f91d 	bl	800c13e <prvNotifyQueueSetContainer>
 800bf04:	4603      	mov	r3, r0
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d010      	beq.n	800bf2c <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 800bf0a:	f000 fe31 	bl	800cb70 <vTaskMissedYield>
 800bf0e:	e00d      	b.n	800bf2c <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d012      	beq.n	800bf3e <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	3324      	adds	r3, #36	@ 0x24
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f000 fd75 	bl	800ca0c <xTaskRemoveFromEventList>
 800bf22:	4603      	mov	r3, r0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d001      	beq.n	800bf2c <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 800bf28:	f000 fe22 	bl	800cb70 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bf2c:	7bfb      	ldrb	r3, [r7, #15]
 800bf2e:	3b01      	subs	r3, #1
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	dcdc      	bgt.n	800bef6 <prvUnlockQueue+0x16>
 800bf3c:	e000      	b.n	800bf40 <prvUnlockQueue+0x60>
						break;
 800bf3e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	22ff      	movs	r2, #255	@ 0xff
 800bf44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800bf48:	f001 fc2e 	bl	800d7a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bf4c:	f001 fc12 	bl	800d774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bf56:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf58:	e011      	b.n	800bf7e <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	691b      	ldr	r3, [r3, #16]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d012      	beq.n	800bf88 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	3310      	adds	r3, #16
 800bf66:	4618      	mov	r0, r3
 800bf68:	f000 fd50 	bl	800ca0c <xTaskRemoveFromEventList>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d001      	beq.n	800bf76 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 800bf72:	f000 fdfd 	bl	800cb70 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bf76:	7bbb      	ldrb	r3, [r7, #14]
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	dce9      	bgt.n	800bf5a <prvUnlockQueue+0x7a>
 800bf86:	e000      	b.n	800bf8a <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 800bf88:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	22ff      	movs	r2, #255	@ 0xff
 800bf8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800bf92:	f001 fc09 	bl	800d7a8 <vPortExitCritical>
}
 800bf96:	bf00      	nop
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}

0800bf9e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bf9e:	b580      	push	{r7, lr}
 800bfa0:	b084      	sub	sp, #16
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfa6:	f001 fbe5 	bl	800d774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d102      	bne.n	800bfb8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	60fb      	str	r3, [r7, #12]
 800bfb6:	e001      	b.n	800bfbc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bfb8:	2300      	movs	r3, #0
 800bfba:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfbc:	f001 fbf4 	bl	800d7a8 <vPortExitCritical>

	return xReturn;
 800bfc0:	68fb      	ldr	r3, [r7, #12]
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3710      	adds	r7, #16
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}

0800bfca <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bfca:	b580      	push	{r7, lr}
 800bfcc:	b084      	sub	sp, #16
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfd2:	f001 fbcf 	bl	800d774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfde:	429a      	cmp	r2, r3
 800bfe0:	d102      	bne.n	800bfe8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	60fb      	str	r3, [r7, #12]
 800bfe6:	e001      	b.n	800bfec <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfec:	f001 fbdc 	bl	800d7a8 <vPortExitCritical>

	return xReturn;
 800bff0:	68fb      	ldr	r3, [r7, #12]
}
 800bff2:	4618      	mov	r0, r3
 800bff4:	3710      	adds	r7, #16
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}
	...

0800bffc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bffc:	b480      	push	{r7}
 800bffe:	b085      	sub	sp, #20
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c006:	2300      	movs	r3, #0
 800c008:	60fb      	str	r3, [r7, #12]
 800c00a:	e014      	b.n	800c036 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c00c:	4a0f      	ldr	r2, [pc, #60]	@ (800c04c <vQueueAddToRegistry+0x50>)
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d10b      	bne.n	800c030 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c018:	490c      	ldr	r1, [pc, #48]	@ (800c04c <vQueueAddToRegistry+0x50>)
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	683a      	ldr	r2, [r7, #0]
 800c01e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c022:	4a0a      	ldr	r2, [pc, #40]	@ (800c04c <vQueueAddToRegistry+0x50>)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	00db      	lsls	r3, r3, #3
 800c028:	4413      	add	r3, r2
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c02e:	e006      	b.n	800c03e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	3301      	adds	r3, #1
 800c034:	60fb      	str	r3, [r7, #12]
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2b07      	cmp	r3, #7
 800c03a:	d9e7      	bls.n	800c00c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c03c:	bf00      	nop
 800c03e:	bf00      	nop
 800c040:	3714      	adds	r7, #20
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr
 800c04a:	bf00      	nop
 800c04c:	24000ce0 	.word	0x24000ce0

0800c050 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c050:	b580      	push	{r7, lr}
 800c052:	b086      	sub	sp, #24
 800c054:	af00      	add	r7, sp, #0
 800c056:	60f8      	str	r0, [r7, #12]
 800c058:	60b9      	str	r1, [r7, #8]
 800c05a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c060:	f001 fb88 	bl	800d774 <vPortEnterCritical>
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c06a:	b25b      	sxtb	r3, r3
 800c06c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c070:	d103      	bne.n	800c07a <vQueueWaitForMessageRestricted+0x2a>
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	2200      	movs	r2, #0
 800c076:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c080:	b25b      	sxtb	r3, r3
 800c082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c086:	d103      	bne.n	800c090 <vQueueWaitForMessageRestricted+0x40>
 800c088:	697b      	ldr	r3, [r7, #20]
 800c08a:	2200      	movs	r2, #0
 800c08c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c090:	f001 fb8a 	bl	800d7a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d106      	bne.n	800c0aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	3324      	adds	r3, #36	@ 0x24
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	68b9      	ldr	r1, [r7, #8]
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f000 fc93 	bl	800c9d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c0aa:	6978      	ldr	r0, [r7, #20]
 800c0ac:	f7ff ff18 	bl	800bee0 <prvUnlockQueue>
	}
 800c0b0:	bf00      	nop
 800c0b2:	3718      	adds	r7, #24
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bd80      	pop	{r7, pc}

0800c0b8 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b084      	sub	sp, #16
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	2104      	movs	r1, #4
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f7ff fb6c 	bl	800b7a2 <xQueueGenericCreate>
 800c0ca:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
	}
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	3710      	adds	r7, #16
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	bd80      	pop	{r7, pc}

0800c0d6 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 800c0d6:	b580      	push	{r7, lr}
 800c0d8:	b084      	sub	sp, #16
 800c0da:	af00      	add	r7, sp, #0
 800c0dc:	6078      	str	r0, [r7, #4]
 800c0de:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800c0e0:	f001 fb48 	bl	800d774 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d002      	beq.n	800c0f2 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	60fb      	str	r3, [r7, #12]
 800c0f0:	e00b      	b.n	800c10a <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d002      	beq.n	800c100 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	60fb      	str	r3, [r7, #12]
 800c0fe:	e004      	b.n	800c10a <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	683a      	ldr	r2, [r7, #0]
 800c104:	649a      	str	r2, [r3, #72]	@ 0x48
				xReturn = pdPASS;
 800c106:	2301      	movs	r3, #1
 800c108:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800c10a:	f001 fb4d 	bl	800d7a8 <vPortExitCritical>

		return xReturn;
 800c10e:	68fb      	ldr	r3, [r7, #12]
	}
 800c110:	4618      	mov	r0, r3
 800c112:	3710      	adds	r7, #16
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 800c122:	2300      	movs	r3, #0
 800c124:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 800c126:	f107 030c 	add.w	r3, r7, #12
 800c12a:	683a      	ldr	r2, [r7, #0]
 800c12c:	4619      	mov	r1, r3
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f7ff fcc4 	bl	800babc <xQueueReceive>
		return xReturn;
 800c134:	68fb      	ldr	r3, [r7, #12]
	}
 800c136:	4618      	mov	r0, r3
 800c138:	3710      	adds	r7, #16
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}

0800c13e <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 800c13e:	b580      	push	{r7, lr}
 800c140:	b086      	sub	sp, #24
 800c142:	af00      	add	r7, sp, #0
 800c144:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c14a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c14c:	2300      	movs	r3, #0
 800c14e:	617b      	str	r3, [r7, #20]
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c154:	693b      	ldr	r3, [r7, #16]
 800c156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c158:	429a      	cmp	r2, r3
 800c15a:	d225      	bcs.n	800c1a8 <prvNotifyQueueSetContainer+0x6a>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c162:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 800c164:	1d3b      	adds	r3, r7, #4
 800c166:	2200      	movs	r2, #0
 800c168:	4619      	mov	r1, r3
 800c16a:	6938      	ldr	r0, [r7, #16]
 800c16c:	f7ff fe28 	bl	800bdc0 <prvCopyDataToQueue>
 800c170:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 800c172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c17a:	d10e      	bne.n	800c19a <prvNotifyQueueSetContainer+0x5c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c180:	2b00      	cmp	r3, #0
 800c182:	d011      	beq.n	800c1a8 <prvNotifyQueueSetContainer+0x6a>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	3324      	adds	r3, #36	@ 0x24
 800c188:	4618      	mov	r0, r3
 800c18a:	f000 fc3f 	bl	800ca0c <xTaskRemoveFromEventList>
 800c18e:	4603      	mov	r3, r0
 800c190:	2b00      	cmp	r3, #0
 800c192:	d009      	beq.n	800c1a8 <prvNotifyQueueSetContainer+0x6a>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800c194:	2301      	movs	r3, #1
 800c196:	617b      	str	r3, [r7, #20]
 800c198:	e006      	b.n	800c1a8 <prvNotifyQueueSetContainer+0x6a>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c19a:	7bfb      	ldrb	r3, [r7, #15]
 800c19c:	3301      	adds	r3, #1
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	b25a      	sxtb	r2, r3
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c1a8:	697b      	ldr	r3, [r7, #20]
	}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3718      	adds	r7, #24
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b08a      	sub	sp, #40	@ 0x28
 800c1b6:	af04      	add	r7, sp, #16
 800c1b8:	60f8      	str	r0, [r7, #12]
 800c1ba:	60b9      	str	r1, [r7, #8]
 800c1bc:	607a      	str	r2, [r7, #4]
 800c1be:	603b      	str	r3, [r7, #0]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d01e      	beq.n	800c204 <xTaskCreateStatic+0x52>
 800c1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d01b      	beq.n	800c204 <xTaskCreateStatic+0x52>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ce:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1d4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	2202      	movs	r2, #2
 800c1da:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c1de:	2300      	movs	r3, #0
 800c1e0:	9303      	str	r3, [sp, #12]
 800c1e2:	697b      	ldr	r3, [r7, #20]
 800c1e4:	9302      	str	r3, [sp, #8]
 800c1e6:	f107 0310 	add.w	r3, r7, #16
 800c1ea:	9301      	str	r3, [sp, #4]
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	9300      	str	r3, [sp, #0]
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	68b9      	ldr	r1, [r7, #8]
 800c1f6:	68f8      	ldr	r0, [r7, #12]
 800c1f8:	f000 f850 	bl	800c29c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c1fc:	6978      	ldr	r0, [r7, #20]
 800c1fe:	f000 f8e3 	bl	800c3c8 <prvAddNewTaskToReadyList>
 800c202:	e001      	b.n	800c208 <xTaskCreateStatic+0x56>
		}
		else
		{
			xReturn = NULL;
 800c204:	2300      	movs	r3, #0
 800c206:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 800c208:	693b      	ldr	r3, [r7, #16]
	}
 800c20a:	4618      	mov	r0, r3
 800c20c:	3718      	adds	r7, #24
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}

0800c212 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c212:	b580      	push	{r7, lr}
 800c214:	b08c      	sub	sp, #48	@ 0x30
 800c216:	af04      	add	r7, sp, #16
 800c218:	60f8      	str	r0, [r7, #12]
 800c21a:	60b9      	str	r1, [r7, #8]
 800c21c:	603b      	str	r3, [r7, #0]
 800c21e:	4613      	mov	r3, r2
 800c220:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c222:	88fb      	ldrh	r3, [r7, #6]
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	4618      	mov	r0, r3
 800c228:	f001 fb5e 	bl	800d8e8 <pvPortMalloc>
 800c22c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d00e      	beq.n	800c252 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c234:	20a8      	movs	r0, #168	@ 0xa8
 800c236:	f001 fb57 	bl	800d8e8 <pvPortMalloc>
 800c23a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c23c:	69fb      	ldr	r3, [r7, #28]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d003      	beq.n	800c24a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c242:	69fb      	ldr	r3, [r7, #28]
 800c244:	697a      	ldr	r2, [r7, #20]
 800c246:	631a      	str	r2, [r3, #48]	@ 0x30
 800c248:	e005      	b.n	800c256 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c24a:	6978      	ldr	r0, [r7, #20]
 800c24c:	f001 fbe6 	bl	800da1c <vPortFree>
 800c250:	e001      	b.n	800c256 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c252:	2300      	movs	r3, #0
 800c254:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d017      	beq.n	800c28c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c25c:	69fb      	ldr	r3, [r7, #28]
 800c25e:	2200      	movs	r2, #0
 800c260:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c264:	88fa      	ldrh	r2, [r7, #6]
 800c266:	2300      	movs	r3, #0
 800c268:	9303      	str	r3, [sp, #12]
 800c26a:	69fb      	ldr	r3, [r7, #28]
 800c26c:	9302      	str	r3, [sp, #8]
 800c26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c270:	9301      	str	r3, [sp, #4]
 800c272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c274:	9300      	str	r3, [sp, #0]
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	68b9      	ldr	r1, [r7, #8]
 800c27a:	68f8      	ldr	r0, [r7, #12]
 800c27c:	f000 f80e 	bl	800c29c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c280:	69f8      	ldr	r0, [r7, #28]
 800c282:	f000 f8a1 	bl	800c3c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c286:	2301      	movs	r3, #1
 800c288:	61bb      	str	r3, [r7, #24]
 800c28a:	e002      	b.n	800c292 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c28c:	f04f 33ff 	mov.w	r3, #4294967295
 800c290:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c292:	69bb      	ldr	r3, [r7, #24]
	}
 800c294:	4618      	mov	r0, r3
 800c296:	3720      	adds	r7, #32
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}

0800c29c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b086      	sub	sp, #24
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	607a      	str	r2, [r7, #4]
 800c2a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c2aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	461a      	mov	r2, r3
 800c2b4:	21a5      	movs	r1, #165	@ 0xa5
 800c2b6:	f002 fc0e 	bl	800ead6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c2be:	6879      	ldr	r1, [r7, #4]
 800c2c0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800c2c4:	440b      	add	r3, r1
 800c2c6:	009b      	lsls	r3, r3, #2
 800c2c8:	4413      	add	r3, r2
 800c2ca:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c2cc:	693b      	ldr	r3, [r7, #16]
 800c2ce:	f023 0307 	bic.w	r3, r3, #7
 800c2d2:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d01f      	beq.n	800c31a <prvInitialiseNewTask+0x7e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c2da:	2300      	movs	r3, #0
 800c2dc:	617b      	str	r3, [r7, #20]
 800c2de:	e012      	b.n	800c306 <prvInitialiseNewTask+0x6a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	4413      	add	r3, r2
 800c2e6:	7819      	ldrb	r1, [r3, #0]
 800c2e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	4413      	add	r3, r2
 800c2ee:	3334      	adds	r3, #52	@ 0x34
 800c2f0:	460a      	mov	r2, r1
 800c2f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c2f4:	68ba      	ldr	r2, [r7, #8]
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d006      	beq.n	800c30e <prvInitialiseNewTask+0x72>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	3301      	adds	r3, #1
 800c304:	617b      	str	r3, [r7, #20]
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	2b0f      	cmp	r3, #15
 800c30a:	d9e9      	bls.n	800c2e0 <prvInitialiseNewTask+0x44>
 800c30c:	e000      	b.n	800c310 <prvInitialiseNewTask+0x74>
			{
				break;
 800c30e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c312:	2200      	movs	r2, #0
 800c314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c318:	e003      	b.n	800c322 <prvInitialiseNewTask+0x86>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c31c:	2200      	movs	r2, #0
 800c31e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c322:	6a3b      	ldr	r3, [r7, #32]
 800c324:	2b37      	cmp	r3, #55	@ 0x37
 800c326:	d901      	bls.n	800c32c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c328:	2337      	movs	r3, #55	@ 0x37
 800c32a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c32c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c32e:	6a3a      	ldr	r2, [r7, #32]
 800c330:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c334:	6a3a      	ldr	r2, [r7, #32]
 800c336:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c33a:	2200      	movs	r2, #0
 800c33c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c33e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c340:	3304      	adds	r3, #4
 800c342:	4618      	mov	r0, r3
 800c344:	f7ff f920 	bl	800b588 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34a:	3318      	adds	r3, #24
 800c34c:	4618      	mov	r0, r3
 800c34e:	f7ff f91b 	bl	800b588 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c354:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c356:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c358:	6a3b      	ldr	r3, [r7, #32]
 800c35a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c360:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c364:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c366:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36a:	2200      	movs	r2, #0
 800c36c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c372:	2200      	movs	r2, #0
 800c374:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37a:	3354      	adds	r3, #84	@ 0x54
 800c37c:	224c      	movs	r2, #76	@ 0x4c
 800c37e:	2100      	movs	r1, #0
 800c380:	4618      	mov	r0, r3
 800c382:	f002 fba8 	bl	800ead6 <memset>
 800c386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c388:	4a0c      	ldr	r2, [pc, #48]	@ (800c3bc <prvInitialiseNewTask+0x120>)
 800c38a:	659a      	str	r2, [r3, #88]	@ 0x58
 800c38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c38e:	4a0c      	ldr	r2, [pc, #48]	@ (800c3c0 <prvInitialiseNewTask+0x124>)
 800c390:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c394:	4a0b      	ldr	r2, [pc, #44]	@ (800c3c4 <prvInitialiseNewTask+0x128>)
 800c396:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c398:	683a      	ldr	r2, [r7, #0]
 800c39a:	68f9      	ldr	r1, [r7, #12]
 800c39c:	6938      	ldr	r0, [r7, #16]
 800c39e:	f001 f949 	bl	800d634 <pxPortInitialiseStack>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d002      	beq.n	800c3b4 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c3b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c3b4:	bf00      	nop
 800c3b6:	3718      	adds	r7, #24
 800c3b8:	46bd      	mov	sp, r7
 800c3ba:	bd80      	pop	{r7, pc}
 800c3bc:	24004f70 	.word	0x24004f70
 800c3c0:	24004fd8 	.word	0x24004fd8
 800c3c4:	24005040 	.word	0x24005040

0800c3c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c3d0:	f001 f9d0 	bl	800d774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c3d4:	4b2d      	ldr	r3, [pc, #180]	@ (800c48c <prvAddNewTaskToReadyList+0xc4>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	4a2c      	ldr	r2, [pc, #176]	@ (800c48c <prvAddNewTaskToReadyList+0xc4>)
 800c3dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c3de:	4b2c      	ldr	r3, [pc, #176]	@ (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d109      	bne.n	800c3fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c3e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c3ec:	4b27      	ldr	r3, [pc, #156]	@ (800c48c <prvAddNewTaskToReadyList+0xc4>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d110      	bne.n	800c416 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c3f4:	f000 fbe0 	bl	800cbb8 <prvInitialiseTaskLists>
 800c3f8:	e00d      	b.n	800c416 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c3fa:	4b26      	ldr	r3, [pc, #152]	@ (800c494 <prvAddNewTaskToReadyList+0xcc>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d109      	bne.n	800c416 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c402:	4b23      	ldr	r3, [pc, #140]	@ (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d802      	bhi.n	800c416 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c410:	4a1f      	ldr	r2, [pc, #124]	@ (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c416:	4b20      	ldr	r3, [pc, #128]	@ (800c498 <prvAddNewTaskToReadyList+0xd0>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	3301      	adds	r3, #1
 800c41c:	4a1e      	ldr	r2, [pc, #120]	@ (800c498 <prvAddNewTaskToReadyList+0xd0>)
 800c41e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c420:	4b1d      	ldr	r3, [pc, #116]	@ (800c498 <prvAddNewTaskToReadyList+0xd0>)
 800c422:	681a      	ldr	r2, [r3, #0]
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c42c:	4b1b      	ldr	r3, [pc, #108]	@ (800c49c <prvAddNewTaskToReadyList+0xd4>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	429a      	cmp	r2, r3
 800c432:	d903      	bls.n	800c43c <prvAddNewTaskToReadyList+0x74>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c438:	4a18      	ldr	r2, [pc, #96]	@ (800c49c <prvAddNewTaskToReadyList+0xd4>)
 800c43a:	6013      	str	r3, [r2, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c440:	4613      	mov	r3, r2
 800c442:	009b      	lsls	r3, r3, #2
 800c444:	4413      	add	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	4a15      	ldr	r2, [pc, #84]	@ (800c4a0 <prvAddNewTaskToReadyList+0xd8>)
 800c44a:	441a      	add	r2, r3
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	3304      	adds	r3, #4
 800c450:	4619      	mov	r1, r3
 800c452:	4610      	mov	r0, r2
 800c454:	f7ff f8a5 	bl	800b5a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c458:	f001 f9a6 	bl	800d7a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c45c:	4b0d      	ldr	r3, [pc, #52]	@ (800c494 <prvAddNewTaskToReadyList+0xcc>)
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00e      	beq.n	800c482 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c464:	4b0a      	ldr	r3, [pc, #40]	@ (800c490 <prvAddNewTaskToReadyList+0xc8>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46e:	429a      	cmp	r2, r3
 800c470:	d207      	bcs.n	800c482 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c472:	4b0c      	ldr	r3, [pc, #48]	@ (800c4a4 <prvAddNewTaskToReadyList+0xdc>)
 800c474:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c478:	601a      	str	r2, [r3, #0]
 800c47a:	f3bf 8f4f 	dsb	sy
 800c47e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c482:	bf00      	nop
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	240011f4 	.word	0x240011f4
 800c490:	24000d20 	.word	0x24000d20
 800c494:	24001200 	.word	0x24001200
 800c498:	24001210 	.word	0x24001210
 800c49c:	240011fc 	.word	0x240011fc
 800c4a0:	24000d24 	.word	0x24000d24
 800c4a4:	e000ed04 	.word	0xe000ed04

0800c4a8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b086      	sub	sp, #24
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 800c4b6:	f000 f8cb 	bl	800c650 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c4ba:	4b21      	ldr	r3, [pc, #132]	@ (800c540 <vTaskDelayUntil+0x98>)
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	683a      	ldr	r2, [r7, #0]
 800c4c6:	4413      	add	r3, r2
 800c4c8:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	693a      	ldr	r2, [r7, #16]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d20b      	bcs.n	800c4ec <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	68fa      	ldr	r2, [r7, #12]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d211      	bcs.n	800c502 <vTaskDelayUntil+0x5a>
 800c4de:	68fa      	ldr	r2, [r7, #12]
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d90d      	bls.n	800c502 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	617b      	str	r3, [r7, #20]
 800c4ea:	e00a      	b.n	800c502 <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	68fa      	ldr	r2, [r7, #12]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	d303      	bcc.n	800c4fe <vTaskDelayUntil+0x56>
 800c4f6:	68fa      	ldr	r2, [r7, #12]
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d901      	bls.n	800c502 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800c4fe:	2301      	movs	r3, #1
 800c500:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	68fa      	ldr	r2, [r7, #12]
 800c506:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d006      	beq.n	800c51c <vTaskDelayUntil+0x74>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c50e:	68fa      	ldr	r2, [r7, #12]
 800c510:	693b      	ldr	r3, [r7, #16]
 800c512:	1ad3      	subs	r3, r2, r3
 800c514:	2100      	movs	r1, #0
 800c516:	4618      	mov	r0, r3
 800c518:	f000 fd46 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c51c:	f000 f8a6 	bl	800c66c <xTaskResumeAll>
 800c520:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d107      	bne.n	800c538 <vTaskDelayUntil+0x90>
		{
			portYIELD_WITHIN_API();
 800c528:	4b06      	ldr	r3, [pc, #24]	@ (800c544 <vTaskDelayUntil+0x9c>)
 800c52a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c52e:	601a      	str	r2, [r3, #0]
 800c530:	f3bf 8f4f 	dsb	sy
 800c534:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c538:	bf00      	nop
 800c53a:	3718      	adds	r7, #24
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}
 800c540:	240011f8 	.word	0x240011f8
 800c544:	e000ed04 	.word	0xe000ed04

0800c548 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b084      	sub	sp, #16
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c550:	2300      	movs	r3, #0
 800c552:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d008      	beq.n	800c56c <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 800c55a:	f000 f879 	bl	800c650 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c55e:	2100      	movs	r1, #0
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f000 fd21 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c566:	f000 f881 	bl	800c66c <xTaskResumeAll>
 800c56a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d107      	bne.n	800c582 <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800c572:	4b06      	ldr	r3, [pc, #24]	@ (800c58c <vTaskDelay+0x44>)
 800c574:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c578:	601a      	str	r2, [r3, #0]
 800c57a:	f3bf 8f4f 	dsb	sy
 800c57e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c582:	bf00      	nop
 800c584:	3710      	adds	r7, #16
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}
 800c58a:	bf00      	nop
 800c58c:	e000ed04 	.word	0xe000ed04

0800c590 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b08a      	sub	sp, #40	@ 0x28
 800c594:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c596:	2300      	movs	r3, #0
 800c598:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c59a:	2300      	movs	r3, #0
 800c59c:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c59e:	1d3a      	adds	r2, r7, #4
 800c5a0:	f107 0108 	add.w	r1, r7, #8
 800c5a4:	f107 030c 	add.w	r3, r7, #12
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	f7fe ff99 	bl	800b4e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c5ae:	6879      	ldr	r1, [r7, #4]
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	68fa      	ldr	r2, [r7, #12]
 800c5b4:	9202      	str	r2, [sp, #8]
 800c5b6:	9301      	str	r3, [sp, #4]
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	9300      	str	r3, [sp, #0]
 800c5bc:	2300      	movs	r3, #0
 800c5be:	460a      	mov	r2, r1
 800c5c0:	491b      	ldr	r1, [pc, #108]	@ (800c630 <vTaskStartScheduler+0xa0>)
 800c5c2:	481c      	ldr	r0, [pc, #112]	@ (800c634 <vTaskStartScheduler+0xa4>)
 800c5c4:	f7ff fdf5 	bl	800c1b2 <xTaskCreateStatic>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	4a1b      	ldr	r2, [pc, #108]	@ (800c638 <vTaskStartScheduler+0xa8>)
 800c5cc:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c5ce:	4b1a      	ldr	r3, [pc, #104]	@ (800c638 <vTaskStartScheduler+0xa8>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d002      	beq.n	800c5dc <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	617b      	str	r3, [r7, #20]
 800c5da:	e001      	b.n	800c5e0 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	d102      	bne.n	800c5ec <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800c5e6:	f000 fd33 	bl	800d050 <xTimerCreateTimerTask>
 800c5ea:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c5ec:	697b      	ldr	r3, [r7, #20]
 800c5ee:	2b01      	cmp	r3, #1
 800c5f0:	d11a      	bne.n	800c628 <vTaskStartScheduler+0x98>
	__asm volatile
 800c5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f6:	f383 8811 	msr	BASEPRI, r3
 800c5fa:	f3bf 8f6f 	isb	sy
 800c5fe:	f3bf 8f4f 	dsb	sy
 800c602:	613b      	str	r3, [r7, #16]
}
 800c604:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c606:	4b0d      	ldr	r3, [pc, #52]	@ (800c63c <vTaskStartScheduler+0xac>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	3354      	adds	r3, #84	@ 0x54
 800c60c:	4a0c      	ldr	r2, [pc, #48]	@ (800c640 <vTaskStartScheduler+0xb0>)
 800c60e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c610:	4b0c      	ldr	r3, [pc, #48]	@ (800c644 <vTaskStartScheduler+0xb4>)
 800c612:	f04f 32ff 	mov.w	r2, #4294967295
 800c616:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c618:	4b0b      	ldr	r3, [pc, #44]	@ (800c648 <vTaskStartScheduler+0xb8>)
 800c61a:	2201      	movs	r2, #1
 800c61c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c61e:	4b0b      	ldr	r3, [pc, #44]	@ (800c64c <vTaskStartScheduler+0xbc>)
 800c620:	2200      	movs	r2, #0
 800c622:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c624:	f001 f87c 	bl	800d720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c628:	bf00      	nop
 800c62a:	3718      	adds	r7, #24
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}
 800c630:	080125fc 	.word	0x080125fc
 800c634:	0800cb89 	.word	0x0800cb89
 800c638:	24001218 	.word	0x24001218
 800c63c:	24000d20 	.word	0x24000d20
 800c640:	24000020 	.word	0x24000020
 800c644:	24001214 	.word	0x24001214
 800c648:	24001200 	.word	0x24001200
 800c64c:	240011f8 	.word	0x240011f8

0800c650 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c650:	b480      	push	{r7}
 800c652:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c654:	4b04      	ldr	r3, [pc, #16]	@ (800c668 <vTaskSuspendAll+0x18>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	3301      	adds	r3, #1
 800c65a:	4a03      	ldr	r2, [pc, #12]	@ (800c668 <vTaskSuspendAll+0x18>)
 800c65c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c65e:	bf00      	nop
 800c660:	46bd      	mov	sp, r7
 800c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c666:	4770      	bx	lr
 800c668:	2400121c 	.word	0x2400121c

0800c66c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b084      	sub	sp, #16
 800c670:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c672:	2300      	movs	r3, #0
 800c674:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c676:	2300      	movs	r3, #0
 800c678:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c67a:	f001 f87b 	bl	800d774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c67e:	4b39      	ldr	r3, [pc, #228]	@ (800c764 <xTaskResumeAll+0xf8>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	3b01      	subs	r3, #1
 800c684:	4a37      	ldr	r2, [pc, #220]	@ (800c764 <xTaskResumeAll+0xf8>)
 800c686:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c688:	4b36      	ldr	r3, [pc, #216]	@ (800c764 <xTaskResumeAll+0xf8>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d162      	bne.n	800c756 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c690:	4b35      	ldr	r3, [pc, #212]	@ (800c768 <xTaskResumeAll+0xfc>)
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d05e      	beq.n	800c756 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c698:	e02f      	b.n	800c6fa <xTaskResumeAll+0x8e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c69a:	4b34      	ldr	r3, [pc, #208]	@ (800c76c <xTaskResumeAll+0x100>)
 800c69c:	68db      	ldr	r3, [r3, #12]
 800c69e:	68db      	ldr	r3, [r3, #12]
 800c6a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	3318      	adds	r3, #24
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f7fe ffd8 	bl	800b65c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	3304      	adds	r3, #4
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	f7fe ffd3 	bl	800b65c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ba:	4b2d      	ldr	r3, [pc, #180]	@ (800c770 <xTaskResumeAll+0x104>)
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d903      	bls.n	800c6ca <xTaskResumeAll+0x5e>
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6c6:	4a2a      	ldr	r2, [pc, #168]	@ (800c770 <xTaskResumeAll+0x104>)
 800c6c8:	6013      	str	r3, [r2, #0]
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ce:	4613      	mov	r3, r2
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	4413      	add	r3, r2
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	4a27      	ldr	r2, [pc, #156]	@ (800c774 <xTaskResumeAll+0x108>)
 800c6d8:	441a      	add	r2, r3
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	3304      	adds	r3, #4
 800c6de:	4619      	mov	r1, r3
 800c6e0:	4610      	mov	r0, r2
 800c6e2:	f7fe ff5e 	bl	800b5a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ea:	4b23      	ldr	r3, [pc, #140]	@ (800c778 <xTaskResumeAll+0x10c>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d302      	bcc.n	800c6fa <xTaskResumeAll+0x8e>
					{
						xYieldPending = pdTRUE;
 800c6f4:	4b21      	ldr	r3, [pc, #132]	@ (800c77c <xTaskResumeAll+0x110>)
 800c6f6:	2201      	movs	r2, #1
 800c6f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c6fa:	4b1c      	ldr	r3, [pc, #112]	@ (800c76c <xTaskResumeAll+0x100>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d1cb      	bne.n	800c69a <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d001      	beq.n	800c70c <xTaskResumeAll+0xa0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c708:	f000 fae8 	bl	800ccdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c70c:	4b1c      	ldr	r3, [pc, #112]	@ (800c780 <xTaskResumeAll+0x114>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d010      	beq.n	800c73a <xTaskResumeAll+0xce>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c718:	f000 f846 	bl	800c7a8 <xTaskIncrementTick>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d002      	beq.n	800c728 <xTaskResumeAll+0xbc>
							{
								xYieldPending = pdTRUE;
 800c722:	4b16      	ldr	r3, [pc, #88]	@ (800c77c <xTaskResumeAll+0x110>)
 800c724:	2201      	movs	r2, #1
 800c726:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	3b01      	subs	r3, #1
 800c72c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d1f1      	bne.n	800c718 <xTaskResumeAll+0xac>

						xPendedTicks = 0;
 800c734:	4b12      	ldr	r3, [pc, #72]	@ (800c780 <xTaskResumeAll+0x114>)
 800c736:	2200      	movs	r2, #0
 800c738:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c73a:	4b10      	ldr	r3, [pc, #64]	@ (800c77c <xTaskResumeAll+0x110>)
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d009      	beq.n	800c756 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c742:	2301      	movs	r3, #1
 800c744:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c746:	4b0f      	ldr	r3, [pc, #60]	@ (800c784 <xTaskResumeAll+0x118>)
 800c748:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c74c:	601a      	str	r2, [r3, #0]
 800c74e:	f3bf 8f4f 	dsb	sy
 800c752:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c756:	f001 f827 	bl	800d7a8 <vPortExitCritical>

	return xAlreadyYielded;
 800c75a:	68bb      	ldr	r3, [r7, #8]
}
 800c75c:	4618      	mov	r0, r3
 800c75e:	3710      	adds	r7, #16
 800c760:	46bd      	mov	sp, r7
 800c762:	bd80      	pop	{r7, pc}
 800c764:	2400121c 	.word	0x2400121c
 800c768:	240011f4 	.word	0x240011f4
 800c76c:	240011b4 	.word	0x240011b4
 800c770:	240011fc 	.word	0x240011fc
 800c774:	24000d24 	.word	0x24000d24
 800c778:	24000d20 	.word	0x24000d20
 800c77c:	24001208 	.word	0x24001208
 800c780:	24001204 	.word	0x24001204
 800c784:	e000ed04 	.word	0xe000ed04

0800c788 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c788:	b480      	push	{r7}
 800c78a:	b083      	sub	sp, #12
 800c78c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c78e:	4b05      	ldr	r3, [pc, #20]	@ (800c7a4 <xTaskGetTickCount+0x1c>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c794:	687b      	ldr	r3, [r7, #4]
}
 800c796:	4618      	mov	r0, r3
 800c798:	370c      	adds	r7, #12
 800c79a:	46bd      	mov	sp, r7
 800c79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a0:	4770      	bx	lr
 800c7a2:	bf00      	nop
 800c7a4:	240011f8 	.word	0x240011f8

0800c7a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b086      	sub	sp, #24
 800c7ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c7b2:	4b46      	ldr	r3, [pc, #280]	@ (800c8cc <xTaskIncrementTick+0x124>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d17e      	bne.n	800c8b8 <xTaskIncrementTick+0x110>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c7ba:	4b45      	ldr	r3, [pc, #276]	@ (800c8d0 <xTaskIncrementTick+0x128>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	3301      	adds	r3, #1
 800c7c0:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c7c2:	4a43      	ldr	r2, [pc, #268]	@ (800c8d0 <xTaskIncrementTick+0x128>)
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c7c8:	693b      	ldr	r3, [r7, #16]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d110      	bne.n	800c7f0 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 800c7ce:	4b41      	ldr	r3, [pc, #260]	@ (800c8d4 <xTaskIncrementTick+0x12c>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	60fb      	str	r3, [r7, #12]
 800c7d4:	4b40      	ldr	r3, [pc, #256]	@ (800c8d8 <xTaskIncrementTick+0x130>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	4a3e      	ldr	r2, [pc, #248]	@ (800c8d4 <xTaskIncrementTick+0x12c>)
 800c7da:	6013      	str	r3, [r2, #0]
 800c7dc:	4a3e      	ldr	r2, [pc, #248]	@ (800c8d8 <xTaskIncrementTick+0x130>)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	6013      	str	r3, [r2, #0]
 800c7e2:	4b3e      	ldr	r3, [pc, #248]	@ (800c8dc <xTaskIncrementTick+0x134>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	4a3c      	ldr	r2, [pc, #240]	@ (800c8dc <xTaskIncrementTick+0x134>)
 800c7ea:	6013      	str	r3, [r2, #0]
 800c7ec:	f000 fa76 	bl	800ccdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c7f0:	4b3b      	ldr	r3, [pc, #236]	@ (800c8e0 <xTaskIncrementTick+0x138>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	693a      	ldr	r2, [r7, #16]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d349      	bcc.n	800c88e <xTaskIncrementTick+0xe6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7fa:	4b36      	ldr	r3, [pc, #216]	@ (800c8d4 <xTaskIncrementTick+0x12c>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d104      	bne.n	800c80e <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c804:	4b36      	ldr	r3, [pc, #216]	@ (800c8e0 <xTaskIncrementTick+0x138>)
 800c806:	f04f 32ff 	mov.w	r2, #4294967295
 800c80a:	601a      	str	r2, [r3, #0]
					break;
 800c80c:	e03f      	b.n	800c88e <xTaskIncrementTick+0xe6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c80e:	4b31      	ldr	r3, [pc, #196]	@ (800c8d4 <xTaskIncrementTick+0x12c>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	68db      	ldr	r3, [r3, #12]
 800c814:	68db      	ldr	r3, [r3, #12]
 800c816:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	685b      	ldr	r3, [r3, #4]
 800c81c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c81e:	693a      	ldr	r2, [r7, #16]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	429a      	cmp	r2, r3
 800c824:	d203      	bcs.n	800c82e <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c826:	4a2e      	ldr	r2, [pc, #184]	@ (800c8e0 <xTaskIncrementTick+0x138>)
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c82c:	e02f      	b.n	800c88e <xTaskIncrementTick+0xe6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	3304      	adds	r3, #4
 800c832:	4618      	mov	r0, r3
 800c834:	f7fe ff12 	bl	800b65c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d004      	beq.n	800c84a <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	3318      	adds	r3, #24
 800c844:	4618      	mov	r0, r3
 800c846:	f7fe ff09 	bl	800b65c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c84e:	4b25      	ldr	r3, [pc, #148]	@ (800c8e4 <xTaskIncrementTick+0x13c>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	429a      	cmp	r2, r3
 800c854:	d903      	bls.n	800c85e <xTaskIncrementTick+0xb6>
 800c856:	68bb      	ldr	r3, [r7, #8]
 800c858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c85a:	4a22      	ldr	r2, [pc, #136]	@ (800c8e4 <xTaskIncrementTick+0x13c>)
 800c85c:	6013      	str	r3, [r2, #0]
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c862:	4613      	mov	r3, r2
 800c864:	009b      	lsls	r3, r3, #2
 800c866:	4413      	add	r3, r2
 800c868:	009b      	lsls	r3, r3, #2
 800c86a:	4a1f      	ldr	r2, [pc, #124]	@ (800c8e8 <xTaskIncrementTick+0x140>)
 800c86c:	441a      	add	r2, r3
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	3304      	adds	r3, #4
 800c872:	4619      	mov	r1, r3
 800c874:	4610      	mov	r0, r2
 800c876:	f7fe fe94 	bl	800b5a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c87e:	4b1b      	ldr	r3, [pc, #108]	@ (800c8ec <xTaskIncrementTick+0x144>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c884:	429a      	cmp	r2, r3
 800c886:	d3b8      	bcc.n	800c7fa <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 800c888:	2301      	movs	r3, #1
 800c88a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c88c:	e7b5      	b.n	800c7fa <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c88e:	4b17      	ldr	r3, [pc, #92]	@ (800c8ec <xTaskIncrementTick+0x144>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c894:	4914      	ldr	r1, [pc, #80]	@ (800c8e8 <xTaskIncrementTick+0x140>)
 800c896:	4613      	mov	r3, r2
 800c898:	009b      	lsls	r3, r3, #2
 800c89a:	4413      	add	r3, r2
 800c89c:	009b      	lsls	r3, r3, #2
 800c89e:	440b      	add	r3, r1
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d901      	bls.n	800c8aa <xTaskIncrementTick+0x102>
			{
				xSwitchRequired = pdTRUE;
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c8aa:	4b11      	ldr	r3, [pc, #68]	@ (800c8f0 <xTaskIncrementTick+0x148>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d007      	beq.n	800c8c2 <xTaskIncrementTick+0x11a>
			{
				xSwitchRequired = pdTRUE;
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	617b      	str	r3, [r7, #20]
 800c8b6:	e004      	b.n	800c8c2 <xTaskIncrementTick+0x11a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c8b8:	4b0e      	ldr	r3, [pc, #56]	@ (800c8f4 <xTaskIncrementTick+0x14c>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	3301      	adds	r3, #1
 800c8be:	4a0d      	ldr	r2, [pc, #52]	@ (800c8f4 <xTaskIncrementTick+0x14c>)
 800c8c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c8c2:	697b      	ldr	r3, [r7, #20]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3718      	adds	r7, #24
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}
 800c8cc:	2400121c 	.word	0x2400121c
 800c8d0:	240011f8 	.word	0x240011f8
 800c8d4:	240011ac 	.word	0x240011ac
 800c8d8:	240011b0 	.word	0x240011b0
 800c8dc:	2400120c 	.word	0x2400120c
 800c8e0:	24001214 	.word	0x24001214
 800c8e4:	240011fc 	.word	0x240011fc
 800c8e8:	24000d24 	.word	0x24000d24
 800c8ec:	24000d20 	.word	0x24000d20
 800c8f0:	24001208 	.word	0x24001208
 800c8f4:	24001204 	.word	0x24001204

0800c8f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b083      	sub	sp, #12
 800c8fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c8fe:	4b23      	ldr	r3, [pc, #140]	@ (800c98c <vTaskSwitchContext+0x94>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d003      	beq.n	800c90e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c906:	4b22      	ldr	r3, [pc, #136]	@ (800c990 <vTaskSwitchContext+0x98>)
 800c908:	2201      	movs	r2, #1
 800c90a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c90c:	e038      	b.n	800c980 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800c90e:	4b20      	ldr	r3, [pc, #128]	@ (800c990 <vTaskSwitchContext+0x98>)
 800c910:	2200      	movs	r2, #0
 800c912:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c914:	4b1f      	ldr	r3, [pc, #124]	@ (800c994 <vTaskSwitchContext+0x9c>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	607b      	str	r3, [r7, #4]
 800c91a:	e002      	b.n	800c922 <vTaskSwitchContext+0x2a>
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	3b01      	subs	r3, #1
 800c920:	607b      	str	r3, [r7, #4]
 800c922:	491d      	ldr	r1, [pc, #116]	@ (800c998 <vTaskSwitchContext+0xa0>)
 800c924:	687a      	ldr	r2, [r7, #4]
 800c926:	4613      	mov	r3, r2
 800c928:	009b      	lsls	r3, r3, #2
 800c92a:	4413      	add	r3, r2
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	440b      	add	r3, r1
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d0f2      	beq.n	800c91c <vTaskSwitchContext+0x24>
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	4613      	mov	r3, r2
 800c93a:	009b      	lsls	r3, r3, #2
 800c93c:	4413      	add	r3, r2
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	4a15      	ldr	r2, [pc, #84]	@ (800c998 <vTaskSwitchContext+0xa0>)
 800c942:	4413      	add	r3, r2
 800c944:	603b      	str	r3, [r7, #0]
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	685a      	ldr	r2, [r3, #4]
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	605a      	str	r2, [r3, #4]
 800c950:	683b      	ldr	r3, [r7, #0]
 800c952:	685a      	ldr	r2, [r3, #4]
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	3308      	adds	r3, #8
 800c958:	429a      	cmp	r2, r3
 800c95a:	d104      	bne.n	800c966 <vTaskSwitchContext+0x6e>
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	685b      	ldr	r3, [r3, #4]
 800c960:	685a      	ldr	r2, [r3, #4]
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	605a      	str	r2, [r3, #4]
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	685b      	ldr	r3, [r3, #4]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	4a0b      	ldr	r2, [pc, #44]	@ (800c99c <vTaskSwitchContext+0xa4>)
 800c96e:	6013      	str	r3, [r2, #0]
 800c970:	4a08      	ldr	r2, [pc, #32]	@ (800c994 <vTaskSwitchContext+0x9c>)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c976:	4b09      	ldr	r3, [pc, #36]	@ (800c99c <vTaskSwitchContext+0xa4>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	3354      	adds	r3, #84	@ 0x54
 800c97c:	4a08      	ldr	r2, [pc, #32]	@ (800c9a0 <vTaskSwitchContext+0xa8>)
 800c97e:	6013      	str	r3, [r2, #0]
}
 800c980:	bf00      	nop
 800c982:	370c      	adds	r7, #12
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr
 800c98c:	2400121c 	.word	0x2400121c
 800c990:	24001208 	.word	0x24001208
 800c994:	240011fc 	.word	0x240011fc
 800c998:	24000d24 	.word	0x24000d24
 800c99c:	24000d20 	.word	0x24000d20
 800c9a0:	24000020 	.word	0x24000020

0800c9a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b082      	sub	sp, #8
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9ae:	4b07      	ldr	r3, [pc, #28]	@ (800c9cc <vTaskPlaceOnEventList+0x28>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	3318      	adds	r3, #24
 800c9b4:	4619      	mov	r1, r3
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7fe fe17 	bl	800b5ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c9bc:	2101      	movs	r1, #1
 800c9be:	6838      	ldr	r0, [r7, #0]
 800c9c0:	f000 faf2 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
}
 800c9c4:	bf00      	nop
 800c9c6:	3708      	adds	r7, #8
 800c9c8:	46bd      	mov	sp, r7
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	24000d20 	.word	0x24000d20

0800c9d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	607a      	str	r2, [r7, #4]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c9dc:	4b0a      	ldr	r3, [pc, #40]	@ (800ca08 <vTaskPlaceOnEventListRestricted+0x38>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	3318      	adds	r3, #24
 800c9e2:	4619      	mov	r1, r3
 800c9e4:	68f8      	ldr	r0, [r7, #12]
 800c9e6:	f7fe fddc 	bl	800b5a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d002      	beq.n	800c9f6 <vTaskPlaceOnEventListRestricted+0x26>
		{
			xTicksToWait = portMAX_DELAY;
 800c9f0:	f04f 33ff 	mov.w	r3, #4294967295
 800c9f4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c9f6:	6879      	ldr	r1, [r7, #4]
 800c9f8:	68b8      	ldr	r0, [r7, #8]
 800c9fa:	f000 fad5 	bl	800cfa8 <prvAddCurrentTaskToDelayedList>
	}
 800c9fe:	bf00      	nop
 800ca00:	3710      	adds	r7, #16
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}
 800ca06:	bf00      	nop
 800ca08:	24000d20 	.word	0x24000d20

0800ca0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b084      	sub	sp, #16
 800ca10:	af00      	add	r7, sp, #0
 800ca12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	68db      	ldr	r3, [r3, #12]
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	3318      	adds	r3, #24
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7fe fe1b 	bl	800b65c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca26:	4b1e      	ldr	r3, [pc, #120]	@ (800caa0 <xTaskRemoveFromEventList+0x94>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d11d      	bne.n	800ca6a <xTaskRemoveFromEventList+0x5e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	3304      	adds	r3, #4
 800ca32:	4618      	mov	r0, r3
 800ca34:	f7fe fe12 	bl	800b65c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca3c:	4b19      	ldr	r3, [pc, #100]	@ (800caa4 <xTaskRemoveFromEventList+0x98>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	429a      	cmp	r2, r3
 800ca42:	d903      	bls.n	800ca4c <xTaskRemoveFromEventList+0x40>
 800ca44:	68bb      	ldr	r3, [r7, #8]
 800ca46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca48:	4a16      	ldr	r2, [pc, #88]	@ (800caa4 <xTaskRemoveFromEventList+0x98>)
 800ca4a:	6013      	str	r3, [r2, #0]
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca50:	4613      	mov	r3, r2
 800ca52:	009b      	lsls	r3, r3, #2
 800ca54:	4413      	add	r3, r2
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	4a13      	ldr	r2, [pc, #76]	@ (800caa8 <xTaskRemoveFromEventList+0x9c>)
 800ca5a:	441a      	add	r2, r3
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	3304      	adds	r3, #4
 800ca60:	4619      	mov	r1, r3
 800ca62:	4610      	mov	r0, r2
 800ca64:	f7fe fd9d 	bl	800b5a2 <vListInsertEnd>
 800ca68:	e005      	b.n	800ca76 <xTaskRemoveFromEventList+0x6a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	3318      	adds	r3, #24
 800ca6e:	4619      	mov	r1, r3
 800ca70:	480e      	ldr	r0, [pc, #56]	@ (800caac <xTaskRemoveFromEventList+0xa0>)
 800ca72:	f7fe fd96 	bl	800b5a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca7a:	4b0d      	ldr	r3, [pc, #52]	@ (800cab0 <xTaskRemoveFromEventList+0xa4>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d905      	bls.n	800ca90 <xTaskRemoveFromEventList+0x84>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ca84:	2301      	movs	r3, #1
 800ca86:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ca88:	4b0a      	ldr	r3, [pc, #40]	@ (800cab4 <xTaskRemoveFromEventList+0xa8>)
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	601a      	str	r2, [r3, #0]
 800ca8e:	e001      	b.n	800ca94 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		xReturn = pdFALSE;
 800ca90:	2300      	movs	r3, #0
 800ca92:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800ca94:	68fb      	ldr	r3, [r7, #12]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3710      	adds	r7, #16
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop
 800caa0:	2400121c 	.word	0x2400121c
 800caa4:	240011fc 	.word	0x240011fc
 800caa8:	24000d24 	.word	0x24000d24
 800caac:	240011b4 	.word	0x240011b4
 800cab0:	24000d20 	.word	0x24000d20
 800cab4:	24001208 	.word	0x24001208

0800cab8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cab8:	b480      	push	{r7}
 800caba:	b083      	sub	sp, #12
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cac0:	4b06      	ldr	r3, [pc, #24]	@ (800cadc <vTaskInternalSetTimeOutState+0x24>)
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cac8:	4b05      	ldr	r3, [pc, #20]	@ (800cae0 <vTaskInternalSetTimeOutState+0x28>)
 800caca:	681a      	ldr	r2, [r3, #0]
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	605a      	str	r2, [r3, #4]
}
 800cad0:	bf00      	nop
 800cad2:	370c      	adds	r7, #12
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr
 800cadc:	2400120c 	.word	0x2400120c
 800cae0:	240011f8 	.word	0x240011f8

0800cae4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b086      	sub	sp, #24
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 800caee:	f000 fe41 	bl	800d774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800caf2:	4b1d      	ldr	r3, [pc, #116]	@ (800cb68 <xTaskCheckForTimeOut+0x84>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	685b      	ldr	r3, [r3, #4]
 800cafc:	693a      	ldr	r2, [r7, #16]
 800cafe:	1ad3      	subs	r3, r2, r3
 800cb00:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb0a:	d102      	bne.n	800cb12 <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	617b      	str	r3, [r7, #20]
 800cb10:	e023      	b.n	800cb5a <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681a      	ldr	r2, [r3, #0]
 800cb16:	4b15      	ldr	r3, [pc, #84]	@ (800cb6c <xTaskCheckForTimeOut+0x88>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	429a      	cmp	r2, r3
 800cb1c:	d007      	beq.n	800cb2e <xTaskCheckForTimeOut+0x4a>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	685b      	ldr	r3, [r3, #4]
 800cb22:	693a      	ldr	r2, [r7, #16]
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d302      	bcc.n	800cb2e <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	617b      	str	r3, [r7, #20]
 800cb2c:	e015      	b.n	800cb5a <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	68fa      	ldr	r2, [r7, #12]
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d20b      	bcs.n	800cb50 <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	681a      	ldr	r2, [r3, #0]
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	1ad2      	subs	r2, r2, r3
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800cb44:	6878      	ldr	r0, [r7, #4]
 800cb46:	f7ff ffb7 	bl	800cab8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	617b      	str	r3, [r7, #20]
 800cb4e:	e004      	b.n	800cb5a <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	2200      	movs	r2, #0
 800cb54:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cb56:	2301      	movs	r3, #1
 800cb58:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800cb5a:	f000 fe25 	bl	800d7a8 <vPortExitCritical>

	return xReturn;
 800cb5e:	697b      	ldr	r3, [r7, #20]
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3718      	adds	r7, #24
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	240011f8 	.word	0x240011f8
 800cb6c:	2400120c 	.word	0x2400120c

0800cb70 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cb70:	b480      	push	{r7}
 800cb72:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cb74:	4b03      	ldr	r3, [pc, #12]	@ (800cb84 <vTaskMissedYield+0x14>)
 800cb76:	2201      	movs	r2, #1
 800cb78:	601a      	str	r2, [r3, #0]
}
 800cb7a:	bf00      	nop
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr
 800cb84:	24001208 	.word	0x24001208

0800cb88 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cb90:	f000 f852 	bl	800cc38 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cb94:	4b06      	ldr	r3, [pc, #24]	@ (800cbb0 <prvIdleTask+0x28>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	2b01      	cmp	r3, #1
 800cb9a:	d9f9      	bls.n	800cb90 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cb9c:	4b05      	ldr	r3, [pc, #20]	@ (800cbb4 <prvIdleTask+0x2c>)
 800cb9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cba2:	601a      	str	r2, [r3, #0]
 800cba4:	f3bf 8f4f 	dsb	sy
 800cba8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cbac:	e7f0      	b.n	800cb90 <prvIdleTask+0x8>
 800cbae:	bf00      	nop
 800cbb0:	24000d24 	.word	0x24000d24
 800cbb4:	e000ed04 	.word	0xe000ed04

0800cbb8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b082      	sub	sp, #8
 800cbbc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	607b      	str	r3, [r7, #4]
 800cbc2:	e00c      	b.n	800cbde <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	009b      	lsls	r3, r3, #2
 800cbca:	4413      	add	r3, r2
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	4a12      	ldr	r2, [pc, #72]	@ (800cc18 <prvInitialiseTaskLists+0x60>)
 800cbd0:	4413      	add	r3, r2
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f7fe fcb8 	bl	800b548 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	607b      	str	r3, [r7, #4]
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	2b37      	cmp	r3, #55	@ 0x37
 800cbe2:	d9ef      	bls.n	800cbc4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cbe4:	480d      	ldr	r0, [pc, #52]	@ (800cc1c <prvInitialiseTaskLists+0x64>)
 800cbe6:	f7fe fcaf 	bl	800b548 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cbea:	480d      	ldr	r0, [pc, #52]	@ (800cc20 <prvInitialiseTaskLists+0x68>)
 800cbec:	f7fe fcac 	bl	800b548 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cbf0:	480c      	ldr	r0, [pc, #48]	@ (800cc24 <prvInitialiseTaskLists+0x6c>)
 800cbf2:	f7fe fca9 	bl	800b548 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cbf6:	480c      	ldr	r0, [pc, #48]	@ (800cc28 <prvInitialiseTaskLists+0x70>)
 800cbf8:	f7fe fca6 	bl	800b548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cbfc:	480b      	ldr	r0, [pc, #44]	@ (800cc2c <prvInitialiseTaskLists+0x74>)
 800cbfe:	f7fe fca3 	bl	800b548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cc02:	4b0b      	ldr	r3, [pc, #44]	@ (800cc30 <prvInitialiseTaskLists+0x78>)
 800cc04:	4a05      	ldr	r2, [pc, #20]	@ (800cc1c <prvInitialiseTaskLists+0x64>)
 800cc06:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cc08:	4b0a      	ldr	r3, [pc, #40]	@ (800cc34 <prvInitialiseTaskLists+0x7c>)
 800cc0a:	4a05      	ldr	r2, [pc, #20]	@ (800cc20 <prvInitialiseTaskLists+0x68>)
 800cc0c:	601a      	str	r2, [r3, #0]
}
 800cc0e:	bf00      	nop
 800cc10:	3708      	adds	r7, #8
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}
 800cc16:	bf00      	nop
 800cc18:	24000d24 	.word	0x24000d24
 800cc1c:	24001184 	.word	0x24001184
 800cc20:	24001198 	.word	0x24001198
 800cc24:	240011b4 	.word	0x240011b4
 800cc28:	240011c8 	.word	0x240011c8
 800cc2c:	240011e0 	.word	0x240011e0
 800cc30:	240011ac 	.word	0x240011ac
 800cc34:	240011b0 	.word	0x240011b0

0800cc38 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc3e:	e019      	b.n	800cc74 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cc40:	f000 fd98 	bl	800d774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc44:	4b10      	ldr	r3, [pc, #64]	@ (800cc88 <prvCheckTasksWaitingTermination+0x50>)
 800cc46:	68db      	ldr	r3, [r3, #12]
 800cc48:	68db      	ldr	r3, [r3, #12]
 800cc4a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	3304      	adds	r3, #4
 800cc50:	4618      	mov	r0, r3
 800cc52:	f7fe fd03 	bl	800b65c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cc56:	4b0d      	ldr	r3, [pc, #52]	@ (800cc8c <prvCheckTasksWaitingTermination+0x54>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	3b01      	subs	r3, #1
 800cc5c:	4a0b      	ldr	r2, [pc, #44]	@ (800cc8c <prvCheckTasksWaitingTermination+0x54>)
 800cc5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cc60:	4b0b      	ldr	r3, [pc, #44]	@ (800cc90 <prvCheckTasksWaitingTermination+0x58>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	3b01      	subs	r3, #1
 800cc66:	4a0a      	ldr	r2, [pc, #40]	@ (800cc90 <prvCheckTasksWaitingTermination+0x58>)
 800cc68:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cc6a:	f000 fd9d 	bl	800d7a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f000 f810 	bl	800cc94 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cc74:	4b06      	ldr	r3, [pc, #24]	@ (800cc90 <prvCheckTasksWaitingTermination+0x58>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d1e1      	bne.n	800cc40 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cc7c:	bf00      	nop
 800cc7e:	bf00      	nop
 800cc80:	3708      	adds	r7, #8
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}
 800cc86:	bf00      	nop
 800cc88:	240011c8 	.word	0x240011c8
 800cc8c:	240011f4 	.word	0x240011f4
 800cc90:	240011dc 	.word	0x240011dc

0800cc94 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b082      	sub	sp, #8
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	3354      	adds	r3, #84	@ 0x54
 800cca0:	4618      	mov	r0, r3
 800cca2:	f001 ff35 	bl	800eb10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d108      	bne.n	800ccc2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f000 feb1 	bl	800da1c <vPortFree>
				vPortFree( pxTCB );
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f000 feae 	bl	800da1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ccc0:	e007      	b.n	800ccd2 <prvDeleteTCB+0x3e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ccc8:	2b01      	cmp	r3, #1
 800ccca:	d102      	bne.n	800ccd2 <prvDeleteTCB+0x3e>
				vPortFree( pxTCB );
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 fea5 	bl	800da1c <vPortFree>
	}
 800ccd2:	bf00      	nop
 800ccd4:	3708      	adds	r7, #8
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}
	...

0800ccdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b083      	sub	sp, #12
 800cce0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cce2:	4b0c      	ldr	r3, [pc, #48]	@ (800cd14 <prvResetNextTaskUnblockTime+0x38>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d104      	bne.n	800ccf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ccec:	4b0a      	ldr	r3, [pc, #40]	@ (800cd18 <prvResetNextTaskUnblockTime+0x3c>)
 800ccee:	f04f 32ff 	mov.w	r2, #4294967295
 800ccf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ccf4:	e008      	b.n	800cd08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccf6:	4b07      	ldr	r3, [pc, #28]	@ (800cd14 <prvResetNextTaskUnblockTime+0x38>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	68db      	ldr	r3, [r3, #12]
 800ccfc:	68db      	ldr	r3, [r3, #12]
 800ccfe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	685b      	ldr	r3, [r3, #4]
 800cd04:	4a04      	ldr	r2, [pc, #16]	@ (800cd18 <prvResetNextTaskUnblockTime+0x3c>)
 800cd06:	6013      	str	r3, [r2, #0]
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr
 800cd14:	240011ac 	.word	0x240011ac
 800cd18:	24001214 	.word	0x24001214

0800cd1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cd1c:	b480      	push	{r7}
 800cd1e:	b083      	sub	sp, #12
 800cd20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cd22:	4b0b      	ldr	r3, [pc, #44]	@ (800cd50 <xTaskGetSchedulerState+0x34>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d102      	bne.n	800cd30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	607b      	str	r3, [r7, #4]
 800cd2e:	e008      	b.n	800cd42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd30:	4b08      	ldr	r3, [pc, #32]	@ (800cd54 <xTaskGetSchedulerState+0x38>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d102      	bne.n	800cd3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cd38:	2302      	movs	r3, #2
 800cd3a:	607b      	str	r3, [r7, #4]
 800cd3c:	e001      	b.n	800cd42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cd42:	687b      	ldr	r3, [r7, #4]
	}
 800cd44:	4618      	mov	r0, r3
 800cd46:	370c      	adds	r7, #12
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4e:	4770      	bx	lr
 800cd50:	24001200 	.word	0x24001200
 800cd54:	2400121c 	.word	0x2400121c

0800cd58 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b084      	sub	sp, #16
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800cd64:	2300      	movs	r3, #0
 800cd66:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d051      	beq.n	800ce12 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd72:	4b2a      	ldr	r3, [pc, #168]	@ (800ce1c <xTaskPriorityInherit+0xc4>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d241      	bcs.n	800ce00 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	699b      	ldr	r3, [r3, #24]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	db06      	blt.n	800cd92 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd84:	4b25      	ldr	r3, [pc, #148]	@ (800ce1c <xTaskPriorityInherit+0xc4>)
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd8a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800cd92:	68bb      	ldr	r3, [r7, #8]
 800cd94:	6959      	ldr	r1, [r3, #20]
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd9a:	4613      	mov	r3, r2
 800cd9c:	009b      	lsls	r3, r3, #2
 800cd9e:	4413      	add	r3, r2
 800cda0:	009b      	lsls	r3, r3, #2
 800cda2:	4a1f      	ldr	r2, [pc, #124]	@ (800ce20 <xTaskPriorityInherit+0xc8>)
 800cda4:	4413      	add	r3, r2
 800cda6:	4299      	cmp	r1, r3
 800cda8:	d122      	bne.n	800cdf0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	3304      	adds	r3, #4
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7fe fc54 	bl	800b65c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cdb4:	4b19      	ldr	r3, [pc, #100]	@ (800ce1c <xTaskPriorityInherit+0xc4>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdc2:	4b18      	ldr	r3, [pc, #96]	@ (800ce24 <xTaskPriorityInherit+0xcc>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d903      	bls.n	800cdd2 <xTaskPriorityInherit+0x7a>
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdce:	4a15      	ldr	r2, [pc, #84]	@ (800ce24 <xTaskPriorityInherit+0xcc>)
 800cdd0:	6013      	str	r3, [r2, #0]
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdd6:	4613      	mov	r3, r2
 800cdd8:	009b      	lsls	r3, r3, #2
 800cdda:	4413      	add	r3, r2
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	4a10      	ldr	r2, [pc, #64]	@ (800ce20 <xTaskPriorityInherit+0xc8>)
 800cde0:	441a      	add	r2, r3
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	3304      	adds	r3, #4
 800cde6:	4619      	mov	r1, r3
 800cde8:	4610      	mov	r0, r2
 800cdea:	f7fe fbda 	bl	800b5a2 <vListInsertEnd>
 800cdee:	e004      	b.n	800cdfa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800cdf0:	4b0a      	ldr	r3, [pc, #40]	@ (800ce1c <xTaskPriorityInherit+0xc4>)
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	60fb      	str	r3, [r7, #12]
 800cdfe:	e008      	b.n	800ce12 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ce04:	4b05      	ldr	r3, [pc, #20]	@ (800ce1c <xTaskPriorityInherit+0xc4>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d201      	bcs.n	800ce12 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ce0e:	2301      	movs	r3, #1
 800ce10:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ce12:	68fb      	ldr	r3, [r7, #12]
	}
 800ce14:	4618      	mov	r0, r3
 800ce16:	3710      	adds	r7, #16
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}
 800ce1c:	24000d20 	.word	0x24000d20
 800ce20:	24000d24 	.word	0x24000d24
 800ce24:	240011fc 	.word	0x240011fc

0800ce28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b084      	sub	sp, #16
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ce34:	2300      	movs	r3, #0
 800ce36:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d037      	beq.n	800ceae <xTaskPriorityDisinherit+0x86>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce42:	1e5a      	subs	r2, r3, #1
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce50:	429a      	cmp	r2, r3
 800ce52:	d02c      	beq.n	800ceae <xTaskPriorityDisinherit+0x86>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d128      	bne.n	800ceae <xTaskPriorityDisinherit+0x86>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	3304      	adds	r3, #4
 800ce60:	4618      	mov	r0, r3
 800ce62:	f7fe fbfb 	bl	800b65c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce7e:	4b0e      	ldr	r3, [pc, #56]	@ (800ceb8 <xTaskPriorityDisinherit+0x90>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	d903      	bls.n	800ce8e <xTaskPriorityDisinherit+0x66>
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce8a:	4a0b      	ldr	r2, [pc, #44]	@ (800ceb8 <xTaskPriorityDisinherit+0x90>)
 800ce8c:	6013      	str	r3, [r2, #0]
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce92:	4613      	mov	r3, r2
 800ce94:	009b      	lsls	r3, r3, #2
 800ce96:	4413      	add	r3, r2
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	4a08      	ldr	r2, [pc, #32]	@ (800cebc <xTaskPriorityDisinherit+0x94>)
 800ce9c:	441a      	add	r2, r3
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	3304      	adds	r3, #4
 800cea2:	4619      	mov	r1, r3
 800cea4:	4610      	mov	r0, r2
 800cea6:	f7fe fb7c 	bl	800b5a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ceaa:	2301      	movs	r3, #1
 800ceac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ceae:	68fb      	ldr	r3, [r7, #12]
	}
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	3710      	adds	r7, #16
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	bd80      	pop	{r7, pc}
 800ceb8:	240011fc 	.word	0x240011fc
 800cebc:	24000d24 	.word	0x24000d24

0800cec0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b086      	sub	sp, #24
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cece:	2301      	movs	r3, #1
 800ced0:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d04b      	beq.n	800cf70 <vTaskPriorityDisinheritAfterTimeout+0xb0>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cedc:	683a      	ldr	r2, [r7, #0]
 800cede:	429a      	cmp	r2, r3
 800cee0:	d902      	bls.n	800cee8 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	617b      	str	r3, [r7, #20]
 800cee6:	e002      	b.n	800ceee <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cee8:	693b      	ldr	r3, [r7, #16]
 800ceea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ceec:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cef2:	697a      	ldr	r2, [r7, #20]
 800cef4:	429a      	cmp	r2, r3
 800cef6:	d03b      	beq.n	800cf70 <vTaskPriorityDisinheritAfterTimeout+0xb0>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cefc:	68fa      	ldr	r2, [r7, #12]
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d136      	bne.n	800cf70 <vTaskPriorityDisinheritAfterTimeout+0xb0>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cf02:	693b      	ldr	r3, [r7, #16]
 800cf04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf06:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800cf08:	693b      	ldr	r3, [r7, #16]
 800cf0a:	697a      	ldr	r2, [r7, #20]
 800cf0c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	699b      	ldr	r3, [r3, #24]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	db04      	blt.n	800cf20 <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800cf1c:	693b      	ldr	r3, [r7, #16]
 800cf1e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cf20:	693b      	ldr	r3, [r7, #16]
 800cf22:	6959      	ldr	r1, [r3, #20]
 800cf24:	68ba      	ldr	r2, [r7, #8]
 800cf26:	4613      	mov	r3, r2
 800cf28:	009b      	lsls	r3, r3, #2
 800cf2a:	4413      	add	r3, r2
 800cf2c:	009b      	lsls	r3, r3, #2
 800cf2e:	4a12      	ldr	r2, [pc, #72]	@ (800cf78 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800cf30:	4413      	add	r3, r2
 800cf32:	4299      	cmp	r1, r3
 800cf34:	d11c      	bne.n	800cf70 <vTaskPriorityDisinheritAfterTimeout+0xb0>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	3304      	adds	r3, #4
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fe fb8e 	bl	800b65c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf44:	4b0d      	ldr	r3, [pc, #52]	@ (800cf7c <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	d903      	bls.n	800cf54 <vTaskPriorityDisinheritAfterTimeout+0x94>
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf50:	4a0a      	ldr	r2, [pc, #40]	@ (800cf7c <vTaskPriorityDisinheritAfterTimeout+0xbc>)
 800cf52:	6013      	str	r3, [r2, #0]
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf58:	4613      	mov	r3, r2
 800cf5a:	009b      	lsls	r3, r3, #2
 800cf5c:	4413      	add	r3, r2
 800cf5e:	009b      	lsls	r3, r3, #2
 800cf60:	4a05      	ldr	r2, [pc, #20]	@ (800cf78 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
 800cf62:	441a      	add	r2, r3
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	3304      	adds	r3, #4
 800cf68:	4619      	mov	r1, r3
 800cf6a:	4610      	mov	r0, r2
 800cf6c:	f7fe fb19 	bl	800b5a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf70:	bf00      	nop
 800cf72:	3718      	adds	r7, #24
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}
 800cf78:	24000d24 	.word	0x24000d24
 800cf7c:	240011fc 	.word	0x240011fc

0800cf80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cf80:	b480      	push	{r7}
 800cf82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cf84:	4b07      	ldr	r3, [pc, #28]	@ (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d004      	beq.n	800cf96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cf8c:	4b05      	ldr	r3, [pc, #20]	@ (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cf92:	3201      	adds	r2, #1
 800cf94:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800cf96:	4b03      	ldr	r3, [pc, #12]	@ (800cfa4 <pvTaskIncrementMutexHeldCount+0x24>)
 800cf98:	681b      	ldr	r3, [r3, #0]
	}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr
 800cfa4:	24000d20 	.word	0x24000d20

0800cfa8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cfb2:	4b21      	ldr	r3, [pc, #132]	@ (800d038 <prvAddCurrentTaskToDelayedList+0x90>)
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cfb8:	4b20      	ldr	r3, [pc, #128]	@ (800d03c <prvAddCurrentTaskToDelayedList+0x94>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	3304      	adds	r3, #4
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7fe fb4c 	bl	800b65c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfca:	d10a      	bne.n	800cfe2 <prvAddCurrentTaskToDelayedList+0x3a>
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d007      	beq.n	800cfe2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cfd2:	4b1a      	ldr	r3, [pc, #104]	@ (800d03c <prvAddCurrentTaskToDelayedList+0x94>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	3304      	adds	r3, #4
 800cfd8:	4619      	mov	r1, r3
 800cfda:	4819      	ldr	r0, [pc, #100]	@ (800d040 <prvAddCurrentTaskToDelayedList+0x98>)
 800cfdc:	f7fe fae1 	bl	800b5a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cfe0:	e026      	b.n	800d030 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cfe2:	68fa      	ldr	r2, [r7, #12]
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	4413      	add	r3, r2
 800cfe8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cfea:	4b14      	ldr	r3, [pc, #80]	@ (800d03c <prvAddCurrentTaskToDelayedList+0x94>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	68ba      	ldr	r2, [r7, #8]
 800cff0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cff2:	68ba      	ldr	r2, [r7, #8]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	429a      	cmp	r2, r3
 800cff8:	d209      	bcs.n	800d00e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cffa:	4b12      	ldr	r3, [pc, #72]	@ (800d044 <prvAddCurrentTaskToDelayedList+0x9c>)
 800cffc:	681a      	ldr	r2, [r3, #0]
 800cffe:	4b0f      	ldr	r3, [pc, #60]	@ (800d03c <prvAddCurrentTaskToDelayedList+0x94>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	3304      	adds	r3, #4
 800d004:	4619      	mov	r1, r3
 800d006:	4610      	mov	r0, r2
 800d008:	f7fe faef 	bl	800b5ea <vListInsert>
}
 800d00c:	e010      	b.n	800d030 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d00e:	4b0e      	ldr	r3, [pc, #56]	@ (800d048 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	4b0a      	ldr	r3, [pc, #40]	@ (800d03c <prvAddCurrentTaskToDelayedList+0x94>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	3304      	adds	r3, #4
 800d018:	4619      	mov	r1, r3
 800d01a:	4610      	mov	r0, r2
 800d01c:	f7fe fae5 	bl	800b5ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d020:	4b0a      	ldr	r3, [pc, #40]	@ (800d04c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	68ba      	ldr	r2, [r7, #8]
 800d026:	429a      	cmp	r2, r3
 800d028:	d202      	bcs.n	800d030 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d02a:	4a08      	ldr	r2, [pc, #32]	@ (800d04c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	6013      	str	r3, [r2, #0]
}
 800d030:	bf00      	nop
 800d032:	3710      	adds	r7, #16
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	240011f8 	.word	0x240011f8
 800d03c:	24000d20 	.word	0x24000d20
 800d040:	240011e0 	.word	0x240011e0
 800d044:	240011b0 	.word	0x240011b0
 800d048:	240011ac 	.word	0x240011ac
 800d04c:	24001214 	.word	0x24001214

0800d050 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b088      	sub	sp, #32
 800d054:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d056:	2300      	movs	r3, #0
 800d058:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d05a:	f000 faab 	bl	800d5b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d05e:	4b15      	ldr	r3, [pc, #84]	@ (800d0b4 <xTimerCreateTimerTask+0x64>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d020      	beq.n	800d0a8 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d066:	2300      	movs	r3, #0
 800d068:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d06a:	2300      	movs	r3, #0
 800d06c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d06e:	463a      	mov	r2, r7
 800d070:	1d39      	adds	r1, r7, #4
 800d072:	f107 0308 	add.w	r3, r7, #8
 800d076:	4618      	mov	r0, r3
 800d078:	f7fe fa4c 	bl	800b514 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d07c:	6839      	ldr	r1, [r7, #0]
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	68ba      	ldr	r2, [r7, #8]
 800d082:	9202      	str	r2, [sp, #8]
 800d084:	9301      	str	r3, [sp, #4]
 800d086:	2302      	movs	r3, #2
 800d088:	9300      	str	r3, [sp, #0]
 800d08a:	2300      	movs	r3, #0
 800d08c:	460a      	mov	r2, r1
 800d08e:	490a      	ldr	r1, [pc, #40]	@ (800d0b8 <xTimerCreateTimerTask+0x68>)
 800d090:	480a      	ldr	r0, [pc, #40]	@ (800d0bc <xTimerCreateTimerTask+0x6c>)
 800d092:	f7ff f88e 	bl	800c1b2 <xTaskCreateStatic>
 800d096:	4603      	mov	r3, r0
 800d098:	4a09      	ldr	r2, [pc, #36]	@ (800d0c0 <xTimerCreateTimerTask+0x70>)
 800d09a:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d09c:	4b08      	ldr	r3, [pc, #32]	@ (800d0c0 <xTimerCreateTimerTask+0x70>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d001      	beq.n	800d0a8 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	60fb      	str	r3, [r7, #12]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bd80      	pop	{r7, pc}
 800d0b2:	bf00      	nop
 800d0b4:	24001250 	.word	0x24001250
 800d0b8:	08012604 	.word	0x08012604
 800d0bc:	0800d1c5 	.word	0x0800d1c5
 800d0c0:	24001254 	.word	0x24001254

0800d0c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b08a      	sub	sp, #40	@ 0x28
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	60f8      	str	r0, [r7, #12]
 800d0cc:	60b9      	str	r1, [r7, #8]
 800d0ce:	607a      	str	r2, [r7, #4]
 800d0d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	627b      	str	r3, [r7, #36]	@ 0x24

	configASSERT( xTimer );

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d0d6:	4b1a      	ldr	r3, [pc, #104]	@ (800d140 <xTimerGenericCommand+0x7c>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d02a      	beq.n	800d134 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	2b05      	cmp	r3, #5
 800d0ee:	dc18      	bgt.n	800d122 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d0f0:	f7ff fe14 	bl	800cd1c <xTaskGetSchedulerState>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	2b02      	cmp	r3, #2
 800d0f8:	d109      	bne.n	800d10e <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d0fa:	4b11      	ldr	r3, [pc, #68]	@ (800d140 <xTimerGenericCommand+0x7c>)
 800d0fc:	6818      	ldr	r0, [r3, #0]
 800d0fe:	f107 0114 	add.w	r1, r7, #20
 800d102:	2300      	movs	r3, #0
 800d104:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d106:	f7fe fb9f 	bl	800b848 <xQueueGenericSend>
 800d10a:	6278      	str	r0, [r7, #36]	@ 0x24
 800d10c:	e012      	b.n	800d134 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d10e:	4b0c      	ldr	r3, [pc, #48]	@ (800d140 <xTimerGenericCommand+0x7c>)
 800d110:	6818      	ldr	r0, [r3, #0]
 800d112:	f107 0114 	add.w	r1, r7, #20
 800d116:	2300      	movs	r3, #0
 800d118:	2200      	movs	r2, #0
 800d11a:	f7fe fb95 	bl	800b848 <xQueueGenericSend>
 800d11e:	6278      	str	r0, [r7, #36]	@ 0x24
 800d120:	e008      	b.n	800d134 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d122:	4b07      	ldr	r3, [pc, #28]	@ (800d140 <xTimerGenericCommand+0x7c>)
 800d124:	6818      	ldr	r0, [r3, #0]
 800d126:	f107 0114 	add.w	r1, r7, #20
 800d12a:	2300      	movs	r3, #0
 800d12c:	683a      	ldr	r2, [r7, #0]
 800d12e:	f7fe fc51 	bl	800b9d4 <xQueueGenericSendFromISR>
 800d132:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d136:	4618      	mov	r0, r3
 800d138:	3728      	adds	r7, #40	@ 0x28
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}
 800d13e:	bf00      	nop
 800d140:	24001250 	.word	0x24001250

0800d144 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b086      	sub	sp, #24
 800d148:	af02      	add	r7, sp, #8
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d14e:	4b1c      	ldr	r3, [pc, #112]	@ (800d1c0 <prvProcessExpiredTimer+0x7c>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	68db      	ldr	r3, [r3, #12]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	3304      	adds	r3, #4
 800d15c:	4618      	mov	r0, r3
 800d15e:	f7fe fa7d 	bl	800b65c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d168:	f003 0304 	and.w	r3, r3, #4
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d015      	beq.n	800d19c <prvProcessExpiredTimer+0x58>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	699a      	ldr	r2, [r3, #24]
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	18d1      	adds	r1, r2, r3
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	683a      	ldr	r2, [r7, #0]
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f000 f8c7 	bl	800d310 <prvInsertTimerInActiveList>
 800d182:	4603      	mov	r3, r0
 800d184:	2b00      	cmp	r3, #0
 800d186:	d012      	beq.n	800d1ae <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d188:	2300      	movs	r3, #0
 800d18a:	9300      	str	r3, [sp, #0]
 800d18c:	2300      	movs	r3, #0
 800d18e:	687a      	ldr	r2, [r7, #4]
 800d190:	2100      	movs	r1, #0
 800d192:	68f8      	ldr	r0, [r7, #12]
 800d194:	f7ff ff96 	bl	800d0c4 <xTimerGenericCommand>
 800d198:	60b8      	str	r0, [r7, #8]
 800d19a:	e008      	b.n	800d1ae <prvProcessExpiredTimer+0x6a>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d1a2:	f023 0301 	bic.w	r3, r3, #1
 800d1a6:	b2da      	uxtb	r2, r3
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	6a1b      	ldr	r3, [r3, #32]
 800d1b2:	68f8      	ldr	r0, [r7, #12]
 800d1b4:	4798      	blx	r3
}
 800d1b6:	bf00      	nop
 800d1b8:	3710      	adds	r7, #16
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	24001248 	.word	0x24001248

0800d1c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b084      	sub	sp, #16
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d1cc:	f107 0308 	add.w	r3, r7, #8
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f000 f859 	bl	800d288 <prvGetNextExpireTime>
 800d1d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	4619      	mov	r1, r3
 800d1dc:	68f8      	ldr	r0, [r7, #12]
 800d1de:	f000 f805 	bl	800d1ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d1e2:	f000 f8d7 	bl	800d394 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d1e6:	bf00      	nop
 800d1e8:	e7f0      	b.n	800d1cc <prvTimerTask+0x8>
	...

0800d1ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b084      	sub	sp, #16
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
 800d1f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d1f6:	f7ff fa2b 	bl	800c650 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d1fa:	f107 0308 	add.w	r3, r7, #8
 800d1fe:	4618      	mov	r0, r3
 800d200:	f000 f866 	bl	800d2d0 <prvSampleTimeNow>
 800d204:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d130      	bne.n	800d26e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d20c:	683b      	ldr	r3, [r7, #0]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d10a      	bne.n	800d228 <prvProcessTimerOrBlockTask+0x3c>
 800d212:	687a      	ldr	r2, [r7, #4]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	429a      	cmp	r2, r3
 800d218:	d806      	bhi.n	800d228 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d21a:	f7ff fa27 	bl	800c66c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d21e:	68f9      	ldr	r1, [r7, #12]
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f7ff ff8f 	bl	800d144 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d226:	e024      	b.n	800d272 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d008      	beq.n	800d240 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d22e:	4b13      	ldr	r3, [pc, #76]	@ (800d27c <prvProcessTimerOrBlockTask+0x90>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d101      	bne.n	800d23c <prvProcessTimerOrBlockTask+0x50>
 800d238:	2301      	movs	r3, #1
 800d23a:	e000      	b.n	800d23e <prvProcessTimerOrBlockTask+0x52>
 800d23c:	2300      	movs	r3, #0
 800d23e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d240:	4b0f      	ldr	r3, [pc, #60]	@ (800d280 <prvProcessTimerOrBlockTask+0x94>)
 800d242:	6818      	ldr	r0, [r3, #0]
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	1ad3      	subs	r3, r2, r3
 800d24a:	683a      	ldr	r2, [r7, #0]
 800d24c:	4619      	mov	r1, r3
 800d24e:	f7fe feff 	bl	800c050 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d252:	f7ff fa0b 	bl	800c66c <xTaskResumeAll>
 800d256:	4603      	mov	r3, r0
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d10a      	bne.n	800d272 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d25c:	4b09      	ldr	r3, [pc, #36]	@ (800d284 <prvProcessTimerOrBlockTask+0x98>)
 800d25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d262:	601a      	str	r2, [r3, #0]
 800d264:	f3bf 8f4f 	dsb	sy
 800d268:	f3bf 8f6f 	isb	sy
}
 800d26c:	e001      	b.n	800d272 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d26e:	f7ff f9fd 	bl	800c66c <xTaskResumeAll>
}
 800d272:	bf00      	nop
 800d274:	3710      	adds	r7, #16
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	2400124c 	.word	0x2400124c
 800d280:	24001250 	.word	0x24001250
 800d284:	e000ed04 	.word	0xe000ed04

0800d288 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d288:	b480      	push	{r7}
 800d28a:	b085      	sub	sp, #20
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d290:	4b0e      	ldr	r3, [pc, #56]	@ (800d2cc <prvGetNextExpireTime+0x44>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d101      	bne.n	800d29e <prvGetNextExpireTime+0x16>
 800d29a:	2201      	movs	r2, #1
 800d29c:	e000      	b.n	800d2a0 <prvGetNextExpireTime+0x18>
 800d29e:	2200      	movs	r2, #0
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d105      	bne.n	800d2b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d2ac:	4b07      	ldr	r3, [pc, #28]	@ (800d2cc <prvGetNextExpireTime+0x44>)
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	68db      	ldr	r3, [r3, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	60fb      	str	r3, [r7, #12]
 800d2b6:	e001      	b.n	800d2bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
}
 800d2be:	4618      	mov	r0, r3
 800d2c0:	3714      	adds	r7, #20
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c8:	4770      	bx	lr
 800d2ca:	bf00      	nop
 800d2cc:	24001248 	.word	0x24001248

0800d2d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d2d8:	f7ff fa56 	bl	800c788 <xTaskGetTickCount>
 800d2dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d2de:	4b0b      	ldr	r3, [pc, #44]	@ (800d30c <prvSampleTimeNow+0x3c>)
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	68fa      	ldr	r2, [r7, #12]
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d205      	bcs.n	800d2f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d2e8:	f000 f90e 	bl	800d508 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	601a      	str	r2, [r3, #0]
 800d2f2:	e002      	b.n	800d2fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d2fa:	4a04      	ldr	r2, [pc, #16]	@ (800d30c <prvSampleTimeNow+0x3c>)
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d300:	68fb      	ldr	r3, [r7, #12]
}
 800d302:	4618      	mov	r0, r3
 800d304:	3710      	adds	r7, #16
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}
 800d30a:	bf00      	nop
 800d30c:	24001258 	.word	0x24001258

0800d310 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b086      	sub	sp, #24
 800d314:	af00      	add	r7, sp, #0
 800d316:	60f8      	str	r0, [r7, #12]
 800d318:	60b9      	str	r1, [r7, #8]
 800d31a:	607a      	str	r2, [r7, #4]
 800d31c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d31e:	2300      	movs	r3, #0
 800d320:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	68ba      	ldr	r2, [r7, #8]
 800d326:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	68fa      	ldr	r2, [r7, #12]
 800d32c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d32e:	68ba      	ldr	r2, [r7, #8]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	429a      	cmp	r2, r3
 800d334:	d812      	bhi.n	800d35c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d336:	687a      	ldr	r2, [r7, #4]
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	1ad2      	subs	r2, r2, r3
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	699b      	ldr	r3, [r3, #24]
 800d340:	429a      	cmp	r2, r3
 800d342:	d302      	bcc.n	800d34a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d344:	2301      	movs	r3, #1
 800d346:	617b      	str	r3, [r7, #20]
 800d348:	e01b      	b.n	800d382 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d34a:	4b10      	ldr	r3, [pc, #64]	@ (800d38c <prvInsertTimerInActiveList+0x7c>)
 800d34c:	681a      	ldr	r2, [r3, #0]
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	3304      	adds	r3, #4
 800d352:	4619      	mov	r1, r3
 800d354:	4610      	mov	r0, r2
 800d356:	f7fe f948 	bl	800b5ea <vListInsert>
 800d35a:	e012      	b.n	800d382 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d35c:	687a      	ldr	r2, [r7, #4]
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	429a      	cmp	r2, r3
 800d362:	d206      	bcs.n	800d372 <prvInsertTimerInActiveList+0x62>
 800d364:	68ba      	ldr	r2, [r7, #8]
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	429a      	cmp	r2, r3
 800d36a:	d302      	bcc.n	800d372 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d36c:	2301      	movs	r3, #1
 800d36e:	617b      	str	r3, [r7, #20]
 800d370:	e007      	b.n	800d382 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d372:	4b07      	ldr	r3, [pc, #28]	@ (800d390 <prvInsertTimerInActiveList+0x80>)
 800d374:	681a      	ldr	r2, [r3, #0]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	3304      	adds	r3, #4
 800d37a:	4619      	mov	r1, r3
 800d37c:	4610      	mov	r0, r2
 800d37e:	f7fe f934 	bl	800b5ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d382:	697b      	ldr	r3, [r7, #20]
}
 800d384:	4618      	mov	r0, r3
 800d386:	3718      	adds	r7, #24
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}
 800d38c:	2400124c 	.word	0x2400124c
 800d390:	24001248 	.word	0x24001248

0800d394 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08c      	sub	sp, #48	@ 0x30
 800d398:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d39a:	e0a2      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d39c:	68bb      	ldr	r3, [r7, #8]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	da0b      	bge.n	800d3ba <prvProcessReceivedCommands+0x26>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d3a2:	f107 0308 	add.w	r3, r7, #8
 800d3a6:	3304      	adds	r3, #4
 800d3a8:	627b      	str	r3, [r7, #36]	@ 0x24
				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3b0:	6850      	ldr	r0, [r2, #4]
 800d3b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3b4:	6892      	ldr	r2, [r2, #8]
 800d3b6:	4611      	mov	r1, r2
 800d3b8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d3ba:	68bb      	ldr	r3, [r7, #8]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	f2c0 8090 	blt.w	800d4e2 <prvProcessReceivedCommands+0x14e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d3c6:	6a3b      	ldr	r3, [r7, #32]
 800d3c8:	695b      	ldr	r3, [r3, #20]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d004      	beq.n	800d3d8 <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3ce:	6a3b      	ldr	r3, [r7, #32]
 800d3d0:	3304      	adds	r3, #4
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	f7fe f942 	bl	800b65c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d3d8:	1d3b      	adds	r3, r7, #4
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f7ff ff78 	bl	800d2d0 <prvSampleTimeNow>
 800d3e0:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 800d3e2:	68bb      	ldr	r3, [r7, #8]
 800d3e4:	2b09      	cmp	r3, #9
 800d3e6:	d879      	bhi.n	800d4dc <prvProcessReceivedCommands+0x148>
 800d3e8:	a201      	add	r2, pc, #4	@ (adr r2, 800d3f0 <prvProcessReceivedCommands+0x5c>)
 800d3ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ee:	bf00      	nop
 800d3f0:	0800d419 	.word	0x0800d419
 800d3f4:	0800d419 	.word	0x0800d419
 800d3f8:	0800d419 	.word	0x0800d419
 800d3fc:	0800d473 	.word	0x0800d473
 800d400:	0800d487 	.word	0x0800d487
 800d404:	0800d4b3 	.word	0x0800d4b3
 800d408:	0800d419 	.word	0x0800d419
 800d40c:	0800d419 	.word	0x0800d419
 800d410:	0800d473 	.word	0x0800d473
 800d414:	0800d487 	.word	0x0800d487
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d418:	6a3b      	ldr	r3, [r7, #32]
 800d41a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d41e:	f043 0301 	orr.w	r3, r3, #1
 800d422:	b2da      	uxtb	r2, r3
 800d424:	6a3b      	ldr	r3, [r7, #32]
 800d426:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d42a:	68fa      	ldr	r2, [r7, #12]
 800d42c:	6a3b      	ldr	r3, [r7, #32]
 800d42e:	699b      	ldr	r3, [r3, #24]
 800d430:	18d1      	adds	r1, r2, r3
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	69fa      	ldr	r2, [r7, #28]
 800d436:	6a38      	ldr	r0, [r7, #32]
 800d438:	f7ff ff6a 	bl	800d310 <prvInsertTimerInActiveList>
 800d43c:	4603      	mov	r3, r0
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d04e      	beq.n	800d4e0 <prvProcessReceivedCommands+0x14c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d442:	6a3b      	ldr	r3, [r7, #32]
 800d444:	6a1b      	ldr	r3, [r3, #32]
 800d446:	6a38      	ldr	r0, [r7, #32]
 800d448:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d44a:	6a3b      	ldr	r3, [r7, #32]
 800d44c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d450:	f003 0304 	and.w	r3, r3, #4
 800d454:	2b00      	cmp	r3, #0
 800d456:	d043      	beq.n	800d4e0 <prvProcessReceivedCommands+0x14c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d458:	68fa      	ldr	r2, [r7, #12]
 800d45a:	6a3b      	ldr	r3, [r7, #32]
 800d45c:	699b      	ldr	r3, [r3, #24]
 800d45e:	441a      	add	r2, r3
 800d460:	2300      	movs	r3, #0
 800d462:	9300      	str	r3, [sp, #0]
 800d464:	2300      	movs	r3, #0
 800d466:	2100      	movs	r1, #0
 800d468:	6a38      	ldr	r0, [r7, #32]
 800d46a:	f7ff fe2b 	bl	800d0c4 <xTimerGenericCommand>
 800d46e:	61b8      	str	r0, [r7, #24]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 800d470:	e036      	b.n	800d4e0 <prvProcessReceivedCommands+0x14c>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d472:	6a3b      	ldr	r3, [r7, #32]
 800d474:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d478:	f023 0301 	bic.w	r3, r3, #1
 800d47c:	b2da      	uxtb	r2, r3
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d484:	e02d      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d486:	6a3b      	ldr	r3, [r7, #32]
 800d488:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d48c:	f043 0301 	orr.w	r3, r3, #1
 800d490:	b2da      	uxtb	r2, r3
 800d492:	6a3b      	ldr	r3, [r7, #32]
 800d494:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d498:	68fa      	ldr	r2, [r7, #12]
 800d49a:	6a3b      	ldr	r3, [r7, #32]
 800d49c:	619a      	str	r2, [r3, #24]
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d49e:	6a3b      	ldr	r3, [r7, #32]
 800d4a0:	699a      	ldr	r2, [r3, #24]
 800d4a2:	69fb      	ldr	r3, [r7, #28]
 800d4a4:	18d1      	adds	r1, r2, r3
 800d4a6:	69fb      	ldr	r3, [r7, #28]
 800d4a8:	69fa      	ldr	r2, [r7, #28]
 800d4aa:	6a38      	ldr	r0, [r7, #32]
 800d4ac:	f7ff ff30 	bl	800d310 <prvInsertTimerInActiveList>
					break;
 800d4b0:	e017      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d4b2:	6a3b      	ldr	r3, [r7, #32]
 800d4b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d4b8:	f003 0302 	and.w	r3, r3, #2
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d103      	bne.n	800d4c8 <prvProcessReceivedCommands+0x134>
						{
							vPortFree( pxTimer );
 800d4c0:	6a38      	ldr	r0, [r7, #32]
 800d4c2:	f000 faab 	bl	800da1c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d4c6:	e00c      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d4c8:	6a3b      	ldr	r3, [r7, #32]
 800d4ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d4ce:	f023 0301 	bic.w	r3, r3, #1
 800d4d2:	b2da      	uxtb	r2, r3
 800d4d4:	6a3b      	ldr	r3, [r7, #32]
 800d4d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d4da:	e002      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>

				default	:
					/* Don't expect to get here. */
					break;
 800d4dc:	bf00      	nop
 800d4de:	e000      	b.n	800d4e2 <prvProcessReceivedCommands+0x14e>
					break;
 800d4e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d4e2:	4b08      	ldr	r3, [pc, #32]	@ (800d504 <prvProcessReceivedCommands+0x170>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f107 0108 	add.w	r1, r7, #8
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	f7fe fae5 	bl	800babc <xQueueReceive>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	f47f af51 	bne.w	800d39c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d4fa:	bf00      	nop
 800d4fc:	bf00      	nop
 800d4fe:	3728      	adds	r7, #40	@ 0x28
 800d500:	46bd      	mov	sp, r7
 800d502:	bd80      	pop	{r7, pc}
 800d504:	24001250 	.word	0x24001250

0800d508 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b088      	sub	sp, #32
 800d50c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d50e:	e03a      	b.n	800d586 <prvSwitchTimerLists+0x7e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d510:	4b26      	ldr	r3, [pc, #152]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	68db      	ldr	r3, [r3, #12]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d51a:	4b24      	ldr	r3, [pc, #144]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	68db      	ldr	r3, [r3, #12]
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	3304      	adds	r3, #4
 800d528:	4618      	mov	r0, r3
 800d52a:	f7fe f897 	bl	800b65c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	6a1b      	ldr	r3, [r3, #32]
 800d532:	68f8      	ldr	r0, [r7, #12]
 800d534:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d53c:	f003 0304 	and.w	r3, r3, #4
 800d540:	2b00      	cmp	r3, #0
 800d542:	d020      	beq.n	800d586 <prvSwitchTimerLists+0x7e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	699b      	ldr	r3, [r3, #24]
 800d548:	693a      	ldr	r2, [r7, #16]
 800d54a:	4413      	add	r3, r2
 800d54c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d54e:	68ba      	ldr	r2, [r7, #8]
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	429a      	cmp	r2, r3
 800d554:	d90e      	bls.n	800d574 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	68ba      	ldr	r2, [r7, #8]
 800d55a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d562:	4b12      	ldr	r3, [pc, #72]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d564:	681a      	ldr	r2, [r3, #0]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	3304      	adds	r3, #4
 800d56a:	4619      	mov	r1, r3
 800d56c:	4610      	mov	r0, r2
 800d56e:	f7fe f83c 	bl	800b5ea <vListInsert>
 800d572:	e008      	b.n	800d586 <prvSwitchTimerLists+0x7e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d574:	2300      	movs	r3, #0
 800d576:	9300      	str	r3, [sp, #0]
 800d578:	2300      	movs	r3, #0
 800d57a:	693a      	ldr	r2, [r7, #16]
 800d57c:	2100      	movs	r1, #0
 800d57e:	68f8      	ldr	r0, [r7, #12]
 800d580:	f7ff fda0 	bl	800d0c4 <xTimerGenericCommand>
 800d584:	6078      	str	r0, [r7, #4]
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d586:	4b09      	ldr	r3, [pc, #36]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d1bf      	bne.n	800d510 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d590:	4b06      	ldr	r3, [pc, #24]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d596:	4b06      	ldr	r3, [pc, #24]	@ (800d5b0 <prvSwitchTimerLists+0xa8>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	4a04      	ldr	r2, [pc, #16]	@ (800d5ac <prvSwitchTimerLists+0xa4>)
 800d59c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d59e:	4a04      	ldr	r2, [pc, #16]	@ (800d5b0 <prvSwitchTimerLists+0xa8>)
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	6013      	str	r3, [r2, #0]
}
 800d5a4:	bf00      	nop
 800d5a6:	3718      	adds	r7, #24
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}
 800d5ac:	24001248 	.word	0x24001248
 800d5b0:	2400124c 	.word	0x2400124c

0800d5b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d5ba:	f000 f8db 	bl	800d774 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d5be:	4b15      	ldr	r3, [pc, #84]	@ (800d614 <prvCheckForValidListAndQueue+0x60>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d120      	bne.n	800d608 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d5c6:	4814      	ldr	r0, [pc, #80]	@ (800d618 <prvCheckForValidListAndQueue+0x64>)
 800d5c8:	f7fd ffbe 	bl	800b548 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d5cc:	4813      	ldr	r0, [pc, #76]	@ (800d61c <prvCheckForValidListAndQueue+0x68>)
 800d5ce:	f7fd ffbb 	bl	800b548 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d5d2:	4b13      	ldr	r3, [pc, #76]	@ (800d620 <prvCheckForValidListAndQueue+0x6c>)
 800d5d4:	4a10      	ldr	r2, [pc, #64]	@ (800d618 <prvCheckForValidListAndQueue+0x64>)
 800d5d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d5d8:	4b12      	ldr	r3, [pc, #72]	@ (800d624 <prvCheckForValidListAndQueue+0x70>)
 800d5da:	4a10      	ldr	r2, [pc, #64]	@ (800d61c <prvCheckForValidListAndQueue+0x68>)
 800d5dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d5de:	2300      	movs	r3, #0
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	4b11      	ldr	r3, [pc, #68]	@ (800d628 <prvCheckForValidListAndQueue+0x74>)
 800d5e4:	4a11      	ldr	r2, [pc, #68]	@ (800d62c <prvCheckForValidListAndQueue+0x78>)
 800d5e6:	2110      	movs	r1, #16
 800d5e8:	200a      	movs	r0, #10
 800d5ea:	f7fe f8bb 	bl	800b764 <xQueueGenericCreateStatic>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	4a08      	ldr	r2, [pc, #32]	@ (800d614 <prvCheckForValidListAndQueue+0x60>)
 800d5f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d5f4:	4b07      	ldr	r3, [pc, #28]	@ (800d614 <prvCheckForValidListAndQueue+0x60>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d005      	beq.n	800d608 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d5fc:	4b05      	ldr	r3, [pc, #20]	@ (800d614 <prvCheckForValidListAndQueue+0x60>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	490b      	ldr	r1, [pc, #44]	@ (800d630 <prvCheckForValidListAndQueue+0x7c>)
 800d602:	4618      	mov	r0, r3
 800d604:	f7fe fcfa 	bl	800bffc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d608:	f000 f8ce 	bl	800d7a8 <vPortExitCritical>
}
 800d60c:	bf00      	nop
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	24001250 	.word	0x24001250
 800d618:	24001220 	.word	0x24001220
 800d61c:	24001234 	.word	0x24001234
 800d620:	24001248 	.word	0x24001248
 800d624:	2400124c 	.word	0x2400124c
 800d628:	240012fc 	.word	0x240012fc
 800d62c:	2400125c 	.word	0x2400125c
 800d630:	0801260c 	.word	0x0801260c

0800d634 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d634:	b480      	push	{r7}
 800d636:	b085      	sub	sp, #20
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	3b04      	subs	r3, #4
 800d644:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d64c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	3b04      	subs	r3, #4
 800d652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	f023 0201 	bic.w	r2, r3, #1
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	3b04      	subs	r3, #4
 800d662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d664:	4a0c      	ldr	r2, [pc, #48]	@ (800d698 <pxPortInitialiseStack+0x64>)
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	3b14      	subs	r3, #20
 800d66e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	3b04      	subs	r3, #4
 800d67a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f06f 0202 	mvn.w	r2, #2
 800d682:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	3b20      	subs	r3, #32
 800d688:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d68a:	68fb      	ldr	r3, [r7, #12]
}
 800d68c:	4618      	mov	r0, r3
 800d68e:	3714      	adds	r7, #20
 800d690:	46bd      	mov	sp, r7
 800d692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d696:	4770      	bx	lr
 800d698:	0800d69d 	.word	0x0800d69d

0800d69c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d69c:	b480      	push	{r7}
 800d69e:	b083      	sub	sp, #12
 800d6a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6aa:	f383 8811 	msr	BASEPRI, r3
 800d6ae:	f3bf 8f6f 	isb	sy
 800d6b2:	f3bf 8f4f 	dsb	sy
 800d6b6:	607b      	str	r3, [r7, #4]
}
 800d6b8:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d6ba:	bf00      	nop
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d0fc      	beq.n	800d6bc <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d6c2:	bf00      	nop
 800d6c4:	bf00      	nop
 800d6c6:	370c      	adds	r7, #12
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ce:	4770      	bx	lr

0800d6d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d6d0:	4b07      	ldr	r3, [pc, #28]	@ (800d6f0 <pxCurrentTCBConst2>)
 800d6d2:	6819      	ldr	r1, [r3, #0]
 800d6d4:	6808      	ldr	r0, [r1, #0]
 800d6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6da:	f380 8809 	msr	PSP, r0
 800d6de:	f3bf 8f6f 	isb	sy
 800d6e2:	f04f 0000 	mov.w	r0, #0
 800d6e6:	f380 8811 	msr	BASEPRI, r0
 800d6ea:	4770      	bx	lr
 800d6ec:	f3af 8000 	nop.w

0800d6f0 <pxCurrentTCBConst2>:
 800d6f0:	24000d20 	.word	0x24000d20
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d6f4:	bf00      	nop
 800d6f6:	bf00      	nop

0800d6f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d6f8:	4808      	ldr	r0, [pc, #32]	@ (800d71c <prvPortStartFirstTask+0x24>)
 800d6fa:	6800      	ldr	r0, [r0, #0]
 800d6fc:	6800      	ldr	r0, [r0, #0]
 800d6fe:	f380 8808 	msr	MSP, r0
 800d702:	f04f 0000 	mov.w	r0, #0
 800d706:	f380 8814 	msr	CONTROL, r0
 800d70a:	b662      	cpsie	i
 800d70c:	b661      	cpsie	f
 800d70e:	f3bf 8f4f 	dsb	sy
 800d712:	f3bf 8f6f 	isb	sy
 800d716:	df00      	svc	0
 800d718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d71a:	bf00      	nop
 800d71c:	e000ed08 	.word	0xe000ed08

0800d720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d720:	b580      	push	{r7, lr}
 800d722:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d724:	4b10      	ldr	r3, [pc, #64]	@ (800d768 <xPortStartScheduler+0x48>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4a0f      	ldr	r2, [pc, #60]	@ (800d768 <xPortStartScheduler+0x48>)
 800d72a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d72e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d730:	4b0d      	ldr	r3, [pc, #52]	@ (800d768 <xPortStartScheduler+0x48>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4a0c      	ldr	r2, [pc, #48]	@ (800d768 <xPortStartScheduler+0x48>)
 800d736:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d73a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d73c:	f000 f8a6 	bl	800d88c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d740:	4b0a      	ldr	r3, [pc, #40]	@ (800d76c <xPortStartScheduler+0x4c>)
 800d742:	2200      	movs	r2, #0
 800d744:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d746:	f000 f8c5 	bl	800d8d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d74a:	4b09      	ldr	r3, [pc, #36]	@ (800d770 <xPortStartScheduler+0x50>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a08      	ldr	r2, [pc, #32]	@ (800d770 <xPortStartScheduler+0x50>)
 800d750:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d754:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d756:	f7ff ffcf 	bl	800d6f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d75a:	f7ff f8cd 	bl	800c8f8 <vTaskSwitchContext>
	prvTaskExitError();
 800d75e:	f7ff ff9d 	bl	800d69c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d762:	2300      	movs	r3, #0
}
 800d764:	4618      	mov	r0, r3
 800d766:	bd80      	pop	{r7, pc}
 800d768:	e000ed20 	.word	0xe000ed20
 800d76c:	24000010 	.word	0x24000010
 800d770:	e000ef34 	.word	0xe000ef34

0800d774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
	__asm volatile
 800d77a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d77e:	f383 8811 	msr	BASEPRI, r3
 800d782:	f3bf 8f6f 	isb	sy
 800d786:	f3bf 8f4f 	dsb	sy
 800d78a:	607b      	str	r3, [r7, #4]
}
 800d78c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d78e:	4b05      	ldr	r3, [pc, #20]	@ (800d7a4 <vPortEnterCritical+0x30>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	3301      	adds	r3, #1
 800d794:	4a03      	ldr	r2, [pc, #12]	@ (800d7a4 <vPortEnterCritical+0x30>)
 800d796:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 800d798:	bf00      	nop
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a2:	4770      	bx	lr
 800d7a4:	24000010 	.word	0x24000010

0800d7a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d7a8:	b480      	push	{r7}
 800d7aa:	b083      	sub	sp, #12
 800d7ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 800d7ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d7d8 <vPortExitCritical+0x30>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	3b01      	subs	r3, #1
 800d7b4:	4a08      	ldr	r2, [pc, #32]	@ (800d7d8 <vPortExitCritical+0x30>)
 800d7b6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d7b8:	4b07      	ldr	r3, [pc, #28]	@ (800d7d8 <vPortExitCritical+0x30>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d105      	bne.n	800d7cc <vPortExitCritical+0x24>
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	607b      	str	r3, [r7, #4]
	__asm volatile
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f383 8811 	msr	BASEPRI, r3
}
 800d7ca:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d7cc:	bf00      	nop
 800d7ce:	370c      	adds	r7, #12
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr
 800d7d8:	24000010 	.word	0x24000010
 800d7dc:	00000000 	.word	0x00000000

0800d7e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d7e0:	f3ef 8009 	mrs	r0, PSP
 800d7e4:	f3bf 8f6f 	isb	sy
 800d7e8:	4b15      	ldr	r3, [pc, #84]	@ (800d840 <pxCurrentTCBConst>)
 800d7ea:	681a      	ldr	r2, [r3, #0]
 800d7ec:	f01e 0f10 	tst.w	lr, #16
 800d7f0:	bf08      	it	eq
 800d7f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d7f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7fa:	6010      	str	r0, [r2, #0]
 800d7fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d804:	f380 8811 	msr	BASEPRI, r0
 800d808:	f3bf 8f4f 	dsb	sy
 800d80c:	f3bf 8f6f 	isb	sy
 800d810:	f7ff f872 	bl	800c8f8 <vTaskSwitchContext>
 800d814:	f04f 0000 	mov.w	r0, #0
 800d818:	f380 8811 	msr	BASEPRI, r0
 800d81c:	bc09      	pop	{r0, r3}
 800d81e:	6819      	ldr	r1, [r3, #0]
 800d820:	6808      	ldr	r0, [r1, #0]
 800d822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d826:	f01e 0f10 	tst.w	lr, #16
 800d82a:	bf08      	it	eq
 800d82c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d830:	f380 8809 	msr	PSP, r0
 800d834:	f3bf 8f6f 	isb	sy
 800d838:	4770      	bx	lr
 800d83a:	bf00      	nop
 800d83c:	f3af 8000 	nop.w

0800d840 <pxCurrentTCBConst>:
 800d840:	24000d20 	.word	0x24000d20
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d844:	bf00      	nop
 800d846:	bf00      	nop

0800d848 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b082      	sub	sp, #8
 800d84c:	af00      	add	r7, sp, #0
	__asm volatile
 800d84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d852:	f383 8811 	msr	BASEPRI, r3
 800d856:	f3bf 8f6f 	isb	sy
 800d85a:	f3bf 8f4f 	dsb	sy
 800d85e:	607b      	str	r3, [r7, #4]
}
 800d860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d862:	f7fe ffa1 	bl	800c7a8 <xTaskIncrementTick>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d003      	beq.n	800d874 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d86c:	4b06      	ldr	r3, [pc, #24]	@ (800d888 <xPortSysTickHandler+0x40>)
 800d86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d872:	601a      	str	r2, [r3, #0]
 800d874:	2300      	movs	r3, #0
 800d876:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	f383 8811 	msr	BASEPRI, r3
}
 800d87e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d880:	bf00      	nop
 800d882:	3708      	adds	r7, #8
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	e000ed04 	.word	0xe000ed04

0800d88c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d88c:	b480      	push	{r7}
 800d88e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d890:	4b0b      	ldr	r3, [pc, #44]	@ (800d8c0 <vPortSetupTimerInterrupt+0x34>)
 800d892:	2200      	movs	r2, #0
 800d894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d896:	4b0b      	ldr	r3, [pc, #44]	@ (800d8c4 <vPortSetupTimerInterrupt+0x38>)
 800d898:	2200      	movs	r2, #0
 800d89a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d89c:	4b0a      	ldr	r3, [pc, #40]	@ (800d8c8 <vPortSetupTimerInterrupt+0x3c>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4a0a      	ldr	r2, [pc, #40]	@ (800d8cc <vPortSetupTimerInterrupt+0x40>)
 800d8a2:	fba2 2303 	umull	r2, r3, r2, r3
 800d8a6:	099b      	lsrs	r3, r3, #6
 800d8a8:	4a09      	ldr	r2, [pc, #36]	@ (800d8d0 <vPortSetupTimerInterrupt+0x44>)
 800d8aa:	3b01      	subs	r3, #1
 800d8ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d8ae:	4b04      	ldr	r3, [pc, #16]	@ (800d8c0 <vPortSetupTimerInterrupt+0x34>)
 800d8b0:	2207      	movs	r2, #7
 800d8b2:	601a      	str	r2, [r3, #0]
}
 800d8b4:	bf00      	nop
 800d8b6:	46bd      	mov	sp, r7
 800d8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop
 800d8c0:	e000e010 	.word	0xe000e010
 800d8c4:	e000e018 	.word	0xe000e018
 800d8c8:	24000000 	.word	0x24000000
 800d8cc:	10624dd3 	.word	0x10624dd3
 800d8d0:	e000e014 	.word	0xe000e014

0800d8d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d8d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d8e4 <vPortEnableVFP+0x10>
 800d8d8:	6801      	ldr	r1, [r0, #0]
 800d8da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d8de:	6001      	str	r1, [r0, #0]
 800d8e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d8e2:	bf00      	nop
 800d8e4:	e000ed88 	.word	0xe000ed88

0800d8e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b086      	sub	sp, #24
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800d8f4:	f7fe feac 	bl	800c650 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d8f8:	4b42      	ldr	r3, [pc, #264]	@ (800da04 <pvPortMalloc+0x11c>)
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d101      	bne.n	800d904 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d900:	f000 f8cc 	bl	800da9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d904:	4b40      	ldr	r3, [pc, #256]	@ (800da08 <pvPortMalloc+0x120>)
 800d906:	681a      	ldr	r2, [r3, #0]
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	4013      	ands	r3, r2
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d172      	bne.n	800d9f6 <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d00d      	beq.n	800d932 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800d916:	2208      	movs	r2, #8
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	4413      	add	r3, r2
 800d91c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	f003 0307 	and.w	r3, r3, #7
 800d924:	2b00      	cmp	r3, #0
 800d926:	d004      	beq.n	800d932 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f023 0307 	bic.w	r3, r3, #7
 800d92e:	3308      	adds	r3, #8
 800d930:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d05e      	beq.n	800d9f6 <pvPortMalloc+0x10e>
 800d938:	4b34      	ldr	r3, [pc, #208]	@ (800da0c <pvPortMalloc+0x124>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	687a      	ldr	r2, [r7, #4]
 800d93e:	429a      	cmp	r2, r3
 800d940:	d859      	bhi.n	800d9f6 <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d942:	4b33      	ldr	r3, [pc, #204]	@ (800da10 <pvPortMalloc+0x128>)
 800d944:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800d946:	4b32      	ldr	r3, [pc, #200]	@ (800da10 <pvPortMalloc+0x128>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d94c:	e004      	b.n	800d958 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800d94e:	697b      	ldr	r3, [r7, #20]
 800d950:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d958:	697b      	ldr	r3, [r7, #20]
 800d95a:	685b      	ldr	r3, [r3, #4]
 800d95c:	687a      	ldr	r2, [r7, #4]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d903      	bls.n	800d96a <pvPortMalloc+0x82>
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d1f1      	bne.n	800d94e <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d96a:	4b26      	ldr	r3, [pc, #152]	@ (800da04 <pvPortMalloc+0x11c>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	697a      	ldr	r2, [r7, #20]
 800d970:	429a      	cmp	r2, r3
 800d972:	d040      	beq.n	800d9f6 <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d974:	693b      	ldr	r3, [r7, #16]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	2208      	movs	r2, #8
 800d97a:	4413      	add	r3, r2
 800d97c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	681a      	ldr	r2, [r3, #0]
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d986:	697b      	ldr	r3, [r7, #20]
 800d988:	685a      	ldr	r2, [r3, #4]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	1ad2      	subs	r2, r2, r3
 800d98e:	2308      	movs	r3, #8
 800d990:	005b      	lsls	r3, r3, #1
 800d992:	429a      	cmp	r2, r3
 800d994:	d90f      	bls.n	800d9b6 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d996:	697a      	ldr	r2, [r7, #20]
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	4413      	add	r3, r2
 800d99c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	685a      	ldr	r2, [r3, #4]
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	1ad2      	subs	r2, r2, r3
 800d9a6:	68bb      	ldr	r3, [r7, #8]
 800d9a8:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	687a      	ldr	r2, [r7, #4]
 800d9ae:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d9b0:	68b8      	ldr	r0, [r7, #8]
 800d9b2:	f000 f8d5 	bl	800db60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d9b6:	4b15      	ldr	r3, [pc, #84]	@ (800da0c <pvPortMalloc+0x124>)
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	697b      	ldr	r3, [r7, #20]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	1ad3      	subs	r3, r2, r3
 800d9c0:	4a12      	ldr	r2, [pc, #72]	@ (800da0c <pvPortMalloc+0x124>)
 800d9c2:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d9c4:	4b11      	ldr	r3, [pc, #68]	@ (800da0c <pvPortMalloc+0x124>)
 800d9c6:	681a      	ldr	r2, [r3, #0]
 800d9c8:	4b12      	ldr	r3, [pc, #72]	@ (800da14 <pvPortMalloc+0x12c>)
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d203      	bcs.n	800d9d8 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d9d0:	4b0e      	ldr	r3, [pc, #56]	@ (800da0c <pvPortMalloc+0x124>)
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	4a0f      	ldr	r2, [pc, #60]	@ (800da14 <pvPortMalloc+0x12c>)
 800d9d6:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d9d8:	697b      	ldr	r3, [r7, #20]
 800d9da:	685a      	ldr	r2, [r3, #4]
 800d9dc:	4b0a      	ldr	r3, [pc, #40]	@ (800da08 <pvPortMalloc+0x120>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	431a      	orrs	r2, r3
 800d9e2:	697b      	ldr	r3, [r7, #20]
 800d9e4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d9e6:	697b      	ldr	r3, [r7, #20]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800da18 <pvPortMalloc+0x130>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	4a09      	ldr	r2, [pc, #36]	@ (800da18 <pvPortMalloc+0x130>)
 800d9f4:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d9f6:	f7fe fe39 	bl	800c66c <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 800d9fa:	68fb      	ldr	r3, [r7, #12]
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	3718      	adds	r7, #24
 800da00:	46bd      	mov	sp, r7
 800da02:	bd80      	pop	{r7, pc}
 800da04:	24004f58 	.word	0x24004f58
 800da08:	24004f6c 	.word	0x24004f6c
 800da0c:	24004f5c 	.word	0x24004f5c
 800da10:	24004f50 	.word	0x24004f50
 800da14:	24004f60 	.word	0x24004f60
 800da18:	24004f64 	.word	0x24004f64

0800da1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b084      	sub	sp, #16
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d02c      	beq.n	800da88 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800da2e:	2308      	movs	r3, #8
 800da30:	425b      	negs	r3, r3
 800da32:	68fa      	ldr	r2, [r7, #12]
 800da34:	4413      	add	r3, r2
 800da36:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	685a      	ldr	r2, [r3, #4]
 800da40:	4b13      	ldr	r3, [pc, #76]	@ (800da90 <vPortFree+0x74>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	4013      	ands	r3, r2
 800da46:	2b00      	cmp	r3, #0
 800da48:	d01e      	beq.n	800da88 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800da4a:	68bb      	ldr	r3, [r7, #8]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d11a      	bne.n	800da88 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	685a      	ldr	r2, [r3, #4]
 800da56:	4b0e      	ldr	r3, [pc, #56]	@ (800da90 <vPortFree+0x74>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	43db      	mvns	r3, r3
 800da5c:	401a      	ands	r2, r3
 800da5e:	68bb      	ldr	r3, [r7, #8]
 800da60:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800da62:	f7fe fdf5 	bl	800c650 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	685a      	ldr	r2, [r3, #4]
 800da6a:	4b0a      	ldr	r3, [pc, #40]	@ (800da94 <vPortFree+0x78>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4413      	add	r3, r2
 800da70:	4a08      	ldr	r2, [pc, #32]	@ (800da94 <vPortFree+0x78>)
 800da72:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800da74:	68b8      	ldr	r0, [r7, #8]
 800da76:	f000 f873 	bl	800db60 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800da7a:	4b07      	ldr	r3, [pc, #28]	@ (800da98 <vPortFree+0x7c>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	3301      	adds	r3, #1
 800da80:	4a05      	ldr	r2, [pc, #20]	@ (800da98 <vPortFree+0x7c>)
 800da82:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800da84:	f7fe fdf2 	bl	800c66c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800da88:	bf00      	nop
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	24004f6c 	.word	0x24004f6c
 800da94:	24004f5c 	.word	0x24004f5c
 800da98:	24004f68 	.word	0x24004f68

0800da9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800da9c:	b480      	push	{r7}
 800da9e:	b085      	sub	sp, #20
 800daa0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800daa2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800daa6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800daa8:	4b27      	ldr	r3, [pc, #156]	@ (800db48 <prvHeapInit+0xac>)
 800daaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f003 0307 	and.w	r3, r3, #7
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d00c      	beq.n	800dad0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	3307      	adds	r3, #7
 800daba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	f023 0307 	bic.w	r3, r3, #7
 800dac2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dac4:	68ba      	ldr	r2, [r7, #8]
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	1ad3      	subs	r3, r2, r3
 800daca:	4a1f      	ldr	r2, [pc, #124]	@ (800db48 <prvHeapInit+0xac>)
 800dacc:	4413      	add	r3, r2
 800dace:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800dad4:	4a1d      	ldr	r2, [pc, #116]	@ (800db4c <prvHeapInit+0xb0>)
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800dada:	4b1c      	ldr	r3, [pc, #112]	@ (800db4c <prvHeapInit+0xb0>)
 800dadc:	2200      	movs	r2, #0
 800dade:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	68ba      	ldr	r2, [r7, #8]
 800dae4:	4413      	add	r3, r2
 800dae6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dae8:	2208      	movs	r2, #8
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	1a9b      	subs	r3, r3, r2
 800daee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	f023 0307 	bic.w	r3, r3, #7
 800daf6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	4a15      	ldr	r2, [pc, #84]	@ (800db50 <prvHeapInit+0xb4>)
 800dafc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dafe:	4b14      	ldr	r3, [pc, #80]	@ (800db50 <prvHeapInit+0xb4>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	2200      	movs	r2, #0
 800db04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800db06:	4b12      	ldr	r3, [pc, #72]	@ (800db50 <prvHeapInit+0xb4>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	2200      	movs	r2, #0
 800db0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	68fa      	ldr	r2, [r7, #12]
 800db16:	1ad2      	subs	r2, r2, r3
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800db1c:	4b0c      	ldr	r3, [pc, #48]	@ (800db50 <prvHeapInit+0xb4>)
 800db1e:	681a      	ldr	r2, [r3, #0]
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	685b      	ldr	r3, [r3, #4]
 800db28:	4a0a      	ldr	r2, [pc, #40]	@ (800db54 <prvHeapInit+0xb8>)
 800db2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	685b      	ldr	r3, [r3, #4]
 800db30:	4a09      	ldr	r2, [pc, #36]	@ (800db58 <prvHeapInit+0xbc>)
 800db32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800db34:	4b09      	ldr	r3, [pc, #36]	@ (800db5c <prvHeapInit+0xc0>)
 800db36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800db3a:	601a      	str	r2, [r3, #0]
}
 800db3c:	bf00      	nop
 800db3e:	3714      	adds	r7, #20
 800db40:	46bd      	mov	sp, r7
 800db42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db46:	4770      	bx	lr
 800db48:	24001350 	.word	0x24001350
 800db4c:	24004f50 	.word	0x24004f50
 800db50:	24004f58 	.word	0x24004f58
 800db54:	24004f60 	.word	0x24004f60
 800db58:	24004f5c 	.word	0x24004f5c
 800db5c:	24004f6c 	.word	0x24004f6c

0800db60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800db68:	4b28      	ldr	r3, [pc, #160]	@ (800dc0c <prvInsertBlockIntoFreeList+0xac>)
 800db6a:	60fb      	str	r3, [r7, #12]
 800db6c:	e002      	b.n	800db74 <prvInsertBlockIntoFreeList+0x14>
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	60fb      	str	r3, [r7, #12]
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	429a      	cmp	r2, r3
 800db7c:	d8f7      	bhi.n	800db6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	68ba      	ldr	r2, [r7, #8]
 800db88:	4413      	add	r3, r2
 800db8a:	687a      	ldr	r2, [r7, #4]
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d108      	bne.n	800dba2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	685a      	ldr	r2, [r3, #4]
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	685b      	ldr	r3, [r3, #4]
 800db98:	441a      	add	r2, r3
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	685b      	ldr	r3, [r3, #4]
 800dbaa:	68ba      	ldr	r2, [r7, #8]
 800dbac:	441a      	add	r2, r3
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d118      	bne.n	800dbe8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	681a      	ldr	r2, [r3, #0]
 800dbba:	4b15      	ldr	r3, [pc, #84]	@ (800dc10 <prvInsertBlockIntoFreeList+0xb0>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	429a      	cmp	r2, r3
 800dbc0:	d00d      	beq.n	800dbde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	685a      	ldr	r2, [r3, #4]
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	441a      	add	r2, r3
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	601a      	str	r2, [r3, #0]
 800dbdc:	e008      	b.n	800dbf0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dbde:	4b0c      	ldr	r3, [pc, #48]	@ (800dc10 <prvInsertBlockIntoFreeList+0xb0>)
 800dbe0:	681a      	ldr	r2, [r3, #0]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	601a      	str	r2, [r3, #0]
 800dbe6:	e003      	b.n	800dbf0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	681a      	ldr	r2, [r3, #0]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dbf0:	68fa      	ldr	r2, [r7, #12]
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	429a      	cmp	r2, r3
 800dbf6:	d002      	beq.n	800dbfe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	687a      	ldr	r2, [r7, #4]
 800dbfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dbfe:	bf00      	nop
 800dc00:	3714      	adds	r7, #20
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr
 800dc0a:	bf00      	nop
 800dc0c:	24004f50 	.word	0x24004f50
 800dc10:	24004f58 	.word	0x24004f58

0800dc14 <__cvt>:
 800dc14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc16:	ed2d 8b02 	vpush	{d8}
 800dc1a:	eeb0 8b40 	vmov.f64	d8, d0
 800dc1e:	b085      	sub	sp, #20
 800dc20:	4617      	mov	r7, r2
 800dc22:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800dc24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800dc26:	ee18 2a90 	vmov	r2, s17
 800dc2a:	f025 0520 	bic.w	r5, r5, #32
 800dc2e:	2a00      	cmp	r2, #0
 800dc30:	bfb6      	itet	lt
 800dc32:	222d      	movlt	r2, #45	@ 0x2d
 800dc34:	2200      	movge	r2, #0
 800dc36:	eeb1 8b40 	vneglt.f64	d8, d0
 800dc3a:	2d46      	cmp	r5, #70	@ 0x46
 800dc3c:	460c      	mov	r4, r1
 800dc3e:	701a      	strb	r2, [r3, #0]
 800dc40:	d004      	beq.n	800dc4c <__cvt+0x38>
 800dc42:	2d45      	cmp	r5, #69	@ 0x45
 800dc44:	d100      	bne.n	800dc48 <__cvt+0x34>
 800dc46:	3401      	adds	r4, #1
 800dc48:	2102      	movs	r1, #2
 800dc4a:	e000      	b.n	800dc4e <__cvt+0x3a>
 800dc4c:	2103      	movs	r1, #3
 800dc4e:	ab03      	add	r3, sp, #12
 800dc50:	9301      	str	r3, [sp, #4]
 800dc52:	ab02      	add	r3, sp, #8
 800dc54:	9300      	str	r3, [sp, #0]
 800dc56:	4622      	mov	r2, r4
 800dc58:	4633      	mov	r3, r6
 800dc5a:	eeb0 0b48 	vmov.f64	d0, d8
 800dc5e:	f001 f8b7 	bl	800edd0 <_dtoa_r>
 800dc62:	2d47      	cmp	r5, #71	@ 0x47
 800dc64:	d114      	bne.n	800dc90 <__cvt+0x7c>
 800dc66:	07fb      	lsls	r3, r7, #31
 800dc68:	d50a      	bpl.n	800dc80 <__cvt+0x6c>
 800dc6a:	1902      	adds	r2, r0, r4
 800dc6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dc70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc74:	bf08      	it	eq
 800dc76:	9203      	streq	r2, [sp, #12]
 800dc78:	2130      	movs	r1, #48	@ 0x30
 800dc7a:	9b03      	ldr	r3, [sp, #12]
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d319      	bcc.n	800dcb4 <__cvt+0xa0>
 800dc80:	9b03      	ldr	r3, [sp, #12]
 800dc82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc84:	1a1b      	subs	r3, r3, r0
 800dc86:	6013      	str	r3, [r2, #0]
 800dc88:	b005      	add	sp, #20
 800dc8a:	ecbd 8b02 	vpop	{d8}
 800dc8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc90:	2d46      	cmp	r5, #70	@ 0x46
 800dc92:	eb00 0204 	add.w	r2, r0, r4
 800dc96:	d1e9      	bne.n	800dc6c <__cvt+0x58>
 800dc98:	7803      	ldrb	r3, [r0, #0]
 800dc9a:	2b30      	cmp	r3, #48	@ 0x30
 800dc9c:	d107      	bne.n	800dcae <__cvt+0x9a>
 800dc9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca6:	bf1c      	itt	ne
 800dca8:	f1c4 0401 	rsbne	r4, r4, #1
 800dcac:	6034      	strne	r4, [r6, #0]
 800dcae:	6833      	ldr	r3, [r6, #0]
 800dcb0:	441a      	add	r2, r3
 800dcb2:	e7db      	b.n	800dc6c <__cvt+0x58>
 800dcb4:	1c5c      	adds	r4, r3, #1
 800dcb6:	9403      	str	r4, [sp, #12]
 800dcb8:	7019      	strb	r1, [r3, #0]
 800dcba:	e7de      	b.n	800dc7a <__cvt+0x66>

0800dcbc <__exponent>:
 800dcbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcbe:	2900      	cmp	r1, #0
 800dcc0:	bfba      	itte	lt
 800dcc2:	4249      	neglt	r1, r1
 800dcc4:	232d      	movlt	r3, #45	@ 0x2d
 800dcc6:	232b      	movge	r3, #43	@ 0x2b
 800dcc8:	2909      	cmp	r1, #9
 800dcca:	7002      	strb	r2, [r0, #0]
 800dccc:	7043      	strb	r3, [r0, #1]
 800dcce:	dd29      	ble.n	800dd24 <__exponent+0x68>
 800dcd0:	f10d 0307 	add.w	r3, sp, #7
 800dcd4:	461d      	mov	r5, r3
 800dcd6:	270a      	movs	r7, #10
 800dcd8:	461a      	mov	r2, r3
 800dcda:	fbb1 f6f7 	udiv	r6, r1, r7
 800dcde:	fb07 1416 	mls	r4, r7, r6, r1
 800dce2:	3430      	adds	r4, #48	@ 0x30
 800dce4:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dce8:	460c      	mov	r4, r1
 800dcea:	2c63      	cmp	r4, #99	@ 0x63
 800dcec:	f103 33ff 	add.w	r3, r3, #4294967295
 800dcf0:	4631      	mov	r1, r6
 800dcf2:	dcf1      	bgt.n	800dcd8 <__exponent+0x1c>
 800dcf4:	3130      	adds	r1, #48	@ 0x30
 800dcf6:	1e94      	subs	r4, r2, #2
 800dcf8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dcfc:	1c41      	adds	r1, r0, #1
 800dcfe:	4623      	mov	r3, r4
 800dd00:	42ab      	cmp	r3, r5
 800dd02:	d30a      	bcc.n	800dd1a <__exponent+0x5e>
 800dd04:	f10d 0309 	add.w	r3, sp, #9
 800dd08:	1a9b      	subs	r3, r3, r2
 800dd0a:	42ac      	cmp	r4, r5
 800dd0c:	bf88      	it	hi
 800dd0e:	2300      	movhi	r3, #0
 800dd10:	3302      	adds	r3, #2
 800dd12:	4403      	add	r3, r0
 800dd14:	1a18      	subs	r0, r3, r0
 800dd16:	b003      	add	sp, #12
 800dd18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd1a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dd1e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dd22:	e7ed      	b.n	800dd00 <__exponent+0x44>
 800dd24:	2330      	movs	r3, #48	@ 0x30
 800dd26:	3130      	adds	r1, #48	@ 0x30
 800dd28:	7083      	strb	r3, [r0, #2]
 800dd2a:	70c1      	strb	r1, [r0, #3]
 800dd2c:	1d03      	adds	r3, r0, #4
 800dd2e:	e7f1      	b.n	800dd14 <__exponent+0x58>

0800dd30 <_printf_float>:
 800dd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd34:	b08d      	sub	sp, #52	@ 0x34
 800dd36:	460c      	mov	r4, r1
 800dd38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dd3c:	4616      	mov	r6, r2
 800dd3e:	461f      	mov	r7, r3
 800dd40:	4605      	mov	r5, r0
 800dd42:	f000 fed1 	bl	800eae8 <_localeconv_r>
 800dd46:	f8d0 b000 	ldr.w	fp, [r0]
 800dd4a:	4658      	mov	r0, fp
 800dd4c:	f7f2 fb28 	bl	80003a0 <strlen>
 800dd50:	2300      	movs	r3, #0
 800dd52:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd54:	f8d8 3000 	ldr.w	r3, [r8]
 800dd58:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dd5c:	6822      	ldr	r2, [r4, #0]
 800dd5e:	9005      	str	r0, [sp, #20]
 800dd60:	3307      	adds	r3, #7
 800dd62:	f023 0307 	bic.w	r3, r3, #7
 800dd66:	f103 0108 	add.w	r1, r3, #8
 800dd6a:	f8c8 1000 	str.w	r1, [r8]
 800dd6e:	ed93 0b00 	vldr	d0, [r3]
 800dd72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800dfd0 <_printf_float+0x2a0>
 800dd76:	eeb0 7bc0 	vabs.f64	d7, d0
 800dd7a:	eeb4 7b46 	vcmp.f64	d7, d6
 800dd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800dd86:	dd24      	ble.n	800ddd2 <_printf_float+0xa2>
 800dd88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dd8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd90:	d502      	bpl.n	800dd98 <_printf_float+0x68>
 800dd92:	232d      	movs	r3, #45	@ 0x2d
 800dd94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd98:	498f      	ldr	r1, [pc, #572]	@ (800dfd8 <_printf_float+0x2a8>)
 800dd9a:	4b90      	ldr	r3, [pc, #576]	@ (800dfdc <_printf_float+0x2ac>)
 800dd9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800dda0:	bf8c      	ite	hi
 800dda2:	4688      	movhi	r8, r1
 800dda4:	4698      	movls	r8, r3
 800dda6:	f022 0204 	bic.w	r2, r2, #4
 800ddaa:	2303      	movs	r3, #3
 800ddac:	6123      	str	r3, [r4, #16]
 800ddae:	6022      	str	r2, [r4, #0]
 800ddb0:	f04f 0a00 	mov.w	sl, #0
 800ddb4:	9700      	str	r7, [sp, #0]
 800ddb6:	4633      	mov	r3, r6
 800ddb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ddba:	4621      	mov	r1, r4
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	f000 f9d1 	bl	800e164 <_printf_common>
 800ddc2:	3001      	adds	r0, #1
 800ddc4:	f040 8089 	bne.w	800deda <_printf_float+0x1aa>
 800ddc8:	f04f 30ff 	mov.w	r0, #4294967295
 800ddcc:	b00d      	add	sp, #52	@ 0x34
 800ddce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd2:	eeb4 0b40 	vcmp.f64	d0, d0
 800ddd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddda:	d709      	bvc.n	800ddf0 <_printf_float+0xc0>
 800dddc:	ee10 3a90 	vmov	r3, s1
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	bfbc      	itt	lt
 800dde4:	232d      	movlt	r3, #45	@ 0x2d
 800dde6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ddea:	497d      	ldr	r1, [pc, #500]	@ (800dfe0 <_printf_float+0x2b0>)
 800ddec:	4b7d      	ldr	r3, [pc, #500]	@ (800dfe4 <_printf_float+0x2b4>)
 800ddee:	e7d5      	b.n	800dd9c <_printf_float+0x6c>
 800ddf0:	6863      	ldr	r3, [r4, #4]
 800ddf2:	1c59      	adds	r1, r3, #1
 800ddf4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800ddf8:	d139      	bne.n	800de6e <_printf_float+0x13e>
 800ddfa:	2306      	movs	r3, #6
 800ddfc:	6063      	str	r3, [r4, #4]
 800ddfe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800de02:	2300      	movs	r3, #0
 800de04:	6022      	str	r2, [r4, #0]
 800de06:	9303      	str	r3, [sp, #12]
 800de08:	ab0a      	add	r3, sp, #40	@ 0x28
 800de0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800de0e:	ab09      	add	r3, sp, #36	@ 0x24
 800de10:	9300      	str	r3, [sp, #0]
 800de12:	6861      	ldr	r1, [r4, #4]
 800de14:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800de18:	4628      	mov	r0, r5
 800de1a:	f7ff fefb 	bl	800dc14 <__cvt>
 800de1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800de22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800de24:	4680      	mov	r8, r0
 800de26:	d129      	bne.n	800de7c <_printf_float+0x14c>
 800de28:	1cc8      	adds	r0, r1, #3
 800de2a:	db02      	blt.n	800de32 <_printf_float+0x102>
 800de2c:	6863      	ldr	r3, [r4, #4]
 800de2e:	4299      	cmp	r1, r3
 800de30:	dd41      	ble.n	800deb6 <_printf_float+0x186>
 800de32:	f1a9 0902 	sub.w	r9, r9, #2
 800de36:	fa5f f989 	uxtb.w	r9, r9
 800de3a:	3901      	subs	r1, #1
 800de3c:	464a      	mov	r2, r9
 800de3e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800de42:	9109      	str	r1, [sp, #36]	@ 0x24
 800de44:	f7ff ff3a 	bl	800dcbc <__exponent>
 800de48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de4a:	1813      	adds	r3, r2, r0
 800de4c:	2a01      	cmp	r2, #1
 800de4e:	4682      	mov	sl, r0
 800de50:	6123      	str	r3, [r4, #16]
 800de52:	dc02      	bgt.n	800de5a <_printf_float+0x12a>
 800de54:	6822      	ldr	r2, [r4, #0]
 800de56:	07d2      	lsls	r2, r2, #31
 800de58:	d501      	bpl.n	800de5e <_printf_float+0x12e>
 800de5a:	3301      	adds	r3, #1
 800de5c:	6123      	str	r3, [r4, #16]
 800de5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800de62:	2b00      	cmp	r3, #0
 800de64:	d0a6      	beq.n	800ddb4 <_printf_float+0x84>
 800de66:	232d      	movs	r3, #45	@ 0x2d
 800de68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800de6c:	e7a2      	b.n	800ddb4 <_printf_float+0x84>
 800de6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800de72:	d1c4      	bne.n	800ddfe <_printf_float+0xce>
 800de74:	2b00      	cmp	r3, #0
 800de76:	d1c2      	bne.n	800ddfe <_printf_float+0xce>
 800de78:	2301      	movs	r3, #1
 800de7a:	e7bf      	b.n	800ddfc <_printf_float+0xcc>
 800de7c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800de80:	d9db      	bls.n	800de3a <_printf_float+0x10a>
 800de82:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800de86:	d118      	bne.n	800deba <_printf_float+0x18a>
 800de88:	2900      	cmp	r1, #0
 800de8a:	6863      	ldr	r3, [r4, #4]
 800de8c:	dd0b      	ble.n	800dea6 <_printf_float+0x176>
 800de8e:	6121      	str	r1, [r4, #16]
 800de90:	b913      	cbnz	r3, 800de98 <_printf_float+0x168>
 800de92:	6822      	ldr	r2, [r4, #0]
 800de94:	07d0      	lsls	r0, r2, #31
 800de96:	d502      	bpl.n	800de9e <_printf_float+0x16e>
 800de98:	3301      	adds	r3, #1
 800de9a:	440b      	add	r3, r1
 800de9c:	6123      	str	r3, [r4, #16]
 800de9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dea0:	f04f 0a00 	mov.w	sl, #0
 800dea4:	e7db      	b.n	800de5e <_printf_float+0x12e>
 800dea6:	b913      	cbnz	r3, 800deae <_printf_float+0x17e>
 800dea8:	6822      	ldr	r2, [r4, #0]
 800deaa:	07d2      	lsls	r2, r2, #31
 800deac:	d501      	bpl.n	800deb2 <_printf_float+0x182>
 800deae:	3302      	adds	r3, #2
 800deb0:	e7f4      	b.n	800de9c <_printf_float+0x16c>
 800deb2:	2301      	movs	r3, #1
 800deb4:	e7f2      	b.n	800de9c <_printf_float+0x16c>
 800deb6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800deba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800debc:	4299      	cmp	r1, r3
 800debe:	db05      	blt.n	800decc <_printf_float+0x19c>
 800dec0:	6823      	ldr	r3, [r4, #0]
 800dec2:	6121      	str	r1, [r4, #16]
 800dec4:	07d8      	lsls	r0, r3, #31
 800dec6:	d5ea      	bpl.n	800de9e <_printf_float+0x16e>
 800dec8:	1c4b      	adds	r3, r1, #1
 800deca:	e7e7      	b.n	800de9c <_printf_float+0x16c>
 800decc:	2900      	cmp	r1, #0
 800dece:	bfd4      	ite	le
 800ded0:	f1c1 0202 	rsble	r2, r1, #2
 800ded4:	2201      	movgt	r2, #1
 800ded6:	4413      	add	r3, r2
 800ded8:	e7e0      	b.n	800de9c <_printf_float+0x16c>
 800deda:	6823      	ldr	r3, [r4, #0]
 800dedc:	055a      	lsls	r2, r3, #21
 800dede:	d407      	bmi.n	800def0 <_printf_float+0x1c0>
 800dee0:	6923      	ldr	r3, [r4, #16]
 800dee2:	4642      	mov	r2, r8
 800dee4:	4631      	mov	r1, r6
 800dee6:	4628      	mov	r0, r5
 800dee8:	47b8      	blx	r7
 800deea:	3001      	adds	r0, #1
 800deec:	d12a      	bne.n	800df44 <_printf_float+0x214>
 800deee:	e76b      	b.n	800ddc8 <_printf_float+0x98>
 800def0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800def4:	f240 80e0 	bls.w	800e0b8 <_printf_float+0x388>
 800def8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800defc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800df00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df04:	d133      	bne.n	800df6e <_printf_float+0x23e>
 800df06:	4a38      	ldr	r2, [pc, #224]	@ (800dfe8 <_printf_float+0x2b8>)
 800df08:	2301      	movs	r3, #1
 800df0a:	4631      	mov	r1, r6
 800df0c:	4628      	mov	r0, r5
 800df0e:	47b8      	blx	r7
 800df10:	3001      	adds	r0, #1
 800df12:	f43f af59 	beq.w	800ddc8 <_printf_float+0x98>
 800df16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800df1a:	4543      	cmp	r3, r8
 800df1c:	db02      	blt.n	800df24 <_printf_float+0x1f4>
 800df1e:	6823      	ldr	r3, [r4, #0]
 800df20:	07d8      	lsls	r0, r3, #31
 800df22:	d50f      	bpl.n	800df44 <_printf_float+0x214>
 800df24:	9b05      	ldr	r3, [sp, #20]
 800df26:	465a      	mov	r2, fp
 800df28:	4631      	mov	r1, r6
 800df2a:	4628      	mov	r0, r5
 800df2c:	47b8      	blx	r7
 800df2e:	3001      	adds	r0, #1
 800df30:	f43f af4a 	beq.w	800ddc8 <_printf_float+0x98>
 800df34:	f04f 0900 	mov.w	r9, #0
 800df38:	f108 38ff 	add.w	r8, r8, #4294967295
 800df3c:	f104 0a1a 	add.w	sl, r4, #26
 800df40:	45c8      	cmp	r8, r9
 800df42:	dc09      	bgt.n	800df58 <_printf_float+0x228>
 800df44:	6823      	ldr	r3, [r4, #0]
 800df46:	079b      	lsls	r3, r3, #30
 800df48:	f100 8107 	bmi.w	800e15a <_printf_float+0x42a>
 800df4c:	68e0      	ldr	r0, [r4, #12]
 800df4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df50:	4298      	cmp	r0, r3
 800df52:	bfb8      	it	lt
 800df54:	4618      	movlt	r0, r3
 800df56:	e739      	b.n	800ddcc <_printf_float+0x9c>
 800df58:	2301      	movs	r3, #1
 800df5a:	4652      	mov	r2, sl
 800df5c:	4631      	mov	r1, r6
 800df5e:	4628      	mov	r0, r5
 800df60:	47b8      	blx	r7
 800df62:	3001      	adds	r0, #1
 800df64:	f43f af30 	beq.w	800ddc8 <_printf_float+0x98>
 800df68:	f109 0901 	add.w	r9, r9, #1
 800df6c:	e7e8      	b.n	800df40 <_printf_float+0x210>
 800df6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df70:	2b00      	cmp	r3, #0
 800df72:	dc3b      	bgt.n	800dfec <_printf_float+0x2bc>
 800df74:	4a1c      	ldr	r2, [pc, #112]	@ (800dfe8 <_printf_float+0x2b8>)
 800df76:	2301      	movs	r3, #1
 800df78:	4631      	mov	r1, r6
 800df7a:	4628      	mov	r0, r5
 800df7c:	47b8      	blx	r7
 800df7e:	3001      	adds	r0, #1
 800df80:	f43f af22 	beq.w	800ddc8 <_printf_float+0x98>
 800df84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800df88:	ea59 0303 	orrs.w	r3, r9, r3
 800df8c:	d102      	bne.n	800df94 <_printf_float+0x264>
 800df8e:	6823      	ldr	r3, [r4, #0]
 800df90:	07d9      	lsls	r1, r3, #31
 800df92:	d5d7      	bpl.n	800df44 <_printf_float+0x214>
 800df94:	9b05      	ldr	r3, [sp, #20]
 800df96:	465a      	mov	r2, fp
 800df98:	4631      	mov	r1, r6
 800df9a:	4628      	mov	r0, r5
 800df9c:	47b8      	blx	r7
 800df9e:	3001      	adds	r0, #1
 800dfa0:	f43f af12 	beq.w	800ddc8 <_printf_float+0x98>
 800dfa4:	f04f 0a00 	mov.w	sl, #0
 800dfa8:	f104 0b1a 	add.w	fp, r4, #26
 800dfac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfae:	425b      	negs	r3, r3
 800dfb0:	4553      	cmp	r3, sl
 800dfb2:	dc01      	bgt.n	800dfb8 <_printf_float+0x288>
 800dfb4:	464b      	mov	r3, r9
 800dfb6:	e794      	b.n	800dee2 <_printf_float+0x1b2>
 800dfb8:	2301      	movs	r3, #1
 800dfba:	465a      	mov	r2, fp
 800dfbc:	4631      	mov	r1, r6
 800dfbe:	4628      	mov	r0, r5
 800dfc0:	47b8      	blx	r7
 800dfc2:	3001      	adds	r0, #1
 800dfc4:	f43f af00 	beq.w	800ddc8 <_printf_float+0x98>
 800dfc8:	f10a 0a01 	add.w	sl, sl, #1
 800dfcc:	e7ee      	b.n	800dfac <_printf_float+0x27c>
 800dfce:	bf00      	nop
 800dfd0:	ffffffff 	.word	0xffffffff
 800dfd4:	7fefffff 	.word	0x7fefffff
 800dfd8:	0801268c 	.word	0x0801268c
 800dfdc:	08012688 	.word	0x08012688
 800dfe0:	08012694 	.word	0x08012694
 800dfe4:	08012690 	.word	0x08012690
 800dfe8:	08012698 	.word	0x08012698
 800dfec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dfee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dff2:	4553      	cmp	r3, sl
 800dff4:	bfa8      	it	ge
 800dff6:	4653      	movge	r3, sl
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	4699      	mov	r9, r3
 800dffc:	dc37      	bgt.n	800e06e <_printf_float+0x33e>
 800dffe:	2300      	movs	r3, #0
 800e000:	9307      	str	r3, [sp, #28]
 800e002:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e006:	f104 021a 	add.w	r2, r4, #26
 800e00a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e00c:	9907      	ldr	r1, [sp, #28]
 800e00e:	9306      	str	r3, [sp, #24]
 800e010:	eba3 0309 	sub.w	r3, r3, r9
 800e014:	428b      	cmp	r3, r1
 800e016:	dc31      	bgt.n	800e07c <_printf_float+0x34c>
 800e018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e01a:	459a      	cmp	sl, r3
 800e01c:	dc3b      	bgt.n	800e096 <_printf_float+0x366>
 800e01e:	6823      	ldr	r3, [r4, #0]
 800e020:	07da      	lsls	r2, r3, #31
 800e022:	d438      	bmi.n	800e096 <_printf_float+0x366>
 800e024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e026:	ebaa 0903 	sub.w	r9, sl, r3
 800e02a:	9b06      	ldr	r3, [sp, #24]
 800e02c:	ebaa 0303 	sub.w	r3, sl, r3
 800e030:	4599      	cmp	r9, r3
 800e032:	bfa8      	it	ge
 800e034:	4699      	movge	r9, r3
 800e036:	f1b9 0f00 	cmp.w	r9, #0
 800e03a:	dc34      	bgt.n	800e0a6 <_printf_float+0x376>
 800e03c:	f04f 0800 	mov.w	r8, #0
 800e040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e044:	f104 0b1a 	add.w	fp, r4, #26
 800e048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e04a:	ebaa 0303 	sub.w	r3, sl, r3
 800e04e:	eba3 0309 	sub.w	r3, r3, r9
 800e052:	4543      	cmp	r3, r8
 800e054:	f77f af76 	ble.w	800df44 <_printf_float+0x214>
 800e058:	2301      	movs	r3, #1
 800e05a:	465a      	mov	r2, fp
 800e05c:	4631      	mov	r1, r6
 800e05e:	4628      	mov	r0, r5
 800e060:	47b8      	blx	r7
 800e062:	3001      	adds	r0, #1
 800e064:	f43f aeb0 	beq.w	800ddc8 <_printf_float+0x98>
 800e068:	f108 0801 	add.w	r8, r8, #1
 800e06c:	e7ec      	b.n	800e048 <_printf_float+0x318>
 800e06e:	4642      	mov	r2, r8
 800e070:	4631      	mov	r1, r6
 800e072:	4628      	mov	r0, r5
 800e074:	47b8      	blx	r7
 800e076:	3001      	adds	r0, #1
 800e078:	d1c1      	bne.n	800dffe <_printf_float+0x2ce>
 800e07a:	e6a5      	b.n	800ddc8 <_printf_float+0x98>
 800e07c:	2301      	movs	r3, #1
 800e07e:	4631      	mov	r1, r6
 800e080:	4628      	mov	r0, r5
 800e082:	9206      	str	r2, [sp, #24]
 800e084:	47b8      	blx	r7
 800e086:	3001      	adds	r0, #1
 800e088:	f43f ae9e 	beq.w	800ddc8 <_printf_float+0x98>
 800e08c:	9b07      	ldr	r3, [sp, #28]
 800e08e:	9a06      	ldr	r2, [sp, #24]
 800e090:	3301      	adds	r3, #1
 800e092:	9307      	str	r3, [sp, #28]
 800e094:	e7b9      	b.n	800e00a <_printf_float+0x2da>
 800e096:	9b05      	ldr	r3, [sp, #20]
 800e098:	465a      	mov	r2, fp
 800e09a:	4631      	mov	r1, r6
 800e09c:	4628      	mov	r0, r5
 800e09e:	47b8      	blx	r7
 800e0a0:	3001      	adds	r0, #1
 800e0a2:	d1bf      	bne.n	800e024 <_printf_float+0x2f4>
 800e0a4:	e690      	b.n	800ddc8 <_printf_float+0x98>
 800e0a6:	9a06      	ldr	r2, [sp, #24]
 800e0a8:	464b      	mov	r3, r9
 800e0aa:	4442      	add	r2, r8
 800e0ac:	4631      	mov	r1, r6
 800e0ae:	4628      	mov	r0, r5
 800e0b0:	47b8      	blx	r7
 800e0b2:	3001      	adds	r0, #1
 800e0b4:	d1c2      	bne.n	800e03c <_printf_float+0x30c>
 800e0b6:	e687      	b.n	800ddc8 <_printf_float+0x98>
 800e0b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800e0bc:	f1b9 0f01 	cmp.w	r9, #1
 800e0c0:	dc01      	bgt.n	800e0c6 <_printf_float+0x396>
 800e0c2:	07db      	lsls	r3, r3, #31
 800e0c4:	d536      	bpl.n	800e134 <_printf_float+0x404>
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	4642      	mov	r2, r8
 800e0ca:	4631      	mov	r1, r6
 800e0cc:	4628      	mov	r0, r5
 800e0ce:	47b8      	blx	r7
 800e0d0:	3001      	adds	r0, #1
 800e0d2:	f43f ae79 	beq.w	800ddc8 <_printf_float+0x98>
 800e0d6:	9b05      	ldr	r3, [sp, #20]
 800e0d8:	465a      	mov	r2, fp
 800e0da:	4631      	mov	r1, r6
 800e0dc:	4628      	mov	r0, r5
 800e0de:	47b8      	blx	r7
 800e0e0:	3001      	adds	r0, #1
 800e0e2:	f43f ae71 	beq.w	800ddc8 <_printf_float+0x98>
 800e0e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e0ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0f2:	f109 39ff 	add.w	r9, r9, #4294967295
 800e0f6:	d018      	beq.n	800e12a <_printf_float+0x3fa>
 800e0f8:	464b      	mov	r3, r9
 800e0fa:	f108 0201 	add.w	r2, r8, #1
 800e0fe:	4631      	mov	r1, r6
 800e100:	4628      	mov	r0, r5
 800e102:	47b8      	blx	r7
 800e104:	3001      	adds	r0, #1
 800e106:	d10c      	bne.n	800e122 <_printf_float+0x3f2>
 800e108:	e65e      	b.n	800ddc8 <_printf_float+0x98>
 800e10a:	2301      	movs	r3, #1
 800e10c:	465a      	mov	r2, fp
 800e10e:	4631      	mov	r1, r6
 800e110:	4628      	mov	r0, r5
 800e112:	47b8      	blx	r7
 800e114:	3001      	adds	r0, #1
 800e116:	f43f ae57 	beq.w	800ddc8 <_printf_float+0x98>
 800e11a:	f108 0801 	add.w	r8, r8, #1
 800e11e:	45c8      	cmp	r8, r9
 800e120:	dbf3      	blt.n	800e10a <_printf_float+0x3da>
 800e122:	4653      	mov	r3, sl
 800e124:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e128:	e6dc      	b.n	800dee4 <_printf_float+0x1b4>
 800e12a:	f04f 0800 	mov.w	r8, #0
 800e12e:	f104 0b1a 	add.w	fp, r4, #26
 800e132:	e7f4      	b.n	800e11e <_printf_float+0x3ee>
 800e134:	2301      	movs	r3, #1
 800e136:	4642      	mov	r2, r8
 800e138:	e7e1      	b.n	800e0fe <_printf_float+0x3ce>
 800e13a:	2301      	movs	r3, #1
 800e13c:	464a      	mov	r2, r9
 800e13e:	4631      	mov	r1, r6
 800e140:	4628      	mov	r0, r5
 800e142:	47b8      	blx	r7
 800e144:	3001      	adds	r0, #1
 800e146:	f43f ae3f 	beq.w	800ddc8 <_printf_float+0x98>
 800e14a:	f108 0801 	add.w	r8, r8, #1
 800e14e:	68e3      	ldr	r3, [r4, #12]
 800e150:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e152:	1a5b      	subs	r3, r3, r1
 800e154:	4543      	cmp	r3, r8
 800e156:	dcf0      	bgt.n	800e13a <_printf_float+0x40a>
 800e158:	e6f8      	b.n	800df4c <_printf_float+0x21c>
 800e15a:	f04f 0800 	mov.w	r8, #0
 800e15e:	f104 0919 	add.w	r9, r4, #25
 800e162:	e7f4      	b.n	800e14e <_printf_float+0x41e>

0800e164 <_printf_common>:
 800e164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e168:	4616      	mov	r6, r2
 800e16a:	4698      	mov	r8, r3
 800e16c:	688a      	ldr	r2, [r1, #8]
 800e16e:	690b      	ldr	r3, [r1, #16]
 800e170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e174:	4293      	cmp	r3, r2
 800e176:	bfb8      	it	lt
 800e178:	4613      	movlt	r3, r2
 800e17a:	6033      	str	r3, [r6, #0]
 800e17c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e180:	4607      	mov	r7, r0
 800e182:	460c      	mov	r4, r1
 800e184:	b10a      	cbz	r2, 800e18a <_printf_common+0x26>
 800e186:	3301      	adds	r3, #1
 800e188:	6033      	str	r3, [r6, #0]
 800e18a:	6823      	ldr	r3, [r4, #0]
 800e18c:	0699      	lsls	r1, r3, #26
 800e18e:	bf42      	ittt	mi
 800e190:	6833      	ldrmi	r3, [r6, #0]
 800e192:	3302      	addmi	r3, #2
 800e194:	6033      	strmi	r3, [r6, #0]
 800e196:	6825      	ldr	r5, [r4, #0]
 800e198:	f015 0506 	ands.w	r5, r5, #6
 800e19c:	d106      	bne.n	800e1ac <_printf_common+0x48>
 800e19e:	f104 0a19 	add.w	sl, r4, #25
 800e1a2:	68e3      	ldr	r3, [r4, #12]
 800e1a4:	6832      	ldr	r2, [r6, #0]
 800e1a6:	1a9b      	subs	r3, r3, r2
 800e1a8:	42ab      	cmp	r3, r5
 800e1aa:	dc26      	bgt.n	800e1fa <_printf_common+0x96>
 800e1ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e1b0:	6822      	ldr	r2, [r4, #0]
 800e1b2:	3b00      	subs	r3, #0
 800e1b4:	bf18      	it	ne
 800e1b6:	2301      	movne	r3, #1
 800e1b8:	0692      	lsls	r2, r2, #26
 800e1ba:	d42b      	bmi.n	800e214 <_printf_common+0xb0>
 800e1bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e1c0:	4641      	mov	r1, r8
 800e1c2:	4638      	mov	r0, r7
 800e1c4:	47c8      	blx	r9
 800e1c6:	3001      	adds	r0, #1
 800e1c8:	d01e      	beq.n	800e208 <_printf_common+0xa4>
 800e1ca:	6823      	ldr	r3, [r4, #0]
 800e1cc:	6922      	ldr	r2, [r4, #16]
 800e1ce:	f003 0306 	and.w	r3, r3, #6
 800e1d2:	2b04      	cmp	r3, #4
 800e1d4:	bf02      	ittt	eq
 800e1d6:	68e5      	ldreq	r5, [r4, #12]
 800e1d8:	6833      	ldreq	r3, [r6, #0]
 800e1da:	1aed      	subeq	r5, r5, r3
 800e1dc:	68a3      	ldr	r3, [r4, #8]
 800e1de:	bf0c      	ite	eq
 800e1e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1e4:	2500      	movne	r5, #0
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	bfc4      	itt	gt
 800e1ea:	1a9b      	subgt	r3, r3, r2
 800e1ec:	18ed      	addgt	r5, r5, r3
 800e1ee:	2600      	movs	r6, #0
 800e1f0:	341a      	adds	r4, #26
 800e1f2:	42b5      	cmp	r5, r6
 800e1f4:	d11a      	bne.n	800e22c <_printf_common+0xc8>
 800e1f6:	2000      	movs	r0, #0
 800e1f8:	e008      	b.n	800e20c <_printf_common+0xa8>
 800e1fa:	2301      	movs	r3, #1
 800e1fc:	4652      	mov	r2, sl
 800e1fe:	4641      	mov	r1, r8
 800e200:	4638      	mov	r0, r7
 800e202:	47c8      	blx	r9
 800e204:	3001      	adds	r0, #1
 800e206:	d103      	bne.n	800e210 <_printf_common+0xac>
 800e208:	f04f 30ff 	mov.w	r0, #4294967295
 800e20c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e210:	3501      	adds	r5, #1
 800e212:	e7c6      	b.n	800e1a2 <_printf_common+0x3e>
 800e214:	18e1      	adds	r1, r4, r3
 800e216:	1c5a      	adds	r2, r3, #1
 800e218:	2030      	movs	r0, #48	@ 0x30
 800e21a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e21e:	4422      	add	r2, r4
 800e220:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e224:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e228:	3302      	adds	r3, #2
 800e22a:	e7c7      	b.n	800e1bc <_printf_common+0x58>
 800e22c:	2301      	movs	r3, #1
 800e22e:	4622      	mov	r2, r4
 800e230:	4641      	mov	r1, r8
 800e232:	4638      	mov	r0, r7
 800e234:	47c8      	blx	r9
 800e236:	3001      	adds	r0, #1
 800e238:	d0e6      	beq.n	800e208 <_printf_common+0xa4>
 800e23a:	3601      	adds	r6, #1
 800e23c:	e7d9      	b.n	800e1f2 <_printf_common+0x8e>
	...

0800e240 <_printf_i>:
 800e240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e244:	7e0f      	ldrb	r7, [r1, #24]
 800e246:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e248:	2f78      	cmp	r7, #120	@ 0x78
 800e24a:	4691      	mov	r9, r2
 800e24c:	4680      	mov	r8, r0
 800e24e:	460c      	mov	r4, r1
 800e250:	469a      	mov	sl, r3
 800e252:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e256:	d807      	bhi.n	800e268 <_printf_i+0x28>
 800e258:	2f62      	cmp	r7, #98	@ 0x62
 800e25a:	d80a      	bhi.n	800e272 <_printf_i+0x32>
 800e25c:	2f00      	cmp	r7, #0
 800e25e:	f000 80d1 	beq.w	800e404 <_printf_i+0x1c4>
 800e262:	2f58      	cmp	r7, #88	@ 0x58
 800e264:	f000 80b8 	beq.w	800e3d8 <_printf_i+0x198>
 800e268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e26c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e270:	e03a      	b.n	800e2e8 <_printf_i+0xa8>
 800e272:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e276:	2b15      	cmp	r3, #21
 800e278:	d8f6      	bhi.n	800e268 <_printf_i+0x28>
 800e27a:	a101      	add	r1, pc, #4	@ (adr r1, 800e280 <_printf_i+0x40>)
 800e27c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e280:	0800e2d9 	.word	0x0800e2d9
 800e284:	0800e2ed 	.word	0x0800e2ed
 800e288:	0800e269 	.word	0x0800e269
 800e28c:	0800e269 	.word	0x0800e269
 800e290:	0800e269 	.word	0x0800e269
 800e294:	0800e269 	.word	0x0800e269
 800e298:	0800e2ed 	.word	0x0800e2ed
 800e29c:	0800e269 	.word	0x0800e269
 800e2a0:	0800e269 	.word	0x0800e269
 800e2a4:	0800e269 	.word	0x0800e269
 800e2a8:	0800e269 	.word	0x0800e269
 800e2ac:	0800e3eb 	.word	0x0800e3eb
 800e2b0:	0800e317 	.word	0x0800e317
 800e2b4:	0800e3a5 	.word	0x0800e3a5
 800e2b8:	0800e269 	.word	0x0800e269
 800e2bc:	0800e269 	.word	0x0800e269
 800e2c0:	0800e40d 	.word	0x0800e40d
 800e2c4:	0800e269 	.word	0x0800e269
 800e2c8:	0800e317 	.word	0x0800e317
 800e2cc:	0800e269 	.word	0x0800e269
 800e2d0:	0800e269 	.word	0x0800e269
 800e2d4:	0800e3ad 	.word	0x0800e3ad
 800e2d8:	6833      	ldr	r3, [r6, #0]
 800e2da:	1d1a      	adds	r2, r3, #4
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	6032      	str	r2, [r6, #0]
 800e2e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e2e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	e09c      	b.n	800e426 <_printf_i+0x1e6>
 800e2ec:	6833      	ldr	r3, [r6, #0]
 800e2ee:	6820      	ldr	r0, [r4, #0]
 800e2f0:	1d19      	adds	r1, r3, #4
 800e2f2:	6031      	str	r1, [r6, #0]
 800e2f4:	0606      	lsls	r6, r0, #24
 800e2f6:	d501      	bpl.n	800e2fc <_printf_i+0xbc>
 800e2f8:	681d      	ldr	r5, [r3, #0]
 800e2fa:	e003      	b.n	800e304 <_printf_i+0xc4>
 800e2fc:	0645      	lsls	r5, r0, #25
 800e2fe:	d5fb      	bpl.n	800e2f8 <_printf_i+0xb8>
 800e300:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e304:	2d00      	cmp	r5, #0
 800e306:	da03      	bge.n	800e310 <_printf_i+0xd0>
 800e308:	232d      	movs	r3, #45	@ 0x2d
 800e30a:	426d      	negs	r5, r5
 800e30c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e310:	4858      	ldr	r0, [pc, #352]	@ (800e474 <_printf_i+0x234>)
 800e312:	230a      	movs	r3, #10
 800e314:	e011      	b.n	800e33a <_printf_i+0xfa>
 800e316:	6821      	ldr	r1, [r4, #0]
 800e318:	6833      	ldr	r3, [r6, #0]
 800e31a:	0608      	lsls	r0, r1, #24
 800e31c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e320:	d402      	bmi.n	800e328 <_printf_i+0xe8>
 800e322:	0649      	lsls	r1, r1, #25
 800e324:	bf48      	it	mi
 800e326:	b2ad      	uxthmi	r5, r5
 800e328:	2f6f      	cmp	r7, #111	@ 0x6f
 800e32a:	4852      	ldr	r0, [pc, #328]	@ (800e474 <_printf_i+0x234>)
 800e32c:	6033      	str	r3, [r6, #0]
 800e32e:	bf14      	ite	ne
 800e330:	230a      	movne	r3, #10
 800e332:	2308      	moveq	r3, #8
 800e334:	2100      	movs	r1, #0
 800e336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e33a:	6866      	ldr	r6, [r4, #4]
 800e33c:	60a6      	str	r6, [r4, #8]
 800e33e:	2e00      	cmp	r6, #0
 800e340:	db05      	blt.n	800e34e <_printf_i+0x10e>
 800e342:	6821      	ldr	r1, [r4, #0]
 800e344:	432e      	orrs	r6, r5
 800e346:	f021 0104 	bic.w	r1, r1, #4
 800e34a:	6021      	str	r1, [r4, #0]
 800e34c:	d04b      	beq.n	800e3e6 <_printf_i+0x1a6>
 800e34e:	4616      	mov	r6, r2
 800e350:	fbb5 f1f3 	udiv	r1, r5, r3
 800e354:	fb03 5711 	mls	r7, r3, r1, r5
 800e358:	5dc7      	ldrb	r7, [r0, r7]
 800e35a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e35e:	462f      	mov	r7, r5
 800e360:	42bb      	cmp	r3, r7
 800e362:	460d      	mov	r5, r1
 800e364:	d9f4      	bls.n	800e350 <_printf_i+0x110>
 800e366:	2b08      	cmp	r3, #8
 800e368:	d10b      	bne.n	800e382 <_printf_i+0x142>
 800e36a:	6823      	ldr	r3, [r4, #0]
 800e36c:	07df      	lsls	r7, r3, #31
 800e36e:	d508      	bpl.n	800e382 <_printf_i+0x142>
 800e370:	6923      	ldr	r3, [r4, #16]
 800e372:	6861      	ldr	r1, [r4, #4]
 800e374:	4299      	cmp	r1, r3
 800e376:	bfde      	ittt	le
 800e378:	2330      	movle	r3, #48	@ 0x30
 800e37a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e37e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e382:	1b92      	subs	r2, r2, r6
 800e384:	6122      	str	r2, [r4, #16]
 800e386:	f8cd a000 	str.w	sl, [sp]
 800e38a:	464b      	mov	r3, r9
 800e38c:	aa03      	add	r2, sp, #12
 800e38e:	4621      	mov	r1, r4
 800e390:	4640      	mov	r0, r8
 800e392:	f7ff fee7 	bl	800e164 <_printf_common>
 800e396:	3001      	adds	r0, #1
 800e398:	d14a      	bne.n	800e430 <_printf_i+0x1f0>
 800e39a:	f04f 30ff 	mov.w	r0, #4294967295
 800e39e:	b004      	add	sp, #16
 800e3a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3a4:	6823      	ldr	r3, [r4, #0]
 800e3a6:	f043 0320 	orr.w	r3, r3, #32
 800e3aa:	6023      	str	r3, [r4, #0]
 800e3ac:	4832      	ldr	r0, [pc, #200]	@ (800e478 <_printf_i+0x238>)
 800e3ae:	2778      	movs	r7, #120	@ 0x78
 800e3b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e3b4:	6823      	ldr	r3, [r4, #0]
 800e3b6:	6831      	ldr	r1, [r6, #0]
 800e3b8:	061f      	lsls	r7, r3, #24
 800e3ba:	f851 5b04 	ldr.w	r5, [r1], #4
 800e3be:	d402      	bmi.n	800e3c6 <_printf_i+0x186>
 800e3c0:	065f      	lsls	r7, r3, #25
 800e3c2:	bf48      	it	mi
 800e3c4:	b2ad      	uxthmi	r5, r5
 800e3c6:	6031      	str	r1, [r6, #0]
 800e3c8:	07d9      	lsls	r1, r3, #31
 800e3ca:	bf44      	itt	mi
 800e3cc:	f043 0320 	orrmi.w	r3, r3, #32
 800e3d0:	6023      	strmi	r3, [r4, #0]
 800e3d2:	b11d      	cbz	r5, 800e3dc <_printf_i+0x19c>
 800e3d4:	2310      	movs	r3, #16
 800e3d6:	e7ad      	b.n	800e334 <_printf_i+0xf4>
 800e3d8:	4826      	ldr	r0, [pc, #152]	@ (800e474 <_printf_i+0x234>)
 800e3da:	e7e9      	b.n	800e3b0 <_printf_i+0x170>
 800e3dc:	6823      	ldr	r3, [r4, #0]
 800e3de:	f023 0320 	bic.w	r3, r3, #32
 800e3e2:	6023      	str	r3, [r4, #0]
 800e3e4:	e7f6      	b.n	800e3d4 <_printf_i+0x194>
 800e3e6:	4616      	mov	r6, r2
 800e3e8:	e7bd      	b.n	800e366 <_printf_i+0x126>
 800e3ea:	6833      	ldr	r3, [r6, #0]
 800e3ec:	6825      	ldr	r5, [r4, #0]
 800e3ee:	6961      	ldr	r1, [r4, #20]
 800e3f0:	1d18      	adds	r0, r3, #4
 800e3f2:	6030      	str	r0, [r6, #0]
 800e3f4:	062e      	lsls	r6, r5, #24
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	d501      	bpl.n	800e3fe <_printf_i+0x1be>
 800e3fa:	6019      	str	r1, [r3, #0]
 800e3fc:	e002      	b.n	800e404 <_printf_i+0x1c4>
 800e3fe:	0668      	lsls	r0, r5, #25
 800e400:	d5fb      	bpl.n	800e3fa <_printf_i+0x1ba>
 800e402:	8019      	strh	r1, [r3, #0]
 800e404:	2300      	movs	r3, #0
 800e406:	6123      	str	r3, [r4, #16]
 800e408:	4616      	mov	r6, r2
 800e40a:	e7bc      	b.n	800e386 <_printf_i+0x146>
 800e40c:	6833      	ldr	r3, [r6, #0]
 800e40e:	1d1a      	adds	r2, r3, #4
 800e410:	6032      	str	r2, [r6, #0]
 800e412:	681e      	ldr	r6, [r3, #0]
 800e414:	6862      	ldr	r2, [r4, #4]
 800e416:	2100      	movs	r1, #0
 800e418:	4630      	mov	r0, r6
 800e41a:	f7f1 ff71 	bl	8000300 <memchr>
 800e41e:	b108      	cbz	r0, 800e424 <_printf_i+0x1e4>
 800e420:	1b80      	subs	r0, r0, r6
 800e422:	6060      	str	r0, [r4, #4]
 800e424:	6863      	ldr	r3, [r4, #4]
 800e426:	6123      	str	r3, [r4, #16]
 800e428:	2300      	movs	r3, #0
 800e42a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e42e:	e7aa      	b.n	800e386 <_printf_i+0x146>
 800e430:	6923      	ldr	r3, [r4, #16]
 800e432:	4632      	mov	r2, r6
 800e434:	4649      	mov	r1, r9
 800e436:	4640      	mov	r0, r8
 800e438:	47d0      	blx	sl
 800e43a:	3001      	adds	r0, #1
 800e43c:	d0ad      	beq.n	800e39a <_printf_i+0x15a>
 800e43e:	6823      	ldr	r3, [r4, #0]
 800e440:	079b      	lsls	r3, r3, #30
 800e442:	d413      	bmi.n	800e46c <_printf_i+0x22c>
 800e444:	68e0      	ldr	r0, [r4, #12]
 800e446:	9b03      	ldr	r3, [sp, #12]
 800e448:	4298      	cmp	r0, r3
 800e44a:	bfb8      	it	lt
 800e44c:	4618      	movlt	r0, r3
 800e44e:	e7a6      	b.n	800e39e <_printf_i+0x15e>
 800e450:	2301      	movs	r3, #1
 800e452:	4632      	mov	r2, r6
 800e454:	4649      	mov	r1, r9
 800e456:	4640      	mov	r0, r8
 800e458:	47d0      	blx	sl
 800e45a:	3001      	adds	r0, #1
 800e45c:	d09d      	beq.n	800e39a <_printf_i+0x15a>
 800e45e:	3501      	adds	r5, #1
 800e460:	68e3      	ldr	r3, [r4, #12]
 800e462:	9903      	ldr	r1, [sp, #12]
 800e464:	1a5b      	subs	r3, r3, r1
 800e466:	42ab      	cmp	r3, r5
 800e468:	dcf2      	bgt.n	800e450 <_printf_i+0x210>
 800e46a:	e7eb      	b.n	800e444 <_printf_i+0x204>
 800e46c:	2500      	movs	r5, #0
 800e46e:	f104 0619 	add.w	r6, r4, #25
 800e472:	e7f5      	b.n	800e460 <_printf_i+0x220>
 800e474:	0801269a 	.word	0x0801269a
 800e478:	080126ab 	.word	0x080126ab

0800e47c <_scanf_float>:
 800e47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e480:	b087      	sub	sp, #28
 800e482:	4691      	mov	r9, r2
 800e484:	9303      	str	r3, [sp, #12]
 800e486:	688b      	ldr	r3, [r1, #8]
 800e488:	1e5a      	subs	r2, r3, #1
 800e48a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e48e:	bf81      	itttt	hi
 800e490:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e494:	eb03 0b05 	addhi.w	fp, r3, r5
 800e498:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e49c:	608b      	strhi	r3, [r1, #8]
 800e49e:	680b      	ldr	r3, [r1, #0]
 800e4a0:	460a      	mov	r2, r1
 800e4a2:	f04f 0500 	mov.w	r5, #0
 800e4a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e4aa:	f842 3b1c 	str.w	r3, [r2], #28
 800e4ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e4b2:	4680      	mov	r8, r0
 800e4b4:	460c      	mov	r4, r1
 800e4b6:	bf98      	it	ls
 800e4b8:	f04f 0b00 	movls.w	fp, #0
 800e4bc:	9201      	str	r2, [sp, #4]
 800e4be:	4616      	mov	r6, r2
 800e4c0:	46aa      	mov	sl, r5
 800e4c2:	462f      	mov	r7, r5
 800e4c4:	9502      	str	r5, [sp, #8]
 800e4c6:	68a2      	ldr	r2, [r4, #8]
 800e4c8:	b15a      	cbz	r2, 800e4e2 <_scanf_float+0x66>
 800e4ca:	f8d9 3000 	ldr.w	r3, [r9]
 800e4ce:	781b      	ldrb	r3, [r3, #0]
 800e4d0:	2b4e      	cmp	r3, #78	@ 0x4e
 800e4d2:	d863      	bhi.n	800e59c <_scanf_float+0x120>
 800e4d4:	2b40      	cmp	r3, #64	@ 0x40
 800e4d6:	d83b      	bhi.n	800e550 <_scanf_float+0xd4>
 800e4d8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e4dc:	b2c8      	uxtb	r0, r1
 800e4de:	280e      	cmp	r0, #14
 800e4e0:	d939      	bls.n	800e556 <_scanf_float+0xda>
 800e4e2:	b11f      	cbz	r7, 800e4ec <_scanf_float+0x70>
 800e4e4:	6823      	ldr	r3, [r4, #0]
 800e4e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e4ea:	6023      	str	r3, [r4, #0]
 800e4ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4f0:	f1ba 0f01 	cmp.w	sl, #1
 800e4f4:	f200 8114 	bhi.w	800e720 <_scanf_float+0x2a4>
 800e4f8:	9b01      	ldr	r3, [sp, #4]
 800e4fa:	429e      	cmp	r6, r3
 800e4fc:	f200 8105 	bhi.w	800e70a <_scanf_float+0x28e>
 800e500:	2001      	movs	r0, #1
 800e502:	b007      	add	sp, #28
 800e504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e508:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e50c:	2a0d      	cmp	r2, #13
 800e50e:	d8e8      	bhi.n	800e4e2 <_scanf_float+0x66>
 800e510:	a101      	add	r1, pc, #4	@ (adr r1, 800e518 <_scanf_float+0x9c>)
 800e512:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e516:	bf00      	nop
 800e518:	0800e661 	.word	0x0800e661
 800e51c:	0800e4e3 	.word	0x0800e4e3
 800e520:	0800e4e3 	.word	0x0800e4e3
 800e524:	0800e4e3 	.word	0x0800e4e3
 800e528:	0800e6bd 	.word	0x0800e6bd
 800e52c:	0800e697 	.word	0x0800e697
 800e530:	0800e4e3 	.word	0x0800e4e3
 800e534:	0800e4e3 	.word	0x0800e4e3
 800e538:	0800e66f 	.word	0x0800e66f
 800e53c:	0800e4e3 	.word	0x0800e4e3
 800e540:	0800e4e3 	.word	0x0800e4e3
 800e544:	0800e4e3 	.word	0x0800e4e3
 800e548:	0800e4e3 	.word	0x0800e4e3
 800e54c:	0800e62b 	.word	0x0800e62b
 800e550:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e554:	e7da      	b.n	800e50c <_scanf_float+0x90>
 800e556:	290e      	cmp	r1, #14
 800e558:	d8c3      	bhi.n	800e4e2 <_scanf_float+0x66>
 800e55a:	a001      	add	r0, pc, #4	@ (adr r0, 800e560 <_scanf_float+0xe4>)
 800e55c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e560:	0800e61b 	.word	0x0800e61b
 800e564:	0800e4e3 	.word	0x0800e4e3
 800e568:	0800e61b 	.word	0x0800e61b
 800e56c:	0800e6ab 	.word	0x0800e6ab
 800e570:	0800e4e3 	.word	0x0800e4e3
 800e574:	0800e5bd 	.word	0x0800e5bd
 800e578:	0800e601 	.word	0x0800e601
 800e57c:	0800e601 	.word	0x0800e601
 800e580:	0800e601 	.word	0x0800e601
 800e584:	0800e601 	.word	0x0800e601
 800e588:	0800e601 	.word	0x0800e601
 800e58c:	0800e601 	.word	0x0800e601
 800e590:	0800e601 	.word	0x0800e601
 800e594:	0800e601 	.word	0x0800e601
 800e598:	0800e601 	.word	0x0800e601
 800e59c:	2b6e      	cmp	r3, #110	@ 0x6e
 800e59e:	d809      	bhi.n	800e5b4 <_scanf_float+0x138>
 800e5a0:	2b60      	cmp	r3, #96	@ 0x60
 800e5a2:	d8b1      	bhi.n	800e508 <_scanf_float+0x8c>
 800e5a4:	2b54      	cmp	r3, #84	@ 0x54
 800e5a6:	d07b      	beq.n	800e6a0 <_scanf_float+0x224>
 800e5a8:	2b59      	cmp	r3, #89	@ 0x59
 800e5aa:	d19a      	bne.n	800e4e2 <_scanf_float+0x66>
 800e5ac:	2d07      	cmp	r5, #7
 800e5ae:	d198      	bne.n	800e4e2 <_scanf_float+0x66>
 800e5b0:	2508      	movs	r5, #8
 800e5b2:	e02f      	b.n	800e614 <_scanf_float+0x198>
 800e5b4:	2b74      	cmp	r3, #116	@ 0x74
 800e5b6:	d073      	beq.n	800e6a0 <_scanf_float+0x224>
 800e5b8:	2b79      	cmp	r3, #121	@ 0x79
 800e5ba:	e7f6      	b.n	800e5aa <_scanf_float+0x12e>
 800e5bc:	6821      	ldr	r1, [r4, #0]
 800e5be:	05c8      	lsls	r0, r1, #23
 800e5c0:	d51e      	bpl.n	800e600 <_scanf_float+0x184>
 800e5c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e5c6:	6021      	str	r1, [r4, #0]
 800e5c8:	3701      	adds	r7, #1
 800e5ca:	f1bb 0f00 	cmp.w	fp, #0
 800e5ce:	d003      	beq.n	800e5d8 <_scanf_float+0x15c>
 800e5d0:	3201      	adds	r2, #1
 800e5d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e5d6:	60a2      	str	r2, [r4, #8]
 800e5d8:	68a3      	ldr	r3, [r4, #8]
 800e5da:	3b01      	subs	r3, #1
 800e5dc:	60a3      	str	r3, [r4, #8]
 800e5de:	6923      	ldr	r3, [r4, #16]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	6123      	str	r3, [r4, #16]
 800e5e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e5e8:	3b01      	subs	r3, #1
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f8c9 3004 	str.w	r3, [r9, #4]
 800e5f0:	f340 8082 	ble.w	800e6f8 <_scanf_float+0x27c>
 800e5f4:	f8d9 3000 	ldr.w	r3, [r9]
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	f8c9 3000 	str.w	r3, [r9]
 800e5fe:	e762      	b.n	800e4c6 <_scanf_float+0x4a>
 800e600:	eb1a 0105 	adds.w	r1, sl, r5
 800e604:	f47f af6d 	bne.w	800e4e2 <_scanf_float+0x66>
 800e608:	6822      	ldr	r2, [r4, #0]
 800e60a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e60e:	6022      	str	r2, [r4, #0]
 800e610:	460d      	mov	r5, r1
 800e612:	468a      	mov	sl, r1
 800e614:	f806 3b01 	strb.w	r3, [r6], #1
 800e618:	e7de      	b.n	800e5d8 <_scanf_float+0x15c>
 800e61a:	6822      	ldr	r2, [r4, #0]
 800e61c:	0610      	lsls	r0, r2, #24
 800e61e:	f57f af60 	bpl.w	800e4e2 <_scanf_float+0x66>
 800e622:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e626:	6022      	str	r2, [r4, #0]
 800e628:	e7f4      	b.n	800e614 <_scanf_float+0x198>
 800e62a:	f1ba 0f00 	cmp.w	sl, #0
 800e62e:	d10c      	bne.n	800e64a <_scanf_float+0x1ce>
 800e630:	b977      	cbnz	r7, 800e650 <_scanf_float+0x1d4>
 800e632:	6822      	ldr	r2, [r4, #0]
 800e634:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e638:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e63c:	d108      	bne.n	800e650 <_scanf_float+0x1d4>
 800e63e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e642:	6022      	str	r2, [r4, #0]
 800e644:	f04f 0a01 	mov.w	sl, #1
 800e648:	e7e4      	b.n	800e614 <_scanf_float+0x198>
 800e64a:	f1ba 0f02 	cmp.w	sl, #2
 800e64e:	d050      	beq.n	800e6f2 <_scanf_float+0x276>
 800e650:	2d01      	cmp	r5, #1
 800e652:	d002      	beq.n	800e65a <_scanf_float+0x1de>
 800e654:	2d04      	cmp	r5, #4
 800e656:	f47f af44 	bne.w	800e4e2 <_scanf_float+0x66>
 800e65a:	3501      	adds	r5, #1
 800e65c:	b2ed      	uxtb	r5, r5
 800e65e:	e7d9      	b.n	800e614 <_scanf_float+0x198>
 800e660:	f1ba 0f01 	cmp.w	sl, #1
 800e664:	f47f af3d 	bne.w	800e4e2 <_scanf_float+0x66>
 800e668:	f04f 0a02 	mov.w	sl, #2
 800e66c:	e7d2      	b.n	800e614 <_scanf_float+0x198>
 800e66e:	b975      	cbnz	r5, 800e68e <_scanf_float+0x212>
 800e670:	2f00      	cmp	r7, #0
 800e672:	f47f af37 	bne.w	800e4e4 <_scanf_float+0x68>
 800e676:	6822      	ldr	r2, [r4, #0]
 800e678:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e67c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e680:	f040 80fc 	bne.w	800e87c <_scanf_float+0x400>
 800e684:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e688:	6022      	str	r2, [r4, #0]
 800e68a:	2501      	movs	r5, #1
 800e68c:	e7c2      	b.n	800e614 <_scanf_float+0x198>
 800e68e:	2d03      	cmp	r5, #3
 800e690:	d0e3      	beq.n	800e65a <_scanf_float+0x1de>
 800e692:	2d05      	cmp	r5, #5
 800e694:	e7df      	b.n	800e656 <_scanf_float+0x1da>
 800e696:	2d02      	cmp	r5, #2
 800e698:	f47f af23 	bne.w	800e4e2 <_scanf_float+0x66>
 800e69c:	2503      	movs	r5, #3
 800e69e:	e7b9      	b.n	800e614 <_scanf_float+0x198>
 800e6a0:	2d06      	cmp	r5, #6
 800e6a2:	f47f af1e 	bne.w	800e4e2 <_scanf_float+0x66>
 800e6a6:	2507      	movs	r5, #7
 800e6a8:	e7b4      	b.n	800e614 <_scanf_float+0x198>
 800e6aa:	6822      	ldr	r2, [r4, #0]
 800e6ac:	0591      	lsls	r1, r2, #22
 800e6ae:	f57f af18 	bpl.w	800e4e2 <_scanf_float+0x66>
 800e6b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e6b6:	6022      	str	r2, [r4, #0]
 800e6b8:	9702      	str	r7, [sp, #8]
 800e6ba:	e7ab      	b.n	800e614 <_scanf_float+0x198>
 800e6bc:	6822      	ldr	r2, [r4, #0]
 800e6be:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e6c2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e6c6:	d005      	beq.n	800e6d4 <_scanf_float+0x258>
 800e6c8:	0550      	lsls	r0, r2, #21
 800e6ca:	f57f af0a 	bpl.w	800e4e2 <_scanf_float+0x66>
 800e6ce:	2f00      	cmp	r7, #0
 800e6d0:	f000 80d4 	beq.w	800e87c <_scanf_float+0x400>
 800e6d4:	0591      	lsls	r1, r2, #22
 800e6d6:	bf58      	it	pl
 800e6d8:	9902      	ldrpl	r1, [sp, #8]
 800e6da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e6de:	bf58      	it	pl
 800e6e0:	1a79      	subpl	r1, r7, r1
 800e6e2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e6e6:	bf58      	it	pl
 800e6e8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e6ec:	6022      	str	r2, [r4, #0]
 800e6ee:	2700      	movs	r7, #0
 800e6f0:	e790      	b.n	800e614 <_scanf_float+0x198>
 800e6f2:	f04f 0a03 	mov.w	sl, #3
 800e6f6:	e78d      	b.n	800e614 <_scanf_float+0x198>
 800e6f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e6fc:	4649      	mov	r1, r9
 800e6fe:	4640      	mov	r0, r8
 800e700:	4798      	blx	r3
 800e702:	2800      	cmp	r0, #0
 800e704:	f43f aedf 	beq.w	800e4c6 <_scanf_float+0x4a>
 800e708:	e6eb      	b.n	800e4e2 <_scanf_float+0x66>
 800e70a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e70e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e712:	464a      	mov	r2, r9
 800e714:	4640      	mov	r0, r8
 800e716:	4798      	blx	r3
 800e718:	6923      	ldr	r3, [r4, #16]
 800e71a:	3b01      	subs	r3, #1
 800e71c:	6123      	str	r3, [r4, #16]
 800e71e:	e6eb      	b.n	800e4f8 <_scanf_float+0x7c>
 800e720:	1e6b      	subs	r3, r5, #1
 800e722:	2b06      	cmp	r3, #6
 800e724:	d824      	bhi.n	800e770 <_scanf_float+0x2f4>
 800e726:	2d02      	cmp	r5, #2
 800e728:	d836      	bhi.n	800e798 <_scanf_float+0x31c>
 800e72a:	9b01      	ldr	r3, [sp, #4]
 800e72c:	429e      	cmp	r6, r3
 800e72e:	f67f aee7 	bls.w	800e500 <_scanf_float+0x84>
 800e732:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e736:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e73a:	464a      	mov	r2, r9
 800e73c:	4640      	mov	r0, r8
 800e73e:	4798      	blx	r3
 800e740:	6923      	ldr	r3, [r4, #16]
 800e742:	3b01      	subs	r3, #1
 800e744:	6123      	str	r3, [r4, #16]
 800e746:	e7f0      	b.n	800e72a <_scanf_float+0x2ae>
 800e748:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e74c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e750:	464a      	mov	r2, r9
 800e752:	4640      	mov	r0, r8
 800e754:	4798      	blx	r3
 800e756:	6923      	ldr	r3, [r4, #16]
 800e758:	3b01      	subs	r3, #1
 800e75a:	6123      	str	r3, [r4, #16]
 800e75c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e760:	fa5f fa8a 	uxtb.w	sl, sl
 800e764:	f1ba 0f02 	cmp.w	sl, #2
 800e768:	d1ee      	bne.n	800e748 <_scanf_float+0x2cc>
 800e76a:	3d03      	subs	r5, #3
 800e76c:	b2ed      	uxtb	r5, r5
 800e76e:	1b76      	subs	r6, r6, r5
 800e770:	6823      	ldr	r3, [r4, #0]
 800e772:	05da      	lsls	r2, r3, #23
 800e774:	d530      	bpl.n	800e7d8 <_scanf_float+0x35c>
 800e776:	055b      	lsls	r3, r3, #21
 800e778:	d511      	bpl.n	800e79e <_scanf_float+0x322>
 800e77a:	9b01      	ldr	r3, [sp, #4]
 800e77c:	429e      	cmp	r6, r3
 800e77e:	f67f aebf 	bls.w	800e500 <_scanf_float+0x84>
 800e782:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e786:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e78a:	464a      	mov	r2, r9
 800e78c:	4640      	mov	r0, r8
 800e78e:	4798      	blx	r3
 800e790:	6923      	ldr	r3, [r4, #16]
 800e792:	3b01      	subs	r3, #1
 800e794:	6123      	str	r3, [r4, #16]
 800e796:	e7f0      	b.n	800e77a <_scanf_float+0x2fe>
 800e798:	46aa      	mov	sl, r5
 800e79a:	46b3      	mov	fp, r6
 800e79c:	e7de      	b.n	800e75c <_scanf_float+0x2e0>
 800e79e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e7a2:	6923      	ldr	r3, [r4, #16]
 800e7a4:	2965      	cmp	r1, #101	@ 0x65
 800e7a6:	f103 33ff 	add.w	r3, r3, #4294967295
 800e7aa:	f106 35ff 	add.w	r5, r6, #4294967295
 800e7ae:	6123      	str	r3, [r4, #16]
 800e7b0:	d00c      	beq.n	800e7cc <_scanf_float+0x350>
 800e7b2:	2945      	cmp	r1, #69	@ 0x45
 800e7b4:	d00a      	beq.n	800e7cc <_scanf_float+0x350>
 800e7b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e7ba:	464a      	mov	r2, r9
 800e7bc:	4640      	mov	r0, r8
 800e7be:	4798      	blx	r3
 800e7c0:	6923      	ldr	r3, [r4, #16]
 800e7c2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e7c6:	3b01      	subs	r3, #1
 800e7c8:	1eb5      	subs	r5, r6, #2
 800e7ca:	6123      	str	r3, [r4, #16]
 800e7cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e7d0:	464a      	mov	r2, r9
 800e7d2:	4640      	mov	r0, r8
 800e7d4:	4798      	blx	r3
 800e7d6:	462e      	mov	r6, r5
 800e7d8:	6822      	ldr	r2, [r4, #0]
 800e7da:	f012 0210 	ands.w	r2, r2, #16
 800e7de:	d001      	beq.n	800e7e4 <_scanf_float+0x368>
 800e7e0:	2000      	movs	r0, #0
 800e7e2:	e68e      	b.n	800e502 <_scanf_float+0x86>
 800e7e4:	7032      	strb	r2, [r6, #0]
 800e7e6:	6823      	ldr	r3, [r4, #0]
 800e7e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e7ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e7f0:	d123      	bne.n	800e83a <_scanf_float+0x3be>
 800e7f2:	9b02      	ldr	r3, [sp, #8]
 800e7f4:	429f      	cmp	r7, r3
 800e7f6:	d00a      	beq.n	800e80e <_scanf_float+0x392>
 800e7f8:	1bda      	subs	r2, r3, r7
 800e7fa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e7fe:	429e      	cmp	r6, r3
 800e800:	bf28      	it	cs
 800e802:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e806:	491e      	ldr	r1, [pc, #120]	@ (800e880 <_scanf_float+0x404>)
 800e808:	4630      	mov	r0, r6
 800e80a:	f000 f8ff 	bl	800ea0c <siprintf>
 800e80e:	9901      	ldr	r1, [sp, #4]
 800e810:	2200      	movs	r2, #0
 800e812:	4640      	mov	r0, r8
 800e814:	f002 fb96 	bl	8010f44 <_strtod_r>
 800e818:	9b03      	ldr	r3, [sp, #12]
 800e81a:	6821      	ldr	r1, [r4, #0]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	f011 0f02 	tst.w	r1, #2
 800e822:	f103 0204 	add.w	r2, r3, #4
 800e826:	d015      	beq.n	800e854 <_scanf_float+0x3d8>
 800e828:	9903      	ldr	r1, [sp, #12]
 800e82a:	600a      	str	r2, [r1, #0]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	ed83 0b00 	vstr	d0, [r3]
 800e832:	68e3      	ldr	r3, [r4, #12]
 800e834:	3301      	adds	r3, #1
 800e836:	60e3      	str	r3, [r4, #12]
 800e838:	e7d2      	b.n	800e7e0 <_scanf_float+0x364>
 800e83a:	9b04      	ldr	r3, [sp, #16]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d0e6      	beq.n	800e80e <_scanf_float+0x392>
 800e840:	9905      	ldr	r1, [sp, #20]
 800e842:	230a      	movs	r3, #10
 800e844:	3101      	adds	r1, #1
 800e846:	4640      	mov	r0, r8
 800e848:	f002 fbfc 	bl	8011044 <_strtol_r>
 800e84c:	9b04      	ldr	r3, [sp, #16]
 800e84e:	9e05      	ldr	r6, [sp, #20]
 800e850:	1ac2      	subs	r2, r0, r3
 800e852:	e7d2      	b.n	800e7fa <_scanf_float+0x37e>
 800e854:	f011 0f04 	tst.w	r1, #4
 800e858:	9903      	ldr	r1, [sp, #12]
 800e85a:	600a      	str	r2, [r1, #0]
 800e85c:	d1e6      	bne.n	800e82c <_scanf_float+0x3b0>
 800e85e:	eeb4 0b40 	vcmp.f64	d0, d0
 800e862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e866:	681d      	ldr	r5, [r3, #0]
 800e868:	d705      	bvc.n	800e876 <_scanf_float+0x3fa>
 800e86a:	4806      	ldr	r0, [pc, #24]	@ (800e884 <_scanf_float+0x408>)
 800e86c:	f000 fa20 	bl	800ecb0 <nanf>
 800e870:	ed85 0a00 	vstr	s0, [r5]
 800e874:	e7dd      	b.n	800e832 <_scanf_float+0x3b6>
 800e876:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e87a:	e7f9      	b.n	800e870 <_scanf_float+0x3f4>
 800e87c:	2700      	movs	r7, #0
 800e87e:	e635      	b.n	800e4ec <_scanf_float+0x70>
 800e880:	080126bc 	.word	0x080126bc
 800e884:	080127fd 	.word	0x080127fd

0800e888 <std>:
 800e888:	2300      	movs	r3, #0
 800e88a:	b510      	push	{r4, lr}
 800e88c:	4604      	mov	r4, r0
 800e88e:	e9c0 3300 	strd	r3, r3, [r0]
 800e892:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e896:	6083      	str	r3, [r0, #8]
 800e898:	8181      	strh	r1, [r0, #12]
 800e89a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e89c:	81c2      	strh	r2, [r0, #14]
 800e89e:	6183      	str	r3, [r0, #24]
 800e8a0:	4619      	mov	r1, r3
 800e8a2:	2208      	movs	r2, #8
 800e8a4:	305c      	adds	r0, #92	@ 0x5c
 800e8a6:	f000 f916 	bl	800ead6 <memset>
 800e8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e0 <std+0x58>)
 800e8ac:	6263      	str	r3, [r4, #36]	@ 0x24
 800e8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e4 <std+0x5c>)
 800e8b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e8 <std+0x60>)
 800e8b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ec <std+0x64>)
 800e8b8:	6323      	str	r3, [r4, #48]	@ 0x30
 800e8ba:	4b0d      	ldr	r3, [pc, #52]	@ (800e8f0 <std+0x68>)
 800e8bc:	6224      	str	r4, [r4, #32]
 800e8be:	429c      	cmp	r4, r3
 800e8c0:	d006      	beq.n	800e8d0 <std+0x48>
 800e8c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e8c6:	4294      	cmp	r4, r2
 800e8c8:	d002      	beq.n	800e8d0 <std+0x48>
 800e8ca:	33d0      	adds	r3, #208	@ 0xd0
 800e8cc:	429c      	cmp	r4, r3
 800e8ce:	d105      	bne.n	800e8dc <std+0x54>
 800e8d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d8:	f000 b9d8 	b.w	800ec8c <__retarget_lock_init_recursive>
 800e8dc:	bd10      	pop	{r4, pc}
 800e8de:	bf00      	nop
 800e8e0:	0800ea51 	.word	0x0800ea51
 800e8e4:	0800ea73 	.word	0x0800ea73
 800e8e8:	0800eaab 	.word	0x0800eaab
 800e8ec:	0800eacf 	.word	0x0800eacf
 800e8f0:	24004f70 	.word	0x24004f70

0800e8f4 <stdio_exit_handler>:
 800e8f4:	4a02      	ldr	r2, [pc, #8]	@ (800e900 <stdio_exit_handler+0xc>)
 800e8f6:	4903      	ldr	r1, [pc, #12]	@ (800e904 <stdio_exit_handler+0x10>)
 800e8f8:	4803      	ldr	r0, [pc, #12]	@ (800e908 <stdio_exit_handler+0x14>)
 800e8fa:	f000 b869 	b.w	800e9d0 <_fwalk_sglue>
 800e8fe:	bf00      	nop
 800e900:	24000014 	.word	0x24000014
 800e904:	08011401 	.word	0x08011401
 800e908:	24000024 	.word	0x24000024

0800e90c <cleanup_stdio>:
 800e90c:	6841      	ldr	r1, [r0, #4]
 800e90e:	4b0c      	ldr	r3, [pc, #48]	@ (800e940 <cleanup_stdio+0x34>)
 800e910:	4299      	cmp	r1, r3
 800e912:	b510      	push	{r4, lr}
 800e914:	4604      	mov	r4, r0
 800e916:	d001      	beq.n	800e91c <cleanup_stdio+0x10>
 800e918:	f002 fd72 	bl	8011400 <_fflush_r>
 800e91c:	68a1      	ldr	r1, [r4, #8]
 800e91e:	4b09      	ldr	r3, [pc, #36]	@ (800e944 <cleanup_stdio+0x38>)
 800e920:	4299      	cmp	r1, r3
 800e922:	d002      	beq.n	800e92a <cleanup_stdio+0x1e>
 800e924:	4620      	mov	r0, r4
 800e926:	f002 fd6b 	bl	8011400 <_fflush_r>
 800e92a:	68e1      	ldr	r1, [r4, #12]
 800e92c:	4b06      	ldr	r3, [pc, #24]	@ (800e948 <cleanup_stdio+0x3c>)
 800e92e:	4299      	cmp	r1, r3
 800e930:	d004      	beq.n	800e93c <cleanup_stdio+0x30>
 800e932:	4620      	mov	r0, r4
 800e934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e938:	f002 bd62 	b.w	8011400 <_fflush_r>
 800e93c:	bd10      	pop	{r4, pc}
 800e93e:	bf00      	nop
 800e940:	24004f70 	.word	0x24004f70
 800e944:	24004fd8 	.word	0x24004fd8
 800e948:	24005040 	.word	0x24005040

0800e94c <global_stdio_init.part.0>:
 800e94c:	b510      	push	{r4, lr}
 800e94e:	4b0b      	ldr	r3, [pc, #44]	@ (800e97c <global_stdio_init.part.0+0x30>)
 800e950:	4c0b      	ldr	r4, [pc, #44]	@ (800e980 <global_stdio_init.part.0+0x34>)
 800e952:	4a0c      	ldr	r2, [pc, #48]	@ (800e984 <global_stdio_init.part.0+0x38>)
 800e954:	601a      	str	r2, [r3, #0]
 800e956:	4620      	mov	r0, r4
 800e958:	2200      	movs	r2, #0
 800e95a:	2104      	movs	r1, #4
 800e95c:	f7ff ff94 	bl	800e888 <std>
 800e960:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e964:	2201      	movs	r2, #1
 800e966:	2109      	movs	r1, #9
 800e968:	f7ff ff8e 	bl	800e888 <std>
 800e96c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e970:	2202      	movs	r2, #2
 800e972:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e976:	2112      	movs	r1, #18
 800e978:	f7ff bf86 	b.w	800e888 <std>
 800e97c:	240050a8 	.word	0x240050a8
 800e980:	24004f70 	.word	0x24004f70
 800e984:	0800e8f5 	.word	0x0800e8f5

0800e988 <__sfp_lock_acquire>:
 800e988:	4801      	ldr	r0, [pc, #4]	@ (800e990 <__sfp_lock_acquire+0x8>)
 800e98a:	f000 b980 	b.w	800ec8e <__retarget_lock_acquire_recursive>
 800e98e:	bf00      	nop
 800e990:	240050b1 	.word	0x240050b1

0800e994 <__sfp_lock_release>:
 800e994:	4801      	ldr	r0, [pc, #4]	@ (800e99c <__sfp_lock_release+0x8>)
 800e996:	f000 b97b 	b.w	800ec90 <__retarget_lock_release_recursive>
 800e99a:	bf00      	nop
 800e99c:	240050b1 	.word	0x240050b1

0800e9a0 <__sinit>:
 800e9a0:	b510      	push	{r4, lr}
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	f7ff fff0 	bl	800e988 <__sfp_lock_acquire>
 800e9a8:	6a23      	ldr	r3, [r4, #32]
 800e9aa:	b11b      	cbz	r3, 800e9b4 <__sinit+0x14>
 800e9ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9b0:	f7ff bff0 	b.w	800e994 <__sfp_lock_release>
 800e9b4:	4b04      	ldr	r3, [pc, #16]	@ (800e9c8 <__sinit+0x28>)
 800e9b6:	6223      	str	r3, [r4, #32]
 800e9b8:	4b04      	ldr	r3, [pc, #16]	@ (800e9cc <__sinit+0x2c>)
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d1f5      	bne.n	800e9ac <__sinit+0xc>
 800e9c0:	f7ff ffc4 	bl	800e94c <global_stdio_init.part.0>
 800e9c4:	e7f2      	b.n	800e9ac <__sinit+0xc>
 800e9c6:	bf00      	nop
 800e9c8:	0800e90d 	.word	0x0800e90d
 800e9cc:	240050a8 	.word	0x240050a8

0800e9d0 <_fwalk_sglue>:
 800e9d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9d4:	4607      	mov	r7, r0
 800e9d6:	4688      	mov	r8, r1
 800e9d8:	4614      	mov	r4, r2
 800e9da:	2600      	movs	r6, #0
 800e9dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9e0:	f1b9 0901 	subs.w	r9, r9, #1
 800e9e4:	d505      	bpl.n	800e9f2 <_fwalk_sglue+0x22>
 800e9e6:	6824      	ldr	r4, [r4, #0]
 800e9e8:	2c00      	cmp	r4, #0
 800e9ea:	d1f7      	bne.n	800e9dc <_fwalk_sglue+0xc>
 800e9ec:	4630      	mov	r0, r6
 800e9ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9f2:	89ab      	ldrh	r3, [r5, #12]
 800e9f4:	2b01      	cmp	r3, #1
 800e9f6:	d907      	bls.n	800ea08 <_fwalk_sglue+0x38>
 800e9f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9fc:	3301      	adds	r3, #1
 800e9fe:	d003      	beq.n	800ea08 <_fwalk_sglue+0x38>
 800ea00:	4629      	mov	r1, r5
 800ea02:	4638      	mov	r0, r7
 800ea04:	47c0      	blx	r8
 800ea06:	4306      	orrs	r6, r0
 800ea08:	3568      	adds	r5, #104	@ 0x68
 800ea0a:	e7e9      	b.n	800e9e0 <_fwalk_sglue+0x10>

0800ea0c <siprintf>:
 800ea0c:	b40e      	push	{r1, r2, r3}
 800ea0e:	b510      	push	{r4, lr}
 800ea10:	b09d      	sub	sp, #116	@ 0x74
 800ea12:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ea14:	9002      	str	r0, [sp, #8]
 800ea16:	9006      	str	r0, [sp, #24]
 800ea18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ea1c:	480a      	ldr	r0, [pc, #40]	@ (800ea48 <siprintf+0x3c>)
 800ea1e:	9107      	str	r1, [sp, #28]
 800ea20:	9104      	str	r1, [sp, #16]
 800ea22:	490a      	ldr	r1, [pc, #40]	@ (800ea4c <siprintf+0x40>)
 800ea24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea28:	9105      	str	r1, [sp, #20]
 800ea2a:	2400      	movs	r4, #0
 800ea2c:	a902      	add	r1, sp, #8
 800ea2e:	6800      	ldr	r0, [r0, #0]
 800ea30:	9301      	str	r3, [sp, #4]
 800ea32:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ea34:	f002 fb64 	bl	8011100 <_svfiprintf_r>
 800ea38:	9b02      	ldr	r3, [sp, #8]
 800ea3a:	701c      	strb	r4, [r3, #0]
 800ea3c:	b01d      	add	sp, #116	@ 0x74
 800ea3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea42:	b003      	add	sp, #12
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	24000020 	.word	0x24000020
 800ea4c:	ffff0208 	.word	0xffff0208

0800ea50 <__sread>:
 800ea50:	b510      	push	{r4, lr}
 800ea52:	460c      	mov	r4, r1
 800ea54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea58:	f000 f8ca 	bl	800ebf0 <_read_r>
 800ea5c:	2800      	cmp	r0, #0
 800ea5e:	bfab      	itete	ge
 800ea60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ea62:	89a3      	ldrhlt	r3, [r4, #12]
 800ea64:	181b      	addge	r3, r3, r0
 800ea66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ea6a:	bfac      	ite	ge
 800ea6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ea6e:	81a3      	strhlt	r3, [r4, #12]
 800ea70:	bd10      	pop	{r4, pc}

0800ea72 <__swrite>:
 800ea72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea76:	461f      	mov	r7, r3
 800ea78:	898b      	ldrh	r3, [r1, #12]
 800ea7a:	05db      	lsls	r3, r3, #23
 800ea7c:	4605      	mov	r5, r0
 800ea7e:	460c      	mov	r4, r1
 800ea80:	4616      	mov	r6, r2
 800ea82:	d505      	bpl.n	800ea90 <__swrite+0x1e>
 800ea84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea88:	2302      	movs	r3, #2
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	f000 f89e 	bl	800ebcc <_lseek_r>
 800ea90:	89a3      	ldrh	r3, [r4, #12]
 800ea92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea9a:	81a3      	strh	r3, [r4, #12]
 800ea9c:	4632      	mov	r2, r6
 800ea9e:	463b      	mov	r3, r7
 800eaa0:	4628      	mov	r0, r5
 800eaa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eaa6:	f000 b8b5 	b.w	800ec14 <_write_r>

0800eaaa <__sseek>:
 800eaaa:	b510      	push	{r4, lr}
 800eaac:	460c      	mov	r4, r1
 800eaae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eab2:	f000 f88b 	bl	800ebcc <_lseek_r>
 800eab6:	1c43      	adds	r3, r0, #1
 800eab8:	89a3      	ldrh	r3, [r4, #12]
 800eaba:	bf15      	itete	ne
 800eabc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800eabe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800eac2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800eac6:	81a3      	strheq	r3, [r4, #12]
 800eac8:	bf18      	it	ne
 800eaca:	81a3      	strhne	r3, [r4, #12]
 800eacc:	bd10      	pop	{r4, pc}

0800eace <__sclose>:
 800eace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ead2:	f000 b80d 	b.w	800eaf0 <_close_r>

0800ead6 <memset>:
 800ead6:	4402      	add	r2, r0
 800ead8:	4603      	mov	r3, r0
 800eada:	4293      	cmp	r3, r2
 800eadc:	d100      	bne.n	800eae0 <memset+0xa>
 800eade:	4770      	bx	lr
 800eae0:	f803 1b01 	strb.w	r1, [r3], #1
 800eae4:	e7f9      	b.n	800eada <memset+0x4>
	...

0800eae8 <_localeconv_r>:
 800eae8:	4800      	ldr	r0, [pc, #0]	@ (800eaec <_localeconv_r+0x4>)
 800eaea:	4770      	bx	lr
 800eaec:	24000160 	.word	0x24000160

0800eaf0 <_close_r>:
 800eaf0:	b538      	push	{r3, r4, r5, lr}
 800eaf2:	4d06      	ldr	r5, [pc, #24]	@ (800eb0c <_close_r+0x1c>)
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	4604      	mov	r4, r0
 800eaf8:	4608      	mov	r0, r1
 800eafa:	602b      	str	r3, [r5, #0]
 800eafc:	f7f4 f8b8 	bl	8002c70 <_close>
 800eb00:	1c43      	adds	r3, r0, #1
 800eb02:	d102      	bne.n	800eb0a <_close_r+0x1a>
 800eb04:	682b      	ldr	r3, [r5, #0]
 800eb06:	b103      	cbz	r3, 800eb0a <_close_r+0x1a>
 800eb08:	6023      	str	r3, [r4, #0]
 800eb0a:	bd38      	pop	{r3, r4, r5, pc}
 800eb0c:	240050ac 	.word	0x240050ac

0800eb10 <_reclaim_reent>:
 800eb10:	4b2d      	ldr	r3, [pc, #180]	@ (800ebc8 <_reclaim_reent+0xb8>)
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	4283      	cmp	r3, r0
 800eb16:	b570      	push	{r4, r5, r6, lr}
 800eb18:	4604      	mov	r4, r0
 800eb1a:	d053      	beq.n	800ebc4 <_reclaim_reent+0xb4>
 800eb1c:	69c3      	ldr	r3, [r0, #28]
 800eb1e:	b31b      	cbz	r3, 800eb68 <_reclaim_reent+0x58>
 800eb20:	68db      	ldr	r3, [r3, #12]
 800eb22:	b163      	cbz	r3, 800eb3e <_reclaim_reent+0x2e>
 800eb24:	2500      	movs	r5, #0
 800eb26:	69e3      	ldr	r3, [r4, #28]
 800eb28:	68db      	ldr	r3, [r3, #12]
 800eb2a:	5959      	ldr	r1, [r3, r5]
 800eb2c:	b9b1      	cbnz	r1, 800eb5c <_reclaim_reent+0x4c>
 800eb2e:	3504      	adds	r5, #4
 800eb30:	2d80      	cmp	r5, #128	@ 0x80
 800eb32:	d1f8      	bne.n	800eb26 <_reclaim_reent+0x16>
 800eb34:	69e3      	ldr	r3, [r4, #28]
 800eb36:	4620      	mov	r0, r4
 800eb38:	68d9      	ldr	r1, [r3, #12]
 800eb3a:	f000 fea7 	bl	800f88c <_free_r>
 800eb3e:	69e3      	ldr	r3, [r4, #28]
 800eb40:	6819      	ldr	r1, [r3, #0]
 800eb42:	b111      	cbz	r1, 800eb4a <_reclaim_reent+0x3a>
 800eb44:	4620      	mov	r0, r4
 800eb46:	f000 fea1 	bl	800f88c <_free_r>
 800eb4a:	69e3      	ldr	r3, [r4, #28]
 800eb4c:	689d      	ldr	r5, [r3, #8]
 800eb4e:	b15d      	cbz	r5, 800eb68 <_reclaim_reent+0x58>
 800eb50:	4629      	mov	r1, r5
 800eb52:	4620      	mov	r0, r4
 800eb54:	682d      	ldr	r5, [r5, #0]
 800eb56:	f000 fe99 	bl	800f88c <_free_r>
 800eb5a:	e7f8      	b.n	800eb4e <_reclaim_reent+0x3e>
 800eb5c:	680e      	ldr	r6, [r1, #0]
 800eb5e:	4620      	mov	r0, r4
 800eb60:	f000 fe94 	bl	800f88c <_free_r>
 800eb64:	4631      	mov	r1, r6
 800eb66:	e7e1      	b.n	800eb2c <_reclaim_reent+0x1c>
 800eb68:	6961      	ldr	r1, [r4, #20]
 800eb6a:	b111      	cbz	r1, 800eb72 <_reclaim_reent+0x62>
 800eb6c:	4620      	mov	r0, r4
 800eb6e:	f000 fe8d 	bl	800f88c <_free_r>
 800eb72:	69e1      	ldr	r1, [r4, #28]
 800eb74:	b111      	cbz	r1, 800eb7c <_reclaim_reent+0x6c>
 800eb76:	4620      	mov	r0, r4
 800eb78:	f000 fe88 	bl	800f88c <_free_r>
 800eb7c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800eb7e:	b111      	cbz	r1, 800eb86 <_reclaim_reent+0x76>
 800eb80:	4620      	mov	r0, r4
 800eb82:	f000 fe83 	bl	800f88c <_free_r>
 800eb86:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb88:	b111      	cbz	r1, 800eb90 <_reclaim_reent+0x80>
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f000 fe7e 	bl	800f88c <_free_r>
 800eb90:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800eb92:	b111      	cbz	r1, 800eb9a <_reclaim_reent+0x8a>
 800eb94:	4620      	mov	r0, r4
 800eb96:	f000 fe79 	bl	800f88c <_free_r>
 800eb9a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800eb9c:	b111      	cbz	r1, 800eba4 <_reclaim_reent+0x94>
 800eb9e:	4620      	mov	r0, r4
 800eba0:	f000 fe74 	bl	800f88c <_free_r>
 800eba4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800eba6:	b111      	cbz	r1, 800ebae <_reclaim_reent+0x9e>
 800eba8:	4620      	mov	r0, r4
 800ebaa:	f000 fe6f 	bl	800f88c <_free_r>
 800ebae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ebb0:	b111      	cbz	r1, 800ebb8 <_reclaim_reent+0xa8>
 800ebb2:	4620      	mov	r0, r4
 800ebb4:	f000 fe6a 	bl	800f88c <_free_r>
 800ebb8:	6a23      	ldr	r3, [r4, #32]
 800ebba:	b11b      	cbz	r3, 800ebc4 <_reclaim_reent+0xb4>
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ebc2:	4718      	bx	r3
 800ebc4:	bd70      	pop	{r4, r5, r6, pc}
 800ebc6:	bf00      	nop
 800ebc8:	24000020 	.word	0x24000020

0800ebcc <_lseek_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	4d07      	ldr	r5, [pc, #28]	@ (800ebec <_lseek_r+0x20>)
 800ebd0:	4604      	mov	r4, r0
 800ebd2:	4608      	mov	r0, r1
 800ebd4:	4611      	mov	r1, r2
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	602a      	str	r2, [r5, #0]
 800ebda:	461a      	mov	r2, r3
 800ebdc:	f7f4 f86f 	bl	8002cbe <_lseek>
 800ebe0:	1c43      	adds	r3, r0, #1
 800ebe2:	d102      	bne.n	800ebea <_lseek_r+0x1e>
 800ebe4:	682b      	ldr	r3, [r5, #0]
 800ebe6:	b103      	cbz	r3, 800ebea <_lseek_r+0x1e>
 800ebe8:	6023      	str	r3, [r4, #0]
 800ebea:	bd38      	pop	{r3, r4, r5, pc}
 800ebec:	240050ac 	.word	0x240050ac

0800ebf0 <_read_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	4d07      	ldr	r5, [pc, #28]	@ (800ec10 <_read_r+0x20>)
 800ebf4:	4604      	mov	r4, r0
 800ebf6:	4608      	mov	r0, r1
 800ebf8:	4611      	mov	r1, r2
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	602a      	str	r2, [r5, #0]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	f7f3 fffd 	bl	8002bfe <_read>
 800ec04:	1c43      	adds	r3, r0, #1
 800ec06:	d102      	bne.n	800ec0e <_read_r+0x1e>
 800ec08:	682b      	ldr	r3, [r5, #0]
 800ec0a:	b103      	cbz	r3, 800ec0e <_read_r+0x1e>
 800ec0c:	6023      	str	r3, [r4, #0]
 800ec0e:	bd38      	pop	{r3, r4, r5, pc}
 800ec10:	240050ac 	.word	0x240050ac

0800ec14 <_write_r>:
 800ec14:	b538      	push	{r3, r4, r5, lr}
 800ec16:	4d07      	ldr	r5, [pc, #28]	@ (800ec34 <_write_r+0x20>)
 800ec18:	4604      	mov	r4, r0
 800ec1a:	4608      	mov	r0, r1
 800ec1c:	4611      	mov	r1, r2
 800ec1e:	2200      	movs	r2, #0
 800ec20:	602a      	str	r2, [r5, #0]
 800ec22:	461a      	mov	r2, r3
 800ec24:	f7f4 f808 	bl	8002c38 <_write>
 800ec28:	1c43      	adds	r3, r0, #1
 800ec2a:	d102      	bne.n	800ec32 <_write_r+0x1e>
 800ec2c:	682b      	ldr	r3, [r5, #0]
 800ec2e:	b103      	cbz	r3, 800ec32 <_write_r+0x1e>
 800ec30:	6023      	str	r3, [r4, #0]
 800ec32:	bd38      	pop	{r3, r4, r5, pc}
 800ec34:	240050ac 	.word	0x240050ac

0800ec38 <__errno>:
 800ec38:	4b01      	ldr	r3, [pc, #4]	@ (800ec40 <__errno+0x8>)
 800ec3a:	6818      	ldr	r0, [r3, #0]
 800ec3c:	4770      	bx	lr
 800ec3e:	bf00      	nop
 800ec40:	24000020 	.word	0x24000020

0800ec44 <__libc_init_array>:
 800ec44:	b570      	push	{r4, r5, r6, lr}
 800ec46:	4d0d      	ldr	r5, [pc, #52]	@ (800ec7c <__libc_init_array+0x38>)
 800ec48:	4c0d      	ldr	r4, [pc, #52]	@ (800ec80 <__libc_init_array+0x3c>)
 800ec4a:	1b64      	subs	r4, r4, r5
 800ec4c:	10a4      	asrs	r4, r4, #2
 800ec4e:	2600      	movs	r6, #0
 800ec50:	42a6      	cmp	r6, r4
 800ec52:	d109      	bne.n	800ec68 <__libc_init_array+0x24>
 800ec54:	4d0b      	ldr	r5, [pc, #44]	@ (800ec84 <__libc_init_array+0x40>)
 800ec56:	4c0c      	ldr	r4, [pc, #48]	@ (800ec88 <__libc_init_array+0x44>)
 800ec58:	f003 fab4 	bl	80121c4 <_init>
 800ec5c:	1b64      	subs	r4, r4, r5
 800ec5e:	10a4      	asrs	r4, r4, #2
 800ec60:	2600      	movs	r6, #0
 800ec62:	42a6      	cmp	r6, r4
 800ec64:	d105      	bne.n	800ec72 <__libc_init_array+0x2e>
 800ec66:	bd70      	pop	{r4, r5, r6, pc}
 800ec68:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec6c:	4798      	blx	r3
 800ec6e:	3601      	adds	r6, #1
 800ec70:	e7ee      	b.n	800ec50 <__libc_init_array+0xc>
 800ec72:	f855 3b04 	ldr.w	r3, [r5], #4
 800ec76:	4798      	blx	r3
 800ec78:	3601      	adds	r6, #1
 800ec7a:	e7f2      	b.n	800ec62 <__libc_init_array+0x1e>
 800ec7c:	08012abc 	.word	0x08012abc
 800ec80:	08012abc 	.word	0x08012abc
 800ec84:	08012abc 	.word	0x08012abc
 800ec88:	08012ac0 	.word	0x08012ac0

0800ec8c <__retarget_lock_init_recursive>:
 800ec8c:	4770      	bx	lr

0800ec8e <__retarget_lock_acquire_recursive>:
 800ec8e:	4770      	bx	lr

0800ec90 <__retarget_lock_release_recursive>:
 800ec90:	4770      	bx	lr

0800ec92 <memcpy>:
 800ec92:	440a      	add	r2, r1
 800ec94:	4291      	cmp	r1, r2
 800ec96:	f100 33ff 	add.w	r3, r0, #4294967295
 800ec9a:	d100      	bne.n	800ec9e <memcpy+0xc>
 800ec9c:	4770      	bx	lr
 800ec9e:	b510      	push	{r4, lr}
 800eca0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eca4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eca8:	4291      	cmp	r1, r2
 800ecaa:	d1f9      	bne.n	800eca0 <memcpy+0xe>
 800ecac:	bd10      	pop	{r4, pc}
	...

0800ecb0 <nanf>:
 800ecb0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ecb8 <nanf+0x8>
 800ecb4:	4770      	bx	lr
 800ecb6:	bf00      	nop
 800ecb8:	7fc00000 	.word	0x7fc00000

0800ecbc <quorem>:
 800ecbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecc0:	6903      	ldr	r3, [r0, #16]
 800ecc2:	690c      	ldr	r4, [r1, #16]
 800ecc4:	42a3      	cmp	r3, r4
 800ecc6:	4607      	mov	r7, r0
 800ecc8:	db7e      	blt.n	800edc8 <quorem+0x10c>
 800ecca:	3c01      	subs	r4, #1
 800eccc:	f101 0814 	add.w	r8, r1, #20
 800ecd0:	00a3      	lsls	r3, r4, #2
 800ecd2:	f100 0514 	add.w	r5, r0, #20
 800ecd6:	9300      	str	r3, [sp, #0]
 800ecd8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ecdc:	9301      	str	r3, [sp, #4]
 800ecde:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ece2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ece6:	3301      	adds	r3, #1
 800ece8:	429a      	cmp	r2, r3
 800ecea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ecee:	fbb2 f6f3 	udiv	r6, r2, r3
 800ecf2:	d32e      	bcc.n	800ed52 <quorem+0x96>
 800ecf4:	f04f 0a00 	mov.w	sl, #0
 800ecf8:	46c4      	mov	ip, r8
 800ecfa:	46ae      	mov	lr, r5
 800ecfc:	46d3      	mov	fp, sl
 800ecfe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ed02:	b298      	uxth	r0, r3
 800ed04:	fb06 a000 	mla	r0, r6, r0, sl
 800ed08:	0c02      	lsrs	r2, r0, #16
 800ed0a:	0c1b      	lsrs	r3, r3, #16
 800ed0c:	fb06 2303 	mla	r3, r6, r3, r2
 800ed10:	f8de 2000 	ldr.w	r2, [lr]
 800ed14:	b280      	uxth	r0, r0
 800ed16:	b292      	uxth	r2, r2
 800ed18:	1a12      	subs	r2, r2, r0
 800ed1a:	445a      	add	r2, fp
 800ed1c:	f8de 0000 	ldr.w	r0, [lr]
 800ed20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ed2a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ed2e:	b292      	uxth	r2, r2
 800ed30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ed34:	45e1      	cmp	r9, ip
 800ed36:	f84e 2b04 	str.w	r2, [lr], #4
 800ed3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ed3e:	d2de      	bcs.n	800ecfe <quorem+0x42>
 800ed40:	9b00      	ldr	r3, [sp, #0]
 800ed42:	58eb      	ldr	r3, [r5, r3]
 800ed44:	b92b      	cbnz	r3, 800ed52 <quorem+0x96>
 800ed46:	9b01      	ldr	r3, [sp, #4]
 800ed48:	3b04      	subs	r3, #4
 800ed4a:	429d      	cmp	r5, r3
 800ed4c:	461a      	mov	r2, r3
 800ed4e:	d32f      	bcc.n	800edb0 <quorem+0xf4>
 800ed50:	613c      	str	r4, [r7, #16]
 800ed52:	4638      	mov	r0, r7
 800ed54:	f001 f956 	bl	8010004 <__mcmp>
 800ed58:	2800      	cmp	r0, #0
 800ed5a:	db25      	blt.n	800eda8 <quorem+0xec>
 800ed5c:	4629      	mov	r1, r5
 800ed5e:	2000      	movs	r0, #0
 800ed60:	f858 2b04 	ldr.w	r2, [r8], #4
 800ed64:	f8d1 c000 	ldr.w	ip, [r1]
 800ed68:	fa1f fe82 	uxth.w	lr, r2
 800ed6c:	fa1f f38c 	uxth.w	r3, ip
 800ed70:	eba3 030e 	sub.w	r3, r3, lr
 800ed74:	4403      	add	r3, r0
 800ed76:	0c12      	lsrs	r2, r2, #16
 800ed78:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ed7c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ed80:	b29b      	uxth	r3, r3
 800ed82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed86:	45c1      	cmp	r9, r8
 800ed88:	f841 3b04 	str.w	r3, [r1], #4
 800ed8c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ed90:	d2e6      	bcs.n	800ed60 <quorem+0xa4>
 800ed92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ed96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ed9a:	b922      	cbnz	r2, 800eda6 <quorem+0xea>
 800ed9c:	3b04      	subs	r3, #4
 800ed9e:	429d      	cmp	r5, r3
 800eda0:	461a      	mov	r2, r3
 800eda2:	d30b      	bcc.n	800edbc <quorem+0x100>
 800eda4:	613c      	str	r4, [r7, #16]
 800eda6:	3601      	adds	r6, #1
 800eda8:	4630      	mov	r0, r6
 800edaa:	b003      	add	sp, #12
 800edac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edb0:	6812      	ldr	r2, [r2, #0]
 800edb2:	3b04      	subs	r3, #4
 800edb4:	2a00      	cmp	r2, #0
 800edb6:	d1cb      	bne.n	800ed50 <quorem+0x94>
 800edb8:	3c01      	subs	r4, #1
 800edba:	e7c6      	b.n	800ed4a <quorem+0x8e>
 800edbc:	6812      	ldr	r2, [r2, #0]
 800edbe:	3b04      	subs	r3, #4
 800edc0:	2a00      	cmp	r2, #0
 800edc2:	d1ef      	bne.n	800eda4 <quorem+0xe8>
 800edc4:	3c01      	subs	r4, #1
 800edc6:	e7ea      	b.n	800ed9e <quorem+0xe2>
 800edc8:	2000      	movs	r0, #0
 800edca:	e7ee      	b.n	800edaa <quorem+0xee>
 800edcc:	0000      	movs	r0, r0
	...

0800edd0 <_dtoa_r>:
 800edd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edd4:	ed2d 8b02 	vpush	{d8}
 800edd8:	69c7      	ldr	r7, [r0, #28]
 800edda:	b091      	sub	sp, #68	@ 0x44
 800eddc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ede0:	ec55 4b10 	vmov	r4, r5, d0
 800ede4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ede6:	9107      	str	r1, [sp, #28]
 800ede8:	4681      	mov	r9, r0
 800edea:	9209      	str	r2, [sp, #36]	@ 0x24
 800edec:	930d      	str	r3, [sp, #52]	@ 0x34
 800edee:	b97f      	cbnz	r7, 800ee10 <_dtoa_r+0x40>
 800edf0:	2010      	movs	r0, #16
 800edf2:	f000 fd95 	bl	800f920 <malloc>
 800edf6:	4602      	mov	r2, r0
 800edf8:	f8c9 001c 	str.w	r0, [r9, #28]
 800edfc:	b920      	cbnz	r0, 800ee08 <_dtoa_r+0x38>
 800edfe:	4ba0      	ldr	r3, [pc, #640]	@ (800f080 <_dtoa_r+0x2b0>)
 800ee00:	21ef      	movs	r1, #239	@ 0xef
 800ee02:	48a0      	ldr	r0, [pc, #640]	@ (800f084 <_dtoa_r+0x2b4>)
 800ee04:	f002 fb68 	bl	80114d8 <__assert_func>
 800ee08:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ee0c:	6007      	str	r7, [r0, #0]
 800ee0e:	60c7      	str	r7, [r0, #12]
 800ee10:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ee14:	6819      	ldr	r1, [r3, #0]
 800ee16:	b159      	cbz	r1, 800ee30 <_dtoa_r+0x60>
 800ee18:	685a      	ldr	r2, [r3, #4]
 800ee1a:	604a      	str	r2, [r1, #4]
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	4093      	lsls	r3, r2
 800ee20:	608b      	str	r3, [r1, #8]
 800ee22:	4648      	mov	r0, r9
 800ee24:	f000 fe72 	bl	800fb0c <_Bfree>
 800ee28:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	601a      	str	r2, [r3, #0]
 800ee30:	1e2b      	subs	r3, r5, #0
 800ee32:	bfbb      	ittet	lt
 800ee34:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ee38:	9303      	strlt	r3, [sp, #12]
 800ee3a:	2300      	movge	r3, #0
 800ee3c:	2201      	movlt	r2, #1
 800ee3e:	bfac      	ite	ge
 800ee40:	6033      	strge	r3, [r6, #0]
 800ee42:	6032      	strlt	r2, [r6, #0]
 800ee44:	4b90      	ldr	r3, [pc, #576]	@ (800f088 <_dtoa_r+0x2b8>)
 800ee46:	9e03      	ldr	r6, [sp, #12]
 800ee48:	43b3      	bics	r3, r6
 800ee4a:	d110      	bne.n	800ee6e <_dtoa_r+0x9e>
 800ee4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ee4e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ee52:	6013      	str	r3, [r2, #0]
 800ee54:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ee58:	4323      	orrs	r3, r4
 800ee5a:	f000 84e6 	beq.w	800f82a <_dtoa_r+0xa5a>
 800ee5e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ee60:	4f8a      	ldr	r7, [pc, #552]	@ (800f08c <_dtoa_r+0x2bc>)
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	f000 84e8 	beq.w	800f838 <_dtoa_r+0xa68>
 800ee68:	1cfb      	adds	r3, r7, #3
 800ee6a:	f000 bce3 	b.w	800f834 <_dtoa_r+0xa64>
 800ee6e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ee72:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ee76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee7a:	d10a      	bne.n	800ee92 <_dtoa_r+0xc2>
 800ee7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ee7e:	2301      	movs	r3, #1
 800ee80:	6013      	str	r3, [r2, #0]
 800ee82:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ee84:	b113      	cbz	r3, 800ee8c <_dtoa_r+0xbc>
 800ee86:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ee88:	4b81      	ldr	r3, [pc, #516]	@ (800f090 <_dtoa_r+0x2c0>)
 800ee8a:	6013      	str	r3, [r2, #0]
 800ee8c:	4f81      	ldr	r7, [pc, #516]	@ (800f094 <_dtoa_r+0x2c4>)
 800ee8e:	f000 bcd3 	b.w	800f838 <_dtoa_r+0xa68>
 800ee92:	aa0e      	add	r2, sp, #56	@ 0x38
 800ee94:	a90f      	add	r1, sp, #60	@ 0x3c
 800ee96:	4648      	mov	r0, r9
 800ee98:	eeb0 0b48 	vmov.f64	d0, d8
 800ee9c:	f001 f9d2 	bl	8010244 <__d2b>
 800eea0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800eea4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eea6:	9001      	str	r0, [sp, #4]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d045      	beq.n	800ef38 <_dtoa_r+0x168>
 800eeac:	eeb0 7b48 	vmov.f64	d7, d8
 800eeb0:	ee18 1a90 	vmov	r1, s17
 800eeb4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800eeb8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800eebc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800eec0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800eec4:	2500      	movs	r5, #0
 800eec6:	ee07 1a90 	vmov	s15, r1
 800eeca:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800eece:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800f068 <_dtoa_r+0x298>
 800eed2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eed6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800f070 <_dtoa_r+0x2a0>
 800eeda:	eea7 6b05 	vfma.f64	d6, d7, d5
 800eede:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800f078 <_dtoa_r+0x2a8>
 800eee2:	ee07 3a90 	vmov	s15, r3
 800eee6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800eeea:	eeb0 7b46 	vmov.f64	d7, d6
 800eeee:	eea4 7b05 	vfma.f64	d7, d4, d5
 800eef2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800eef6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800eefa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eefe:	ee16 8a90 	vmov	r8, s13
 800ef02:	d508      	bpl.n	800ef16 <_dtoa_r+0x146>
 800ef04:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ef08:	eeb4 6b47 	vcmp.f64	d6, d7
 800ef0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef10:	bf18      	it	ne
 800ef12:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ef16:	f1b8 0f16 	cmp.w	r8, #22
 800ef1a:	d82b      	bhi.n	800ef74 <_dtoa_r+0x1a4>
 800ef1c:	495e      	ldr	r1, [pc, #376]	@ (800f098 <_dtoa_r+0x2c8>)
 800ef1e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ef22:	ed91 7b00 	vldr	d7, [r1]
 800ef26:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ef2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef2e:	d501      	bpl.n	800ef34 <_dtoa_r+0x164>
 800ef30:	f108 38ff 	add.w	r8, r8, #4294967295
 800ef34:	2100      	movs	r1, #0
 800ef36:	e01e      	b.n	800ef76 <_dtoa_r+0x1a6>
 800ef38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef3a:	4413      	add	r3, r2
 800ef3c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ef40:	2920      	cmp	r1, #32
 800ef42:	bfc1      	itttt	gt
 800ef44:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ef48:	408e      	lslgt	r6, r1
 800ef4a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ef4e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ef52:	bfd6      	itet	le
 800ef54:	f1c1 0120 	rsble	r1, r1, #32
 800ef58:	4331      	orrgt	r1, r6
 800ef5a:	fa04 f101 	lslle.w	r1, r4, r1
 800ef5e:	ee07 1a90 	vmov	s15, r1
 800ef62:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ef66:	3b01      	subs	r3, #1
 800ef68:	ee17 1a90 	vmov	r1, s15
 800ef6c:	2501      	movs	r5, #1
 800ef6e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ef72:	e7a8      	b.n	800eec6 <_dtoa_r+0xf6>
 800ef74:	2101      	movs	r1, #1
 800ef76:	1ad2      	subs	r2, r2, r3
 800ef78:	1e53      	subs	r3, r2, #1
 800ef7a:	9306      	str	r3, [sp, #24]
 800ef7c:	bf45      	ittet	mi
 800ef7e:	f1c2 0301 	rsbmi	r3, r2, #1
 800ef82:	9304      	strmi	r3, [sp, #16]
 800ef84:	2300      	movpl	r3, #0
 800ef86:	2300      	movmi	r3, #0
 800ef88:	bf4c      	ite	mi
 800ef8a:	9306      	strmi	r3, [sp, #24]
 800ef8c:	9304      	strpl	r3, [sp, #16]
 800ef8e:	f1b8 0f00 	cmp.w	r8, #0
 800ef92:	910c      	str	r1, [sp, #48]	@ 0x30
 800ef94:	db18      	blt.n	800efc8 <_dtoa_r+0x1f8>
 800ef96:	9b06      	ldr	r3, [sp, #24]
 800ef98:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ef9c:	4443      	add	r3, r8
 800ef9e:	9306      	str	r3, [sp, #24]
 800efa0:	2300      	movs	r3, #0
 800efa2:	9a07      	ldr	r2, [sp, #28]
 800efa4:	2a09      	cmp	r2, #9
 800efa6:	d845      	bhi.n	800f034 <_dtoa_r+0x264>
 800efa8:	2a05      	cmp	r2, #5
 800efaa:	bfc4      	itt	gt
 800efac:	3a04      	subgt	r2, #4
 800efae:	9207      	strgt	r2, [sp, #28]
 800efb0:	9a07      	ldr	r2, [sp, #28]
 800efb2:	f1a2 0202 	sub.w	r2, r2, #2
 800efb6:	bfcc      	ite	gt
 800efb8:	2400      	movgt	r4, #0
 800efba:	2401      	movle	r4, #1
 800efbc:	2a03      	cmp	r2, #3
 800efbe:	d844      	bhi.n	800f04a <_dtoa_r+0x27a>
 800efc0:	e8df f002 	tbb	[pc, r2]
 800efc4:	0b173634 	.word	0x0b173634
 800efc8:	9b04      	ldr	r3, [sp, #16]
 800efca:	2200      	movs	r2, #0
 800efcc:	eba3 0308 	sub.w	r3, r3, r8
 800efd0:	9304      	str	r3, [sp, #16]
 800efd2:	920a      	str	r2, [sp, #40]	@ 0x28
 800efd4:	f1c8 0300 	rsb	r3, r8, #0
 800efd8:	e7e3      	b.n	800efa2 <_dtoa_r+0x1d2>
 800efda:	2201      	movs	r2, #1
 800efdc:	9208      	str	r2, [sp, #32]
 800efde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efe0:	eb08 0b02 	add.w	fp, r8, r2
 800efe4:	f10b 0a01 	add.w	sl, fp, #1
 800efe8:	4652      	mov	r2, sl
 800efea:	2a01      	cmp	r2, #1
 800efec:	bfb8      	it	lt
 800efee:	2201      	movlt	r2, #1
 800eff0:	e006      	b.n	800f000 <_dtoa_r+0x230>
 800eff2:	2201      	movs	r2, #1
 800eff4:	9208      	str	r2, [sp, #32]
 800eff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eff8:	2a00      	cmp	r2, #0
 800effa:	dd29      	ble.n	800f050 <_dtoa_r+0x280>
 800effc:	4693      	mov	fp, r2
 800effe:	4692      	mov	sl, r2
 800f000:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800f004:	2100      	movs	r1, #0
 800f006:	2004      	movs	r0, #4
 800f008:	f100 0614 	add.w	r6, r0, #20
 800f00c:	4296      	cmp	r6, r2
 800f00e:	d926      	bls.n	800f05e <_dtoa_r+0x28e>
 800f010:	6079      	str	r1, [r7, #4]
 800f012:	4648      	mov	r0, r9
 800f014:	9305      	str	r3, [sp, #20]
 800f016:	f000 fd39 	bl	800fa8c <_Balloc>
 800f01a:	9b05      	ldr	r3, [sp, #20]
 800f01c:	4607      	mov	r7, r0
 800f01e:	2800      	cmp	r0, #0
 800f020:	d13e      	bne.n	800f0a0 <_dtoa_r+0x2d0>
 800f022:	4b1e      	ldr	r3, [pc, #120]	@ (800f09c <_dtoa_r+0x2cc>)
 800f024:	4602      	mov	r2, r0
 800f026:	f240 11af 	movw	r1, #431	@ 0x1af
 800f02a:	e6ea      	b.n	800ee02 <_dtoa_r+0x32>
 800f02c:	2200      	movs	r2, #0
 800f02e:	e7e1      	b.n	800eff4 <_dtoa_r+0x224>
 800f030:	2200      	movs	r2, #0
 800f032:	e7d3      	b.n	800efdc <_dtoa_r+0x20c>
 800f034:	2401      	movs	r4, #1
 800f036:	2200      	movs	r2, #0
 800f038:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800f03c:	f04f 3bff 	mov.w	fp, #4294967295
 800f040:	2100      	movs	r1, #0
 800f042:	46da      	mov	sl, fp
 800f044:	2212      	movs	r2, #18
 800f046:	9109      	str	r1, [sp, #36]	@ 0x24
 800f048:	e7da      	b.n	800f000 <_dtoa_r+0x230>
 800f04a:	2201      	movs	r2, #1
 800f04c:	9208      	str	r2, [sp, #32]
 800f04e:	e7f5      	b.n	800f03c <_dtoa_r+0x26c>
 800f050:	f04f 0b01 	mov.w	fp, #1
 800f054:	46da      	mov	sl, fp
 800f056:	465a      	mov	r2, fp
 800f058:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800f05c:	e7d0      	b.n	800f000 <_dtoa_r+0x230>
 800f05e:	3101      	adds	r1, #1
 800f060:	0040      	lsls	r0, r0, #1
 800f062:	e7d1      	b.n	800f008 <_dtoa_r+0x238>
 800f064:	f3af 8000 	nop.w
 800f068:	636f4361 	.word	0x636f4361
 800f06c:	3fd287a7 	.word	0x3fd287a7
 800f070:	8b60c8b3 	.word	0x8b60c8b3
 800f074:	3fc68a28 	.word	0x3fc68a28
 800f078:	509f79fb 	.word	0x509f79fb
 800f07c:	3fd34413 	.word	0x3fd34413
 800f080:	080126ce 	.word	0x080126ce
 800f084:	080126e5 	.word	0x080126e5
 800f088:	7ff00000 	.word	0x7ff00000
 800f08c:	080126ca 	.word	0x080126ca
 800f090:	08012699 	.word	0x08012699
 800f094:	08012698 	.word	0x08012698
 800f098:	08012898 	.word	0x08012898
 800f09c:	0801273d 	.word	0x0801273d
 800f0a0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800f0a4:	f1ba 0f0e 	cmp.w	sl, #14
 800f0a8:	6010      	str	r0, [r2, #0]
 800f0aa:	d86e      	bhi.n	800f18a <_dtoa_r+0x3ba>
 800f0ac:	2c00      	cmp	r4, #0
 800f0ae:	d06c      	beq.n	800f18a <_dtoa_r+0x3ba>
 800f0b0:	f1b8 0f00 	cmp.w	r8, #0
 800f0b4:	f340 80b4 	ble.w	800f220 <_dtoa_r+0x450>
 800f0b8:	4ac8      	ldr	r2, [pc, #800]	@ (800f3dc <_dtoa_r+0x60c>)
 800f0ba:	f008 010f 	and.w	r1, r8, #15
 800f0be:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f0c2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800f0c6:	ed92 7b00 	vldr	d7, [r2]
 800f0ca:	ea4f 1128 	mov.w	r1, r8, asr #4
 800f0ce:	f000 809b 	beq.w	800f208 <_dtoa_r+0x438>
 800f0d2:	4ac3      	ldr	r2, [pc, #780]	@ (800f3e0 <_dtoa_r+0x610>)
 800f0d4:	ed92 6b08 	vldr	d6, [r2, #32]
 800f0d8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800f0dc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800f0e0:	f001 010f 	and.w	r1, r1, #15
 800f0e4:	2203      	movs	r2, #3
 800f0e6:	48be      	ldr	r0, [pc, #760]	@ (800f3e0 <_dtoa_r+0x610>)
 800f0e8:	2900      	cmp	r1, #0
 800f0ea:	f040 808f 	bne.w	800f20c <_dtoa_r+0x43c>
 800f0ee:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f0f2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f0f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f0fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f0fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f100:	2900      	cmp	r1, #0
 800f102:	f000 80b3 	beq.w	800f26c <_dtoa_r+0x49c>
 800f106:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800f10a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f112:	f140 80ab 	bpl.w	800f26c <_dtoa_r+0x49c>
 800f116:	f1ba 0f00 	cmp.w	sl, #0
 800f11a:	f000 80a7 	beq.w	800f26c <_dtoa_r+0x49c>
 800f11e:	f1bb 0f00 	cmp.w	fp, #0
 800f122:	dd30      	ble.n	800f186 <_dtoa_r+0x3b6>
 800f124:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800f128:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f12c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f130:	f108 31ff 	add.w	r1, r8, #4294967295
 800f134:	9105      	str	r1, [sp, #20]
 800f136:	3201      	adds	r2, #1
 800f138:	465c      	mov	r4, fp
 800f13a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f13e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800f142:	ee07 2a90 	vmov	s15, r2
 800f146:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f14a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f14e:	ee15 2a90 	vmov	r2, s11
 800f152:	ec51 0b15 	vmov	r0, r1, d5
 800f156:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800f15a:	2c00      	cmp	r4, #0
 800f15c:	f040 808a 	bne.w	800f274 <_dtoa_r+0x4a4>
 800f160:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f164:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f168:	ec41 0b17 	vmov	d7, r0, r1
 800f16c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f174:	f300 826a 	bgt.w	800f64c <_dtoa_r+0x87c>
 800f178:	eeb1 7b47 	vneg.f64	d7, d7
 800f17c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f184:	d423      	bmi.n	800f1ce <_dtoa_r+0x3fe>
 800f186:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f18a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f18c:	2a00      	cmp	r2, #0
 800f18e:	f2c0 8129 	blt.w	800f3e4 <_dtoa_r+0x614>
 800f192:	f1b8 0f0e 	cmp.w	r8, #14
 800f196:	f300 8125 	bgt.w	800f3e4 <_dtoa_r+0x614>
 800f19a:	4b90      	ldr	r3, [pc, #576]	@ (800f3dc <_dtoa_r+0x60c>)
 800f19c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f1a0:	ed93 6b00 	vldr	d6, [r3]
 800f1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	f280 80c8 	bge.w	800f33c <_dtoa_r+0x56c>
 800f1ac:	f1ba 0f00 	cmp.w	sl, #0
 800f1b0:	f300 80c4 	bgt.w	800f33c <_dtoa_r+0x56c>
 800f1b4:	d10b      	bne.n	800f1ce <_dtoa_r+0x3fe>
 800f1b6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f1ba:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f1be:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f1c2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f1c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ca:	f2c0 823c 	blt.w	800f646 <_dtoa_r+0x876>
 800f1ce:	2400      	movs	r4, #0
 800f1d0:	4625      	mov	r5, r4
 800f1d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1d4:	43db      	mvns	r3, r3
 800f1d6:	9305      	str	r3, [sp, #20]
 800f1d8:	463e      	mov	r6, r7
 800f1da:	f04f 0800 	mov.w	r8, #0
 800f1de:	4621      	mov	r1, r4
 800f1e0:	4648      	mov	r0, r9
 800f1e2:	f000 fc93 	bl	800fb0c <_Bfree>
 800f1e6:	2d00      	cmp	r5, #0
 800f1e8:	f000 80a2 	beq.w	800f330 <_dtoa_r+0x560>
 800f1ec:	f1b8 0f00 	cmp.w	r8, #0
 800f1f0:	d005      	beq.n	800f1fe <_dtoa_r+0x42e>
 800f1f2:	45a8      	cmp	r8, r5
 800f1f4:	d003      	beq.n	800f1fe <_dtoa_r+0x42e>
 800f1f6:	4641      	mov	r1, r8
 800f1f8:	4648      	mov	r0, r9
 800f1fa:	f000 fc87 	bl	800fb0c <_Bfree>
 800f1fe:	4629      	mov	r1, r5
 800f200:	4648      	mov	r0, r9
 800f202:	f000 fc83 	bl	800fb0c <_Bfree>
 800f206:	e093      	b.n	800f330 <_dtoa_r+0x560>
 800f208:	2202      	movs	r2, #2
 800f20a:	e76c      	b.n	800f0e6 <_dtoa_r+0x316>
 800f20c:	07cc      	lsls	r4, r1, #31
 800f20e:	d504      	bpl.n	800f21a <_dtoa_r+0x44a>
 800f210:	ed90 6b00 	vldr	d6, [r0]
 800f214:	3201      	adds	r2, #1
 800f216:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f21a:	1049      	asrs	r1, r1, #1
 800f21c:	3008      	adds	r0, #8
 800f21e:	e763      	b.n	800f0e8 <_dtoa_r+0x318>
 800f220:	d022      	beq.n	800f268 <_dtoa_r+0x498>
 800f222:	f1c8 0100 	rsb	r1, r8, #0
 800f226:	4a6d      	ldr	r2, [pc, #436]	@ (800f3dc <_dtoa_r+0x60c>)
 800f228:	f001 000f 	and.w	r0, r1, #15
 800f22c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f230:	ed92 7b00 	vldr	d7, [r2]
 800f234:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f238:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f23c:	4868      	ldr	r0, [pc, #416]	@ (800f3e0 <_dtoa_r+0x610>)
 800f23e:	1109      	asrs	r1, r1, #4
 800f240:	2400      	movs	r4, #0
 800f242:	2202      	movs	r2, #2
 800f244:	b929      	cbnz	r1, 800f252 <_dtoa_r+0x482>
 800f246:	2c00      	cmp	r4, #0
 800f248:	f43f af57 	beq.w	800f0fa <_dtoa_r+0x32a>
 800f24c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f250:	e753      	b.n	800f0fa <_dtoa_r+0x32a>
 800f252:	07ce      	lsls	r6, r1, #31
 800f254:	d505      	bpl.n	800f262 <_dtoa_r+0x492>
 800f256:	ed90 6b00 	vldr	d6, [r0]
 800f25a:	3201      	adds	r2, #1
 800f25c:	2401      	movs	r4, #1
 800f25e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f262:	1049      	asrs	r1, r1, #1
 800f264:	3008      	adds	r0, #8
 800f266:	e7ed      	b.n	800f244 <_dtoa_r+0x474>
 800f268:	2202      	movs	r2, #2
 800f26a:	e746      	b.n	800f0fa <_dtoa_r+0x32a>
 800f26c:	f8cd 8014 	str.w	r8, [sp, #20]
 800f270:	4654      	mov	r4, sl
 800f272:	e762      	b.n	800f13a <_dtoa_r+0x36a>
 800f274:	4a59      	ldr	r2, [pc, #356]	@ (800f3dc <_dtoa_r+0x60c>)
 800f276:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f27a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f27e:	9a08      	ldr	r2, [sp, #32]
 800f280:	ec41 0b17 	vmov	d7, r0, r1
 800f284:	443c      	add	r4, r7
 800f286:	b34a      	cbz	r2, 800f2dc <_dtoa_r+0x50c>
 800f288:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f28c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f290:	463e      	mov	r6, r7
 800f292:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f296:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f29a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f29e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f2a2:	ee14 2a90 	vmov	r2, s9
 800f2a6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f2aa:	3230      	adds	r2, #48	@ 0x30
 800f2ac:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f2b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2b8:	f806 2b01 	strb.w	r2, [r6], #1
 800f2bc:	d438      	bmi.n	800f330 <_dtoa_r+0x560>
 800f2be:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f2c2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2ca:	d46e      	bmi.n	800f3aa <_dtoa_r+0x5da>
 800f2cc:	42a6      	cmp	r6, r4
 800f2ce:	f43f af5a 	beq.w	800f186 <_dtoa_r+0x3b6>
 800f2d2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f2d6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f2da:	e7e0      	b.n	800f29e <_dtoa_r+0x4ce>
 800f2dc:	4621      	mov	r1, r4
 800f2de:	463e      	mov	r6, r7
 800f2e0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f2e4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f2e8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f2ec:	ee14 2a90 	vmov	r2, s9
 800f2f0:	3230      	adds	r2, #48	@ 0x30
 800f2f2:	f806 2b01 	strb.w	r2, [r6], #1
 800f2f6:	42a6      	cmp	r6, r4
 800f2f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f2fc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f300:	d119      	bne.n	800f336 <_dtoa_r+0x566>
 800f302:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f306:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f30a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f30e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f312:	dc4a      	bgt.n	800f3aa <_dtoa_r+0x5da>
 800f314:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f318:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f320:	f57f af31 	bpl.w	800f186 <_dtoa_r+0x3b6>
 800f324:	460e      	mov	r6, r1
 800f326:	3901      	subs	r1, #1
 800f328:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f32c:	2b30      	cmp	r3, #48	@ 0x30
 800f32e:	d0f9      	beq.n	800f324 <_dtoa_r+0x554>
 800f330:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f334:	e027      	b.n	800f386 <_dtoa_r+0x5b6>
 800f336:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f33a:	e7d5      	b.n	800f2e8 <_dtoa_r+0x518>
 800f33c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f340:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f344:	463e      	mov	r6, r7
 800f346:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f34a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f34e:	ee15 3a10 	vmov	r3, s10
 800f352:	3330      	adds	r3, #48	@ 0x30
 800f354:	f806 3b01 	strb.w	r3, [r6], #1
 800f358:	1bf3      	subs	r3, r6, r7
 800f35a:	459a      	cmp	sl, r3
 800f35c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f360:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f364:	d132      	bne.n	800f3cc <_dtoa_r+0x5fc>
 800f366:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f36a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f36e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f372:	dc18      	bgt.n	800f3a6 <_dtoa_r+0x5d6>
 800f374:	eeb4 7b46 	vcmp.f64	d7, d6
 800f378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f37c:	d103      	bne.n	800f386 <_dtoa_r+0x5b6>
 800f37e:	ee15 3a10 	vmov	r3, s10
 800f382:	07db      	lsls	r3, r3, #31
 800f384:	d40f      	bmi.n	800f3a6 <_dtoa_r+0x5d6>
 800f386:	9901      	ldr	r1, [sp, #4]
 800f388:	4648      	mov	r0, r9
 800f38a:	f000 fbbf 	bl	800fb0c <_Bfree>
 800f38e:	2300      	movs	r3, #0
 800f390:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f392:	7033      	strb	r3, [r6, #0]
 800f394:	f108 0301 	add.w	r3, r8, #1
 800f398:	6013      	str	r3, [r2, #0]
 800f39a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	f000 824b 	beq.w	800f838 <_dtoa_r+0xa68>
 800f3a2:	601e      	str	r6, [r3, #0]
 800f3a4:	e248      	b.n	800f838 <_dtoa_r+0xa68>
 800f3a6:	f8cd 8014 	str.w	r8, [sp, #20]
 800f3aa:	4633      	mov	r3, r6
 800f3ac:	461e      	mov	r6, r3
 800f3ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f3b2:	2a39      	cmp	r2, #57	@ 0x39
 800f3b4:	d106      	bne.n	800f3c4 <_dtoa_r+0x5f4>
 800f3b6:	429f      	cmp	r7, r3
 800f3b8:	d1f8      	bne.n	800f3ac <_dtoa_r+0x5dc>
 800f3ba:	9a05      	ldr	r2, [sp, #20]
 800f3bc:	3201      	adds	r2, #1
 800f3be:	9205      	str	r2, [sp, #20]
 800f3c0:	2230      	movs	r2, #48	@ 0x30
 800f3c2:	703a      	strb	r2, [r7, #0]
 800f3c4:	781a      	ldrb	r2, [r3, #0]
 800f3c6:	3201      	adds	r2, #1
 800f3c8:	701a      	strb	r2, [r3, #0]
 800f3ca:	e7b1      	b.n	800f330 <_dtoa_r+0x560>
 800f3cc:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f3d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3d8:	d1b5      	bne.n	800f346 <_dtoa_r+0x576>
 800f3da:	e7d4      	b.n	800f386 <_dtoa_r+0x5b6>
 800f3dc:	08012898 	.word	0x08012898
 800f3e0:	08012870 	.word	0x08012870
 800f3e4:	9908      	ldr	r1, [sp, #32]
 800f3e6:	2900      	cmp	r1, #0
 800f3e8:	f000 80e9 	beq.w	800f5be <_dtoa_r+0x7ee>
 800f3ec:	9907      	ldr	r1, [sp, #28]
 800f3ee:	2901      	cmp	r1, #1
 800f3f0:	f300 80cb 	bgt.w	800f58a <_dtoa_r+0x7ba>
 800f3f4:	2d00      	cmp	r5, #0
 800f3f6:	f000 80c4 	beq.w	800f582 <_dtoa_r+0x7b2>
 800f3fa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f3fe:	9e04      	ldr	r6, [sp, #16]
 800f400:	461c      	mov	r4, r3
 800f402:	9305      	str	r3, [sp, #20]
 800f404:	9b04      	ldr	r3, [sp, #16]
 800f406:	4413      	add	r3, r2
 800f408:	9304      	str	r3, [sp, #16]
 800f40a:	9b06      	ldr	r3, [sp, #24]
 800f40c:	2101      	movs	r1, #1
 800f40e:	4413      	add	r3, r2
 800f410:	4648      	mov	r0, r9
 800f412:	9306      	str	r3, [sp, #24]
 800f414:	f000 fc78 	bl	800fd08 <__i2b>
 800f418:	9b05      	ldr	r3, [sp, #20]
 800f41a:	4605      	mov	r5, r0
 800f41c:	b166      	cbz	r6, 800f438 <_dtoa_r+0x668>
 800f41e:	9a06      	ldr	r2, [sp, #24]
 800f420:	2a00      	cmp	r2, #0
 800f422:	dd09      	ble.n	800f438 <_dtoa_r+0x668>
 800f424:	42b2      	cmp	r2, r6
 800f426:	9904      	ldr	r1, [sp, #16]
 800f428:	bfa8      	it	ge
 800f42a:	4632      	movge	r2, r6
 800f42c:	1a89      	subs	r1, r1, r2
 800f42e:	9104      	str	r1, [sp, #16]
 800f430:	9906      	ldr	r1, [sp, #24]
 800f432:	1ab6      	subs	r6, r6, r2
 800f434:	1a8a      	subs	r2, r1, r2
 800f436:	9206      	str	r2, [sp, #24]
 800f438:	b30b      	cbz	r3, 800f47e <_dtoa_r+0x6ae>
 800f43a:	9a08      	ldr	r2, [sp, #32]
 800f43c:	2a00      	cmp	r2, #0
 800f43e:	f000 80c5 	beq.w	800f5cc <_dtoa_r+0x7fc>
 800f442:	2c00      	cmp	r4, #0
 800f444:	f000 80bf 	beq.w	800f5c6 <_dtoa_r+0x7f6>
 800f448:	4629      	mov	r1, r5
 800f44a:	4622      	mov	r2, r4
 800f44c:	4648      	mov	r0, r9
 800f44e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f450:	f000 fd12 	bl	800fe78 <__pow5mult>
 800f454:	9a01      	ldr	r2, [sp, #4]
 800f456:	4601      	mov	r1, r0
 800f458:	4605      	mov	r5, r0
 800f45a:	4648      	mov	r0, r9
 800f45c:	f000 fc6a 	bl	800fd34 <__multiply>
 800f460:	9901      	ldr	r1, [sp, #4]
 800f462:	9005      	str	r0, [sp, #20]
 800f464:	4648      	mov	r0, r9
 800f466:	f000 fb51 	bl	800fb0c <_Bfree>
 800f46a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f46c:	1b1b      	subs	r3, r3, r4
 800f46e:	f000 80b0 	beq.w	800f5d2 <_dtoa_r+0x802>
 800f472:	9905      	ldr	r1, [sp, #20]
 800f474:	461a      	mov	r2, r3
 800f476:	4648      	mov	r0, r9
 800f478:	f000 fcfe 	bl	800fe78 <__pow5mult>
 800f47c:	9001      	str	r0, [sp, #4]
 800f47e:	2101      	movs	r1, #1
 800f480:	4648      	mov	r0, r9
 800f482:	f000 fc41 	bl	800fd08 <__i2b>
 800f486:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f488:	4604      	mov	r4, r0
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	f000 81da 	beq.w	800f844 <_dtoa_r+0xa74>
 800f490:	461a      	mov	r2, r3
 800f492:	4601      	mov	r1, r0
 800f494:	4648      	mov	r0, r9
 800f496:	f000 fcef 	bl	800fe78 <__pow5mult>
 800f49a:	9b07      	ldr	r3, [sp, #28]
 800f49c:	2b01      	cmp	r3, #1
 800f49e:	4604      	mov	r4, r0
 800f4a0:	f300 80a0 	bgt.w	800f5e4 <_dtoa_r+0x814>
 800f4a4:	9b02      	ldr	r3, [sp, #8]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	f040 8096 	bne.w	800f5d8 <_dtoa_r+0x808>
 800f4ac:	9b03      	ldr	r3, [sp, #12]
 800f4ae:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f4b2:	2a00      	cmp	r2, #0
 800f4b4:	f040 8092 	bne.w	800f5dc <_dtoa_r+0x80c>
 800f4b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f4bc:	0d12      	lsrs	r2, r2, #20
 800f4be:	0512      	lsls	r2, r2, #20
 800f4c0:	2a00      	cmp	r2, #0
 800f4c2:	f000 808d 	beq.w	800f5e0 <_dtoa_r+0x810>
 800f4c6:	9b04      	ldr	r3, [sp, #16]
 800f4c8:	3301      	adds	r3, #1
 800f4ca:	9304      	str	r3, [sp, #16]
 800f4cc:	9b06      	ldr	r3, [sp, #24]
 800f4ce:	3301      	adds	r3, #1
 800f4d0:	9306      	str	r3, [sp, #24]
 800f4d2:	2301      	movs	r3, #1
 800f4d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	f000 81b9 	beq.w	800f850 <_dtoa_r+0xa80>
 800f4de:	6922      	ldr	r2, [r4, #16]
 800f4e0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f4e4:	6910      	ldr	r0, [r2, #16]
 800f4e6:	f000 fbc3 	bl	800fc70 <__hi0bits>
 800f4ea:	f1c0 0020 	rsb	r0, r0, #32
 800f4ee:	9b06      	ldr	r3, [sp, #24]
 800f4f0:	4418      	add	r0, r3
 800f4f2:	f010 001f 	ands.w	r0, r0, #31
 800f4f6:	f000 8081 	beq.w	800f5fc <_dtoa_r+0x82c>
 800f4fa:	f1c0 0220 	rsb	r2, r0, #32
 800f4fe:	2a04      	cmp	r2, #4
 800f500:	dd73      	ble.n	800f5ea <_dtoa_r+0x81a>
 800f502:	9b04      	ldr	r3, [sp, #16]
 800f504:	f1c0 001c 	rsb	r0, r0, #28
 800f508:	4403      	add	r3, r0
 800f50a:	9304      	str	r3, [sp, #16]
 800f50c:	9b06      	ldr	r3, [sp, #24]
 800f50e:	4406      	add	r6, r0
 800f510:	4403      	add	r3, r0
 800f512:	9306      	str	r3, [sp, #24]
 800f514:	9b04      	ldr	r3, [sp, #16]
 800f516:	2b00      	cmp	r3, #0
 800f518:	dd05      	ble.n	800f526 <_dtoa_r+0x756>
 800f51a:	9901      	ldr	r1, [sp, #4]
 800f51c:	461a      	mov	r2, r3
 800f51e:	4648      	mov	r0, r9
 800f520:	f000 fd04 	bl	800ff2c <__lshift>
 800f524:	9001      	str	r0, [sp, #4]
 800f526:	9b06      	ldr	r3, [sp, #24]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	dd05      	ble.n	800f538 <_dtoa_r+0x768>
 800f52c:	4621      	mov	r1, r4
 800f52e:	461a      	mov	r2, r3
 800f530:	4648      	mov	r0, r9
 800f532:	f000 fcfb 	bl	800ff2c <__lshift>
 800f536:	4604      	mov	r4, r0
 800f538:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d060      	beq.n	800f600 <_dtoa_r+0x830>
 800f53e:	9801      	ldr	r0, [sp, #4]
 800f540:	4621      	mov	r1, r4
 800f542:	f000 fd5f 	bl	8010004 <__mcmp>
 800f546:	2800      	cmp	r0, #0
 800f548:	da5a      	bge.n	800f600 <_dtoa_r+0x830>
 800f54a:	f108 33ff 	add.w	r3, r8, #4294967295
 800f54e:	9305      	str	r3, [sp, #20]
 800f550:	9901      	ldr	r1, [sp, #4]
 800f552:	2300      	movs	r3, #0
 800f554:	220a      	movs	r2, #10
 800f556:	4648      	mov	r0, r9
 800f558:	f000 fafa 	bl	800fb50 <__multadd>
 800f55c:	9b08      	ldr	r3, [sp, #32]
 800f55e:	9001      	str	r0, [sp, #4]
 800f560:	2b00      	cmp	r3, #0
 800f562:	f000 8177 	beq.w	800f854 <_dtoa_r+0xa84>
 800f566:	4629      	mov	r1, r5
 800f568:	2300      	movs	r3, #0
 800f56a:	220a      	movs	r2, #10
 800f56c:	4648      	mov	r0, r9
 800f56e:	f000 faef 	bl	800fb50 <__multadd>
 800f572:	f1bb 0f00 	cmp.w	fp, #0
 800f576:	4605      	mov	r5, r0
 800f578:	dc6e      	bgt.n	800f658 <_dtoa_r+0x888>
 800f57a:	9b07      	ldr	r3, [sp, #28]
 800f57c:	2b02      	cmp	r3, #2
 800f57e:	dc48      	bgt.n	800f612 <_dtoa_r+0x842>
 800f580:	e06a      	b.n	800f658 <_dtoa_r+0x888>
 800f582:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f584:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f588:	e739      	b.n	800f3fe <_dtoa_r+0x62e>
 800f58a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800f58e:	42a3      	cmp	r3, r4
 800f590:	db07      	blt.n	800f5a2 <_dtoa_r+0x7d2>
 800f592:	f1ba 0f00 	cmp.w	sl, #0
 800f596:	eba3 0404 	sub.w	r4, r3, r4
 800f59a:	db0b      	blt.n	800f5b4 <_dtoa_r+0x7e4>
 800f59c:	9e04      	ldr	r6, [sp, #16]
 800f59e:	4652      	mov	r2, sl
 800f5a0:	e72f      	b.n	800f402 <_dtoa_r+0x632>
 800f5a2:	1ae2      	subs	r2, r4, r3
 800f5a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5a6:	9e04      	ldr	r6, [sp, #16]
 800f5a8:	4413      	add	r3, r2
 800f5aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800f5ac:	4652      	mov	r2, sl
 800f5ae:	4623      	mov	r3, r4
 800f5b0:	2400      	movs	r4, #0
 800f5b2:	e726      	b.n	800f402 <_dtoa_r+0x632>
 800f5b4:	9a04      	ldr	r2, [sp, #16]
 800f5b6:	eba2 060a 	sub.w	r6, r2, sl
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	e721      	b.n	800f402 <_dtoa_r+0x632>
 800f5be:	9e04      	ldr	r6, [sp, #16]
 800f5c0:	9d08      	ldr	r5, [sp, #32]
 800f5c2:	461c      	mov	r4, r3
 800f5c4:	e72a      	b.n	800f41c <_dtoa_r+0x64c>
 800f5c6:	9a01      	ldr	r2, [sp, #4]
 800f5c8:	9205      	str	r2, [sp, #20]
 800f5ca:	e752      	b.n	800f472 <_dtoa_r+0x6a2>
 800f5cc:	9901      	ldr	r1, [sp, #4]
 800f5ce:	461a      	mov	r2, r3
 800f5d0:	e751      	b.n	800f476 <_dtoa_r+0x6a6>
 800f5d2:	9b05      	ldr	r3, [sp, #20]
 800f5d4:	9301      	str	r3, [sp, #4]
 800f5d6:	e752      	b.n	800f47e <_dtoa_r+0x6ae>
 800f5d8:	2300      	movs	r3, #0
 800f5da:	e77b      	b.n	800f4d4 <_dtoa_r+0x704>
 800f5dc:	9b02      	ldr	r3, [sp, #8]
 800f5de:	e779      	b.n	800f4d4 <_dtoa_r+0x704>
 800f5e0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f5e2:	e778      	b.n	800f4d6 <_dtoa_r+0x706>
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f5e8:	e779      	b.n	800f4de <_dtoa_r+0x70e>
 800f5ea:	d093      	beq.n	800f514 <_dtoa_r+0x744>
 800f5ec:	9b04      	ldr	r3, [sp, #16]
 800f5ee:	321c      	adds	r2, #28
 800f5f0:	4413      	add	r3, r2
 800f5f2:	9304      	str	r3, [sp, #16]
 800f5f4:	9b06      	ldr	r3, [sp, #24]
 800f5f6:	4416      	add	r6, r2
 800f5f8:	4413      	add	r3, r2
 800f5fa:	e78a      	b.n	800f512 <_dtoa_r+0x742>
 800f5fc:	4602      	mov	r2, r0
 800f5fe:	e7f5      	b.n	800f5ec <_dtoa_r+0x81c>
 800f600:	f1ba 0f00 	cmp.w	sl, #0
 800f604:	f8cd 8014 	str.w	r8, [sp, #20]
 800f608:	46d3      	mov	fp, sl
 800f60a:	dc21      	bgt.n	800f650 <_dtoa_r+0x880>
 800f60c:	9b07      	ldr	r3, [sp, #28]
 800f60e:	2b02      	cmp	r3, #2
 800f610:	dd1e      	ble.n	800f650 <_dtoa_r+0x880>
 800f612:	f1bb 0f00 	cmp.w	fp, #0
 800f616:	f47f addc 	bne.w	800f1d2 <_dtoa_r+0x402>
 800f61a:	4621      	mov	r1, r4
 800f61c:	465b      	mov	r3, fp
 800f61e:	2205      	movs	r2, #5
 800f620:	4648      	mov	r0, r9
 800f622:	f000 fa95 	bl	800fb50 <__multadd>
 800f626:	4601      	mov	r1, r0
 800f628:	4604      	mov	r4, r0
 800f62a:	9801      	ldr	r0, [sp, #4]
 800f62c:	f000 fcea 	bl	8010004 <__mcmp>
 800f630:	2800      	cmp	r0, #0
 800f632:	f77f adce 	ble.w	800f1d2 <_dtoa_r+0x402>
 800f636:	463e      	mov	r6, r7
 800f638:	2331      	movs	r3, #49	@ 0x31
 800f63a:	f806 3b01 	strb.w	r3, [r6], #1
 800f63e:	9b05      	ldr	r3, [sp, #20]
 800f640:	3301      	adds	r3, #1
 800f642:	9305      	str	r3, [sp, #20]
 800f644:	e5c9      	b.n	800f1da <_dtoa_r+0x40a>
 800f646:	f8cd 8014 	str.w	r8, [sp, #20]
 800f64a:	4654      	mov	r4, sl
 800f64c:	4625      	mov	r5, r4
 800f64e:	e7f2      	b.n	800f636 <_dtoa_r+0x866>
 800f650:	9b08      	ldr	r3, [sp, #32]
 800f652:	2b00      	cmp	r3, #0
 800f654:	f000 8102 	beq.w	800f85c <_dtoa_r+0xa8c>
 800f658:	2e00      	cmp	r6, #0
 800f65a:	dd05      	ble.n	800f668 <_dtoa_r+0x898>
 800f65c:	4629      	mov	r1, r5
 800f65e:	4632      	mov	r2, r6
 800f660:	4648      	mov	r0, r9
 800f662:	f000 fc63 	bl	800ff2c <__lshift>
 800f666:	4605      	mov	r5, r0
 800f668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d058      	beq.n	800f720 <_dtoa_r+0x950>
 800f66e:	6869      	ldr	r1, [r5, #4]
 800f670:	4648      	mov	r0, r9
 800f672:	f000 fa0b 	bl	800fa8c <_Balloc>
 800f676:	4606      	mov	r6, r0
 800f678:	b928      	cbnz	r0, 800f686 <_dtoa_r+0x8b6>
 800f67a:	4b82      	ldr	r3, [pc, #520]	@ (800f884 <_dtoa_r+0xab4>)
 800f67c:	4602      	mov	r2, r0
 800f67e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f682:	f7ff bbbe 	b.w	800ee02 <_dtoa_r+0x32>
 800f686:	692a      	ldr	r2, [r5, #16]
 800f688:	3202      	adds	r2, #2
 800f68a:	0092      	lsls	r2, r2, #2
 800f68c:	f105 010c 	add.w	r1, r5, #12
 800f690:	300c      	adds	r0, #12
 800f692:	f7ff fafe 	bl	800ec92 <memcpy>
 800f696:	2201      	movs	r2, #1
 800f698:	4631      	mov	r1, r6
 800f69a:	4648      	mov	r0, r9
 800f69c:	f000 fc46 	bl	800ff2c <__lshift>
 800f6a0:	1c7b      	adds	r3, r7, #1
 800f6a2:	9304      	str	r3, [sp, #16]
 800f6a4:	eb07 030b 	add.w	r3, r7, fp
 800f6a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6aa:	9b02      	ldr	r3, [sp, #8]
 800f6ac:	f003 0301 	and.w	r3, r3, #1
 800f6b0:	46a8      	mov	r8, r5
 800f6b2:	9308      	str	r3, [sp, #32]
 800f6b4:	4605      	mov	r5, r0
 800f6b6:	9b04      	ldr	r3, [sp, #16]
 800f6b8:	9801      	ldr	r0, [sp, #4]
 800f6ba:	4621      	mov	r1, r4
 800f6bc:	f103 3bff 	add.w	fp, r3, #4294967295
 800f6c0:	f7ff fafc 	bl	800ecbc <quorem>
 800f6c4:	4641      	mov	r1, r8
 800f6c6:	9002      	str	r0, [sp, #8]
 800f6c8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f6cc:	9801      	ldr	r0, [sp, #4]
 800f6ce:	f000 fc99 	bl	8010004 <__mcmp>
 800f6d2:	462a      	mov	r2, r5
 800f6d4:	9006      	str	r0, [sp, #24]
 800f6d6:	4621      	mov	r1, r4
 800f6d8:	4648      	mov	r0, r9
 800f6da:	f000 fcaf 	bl	801003c <__mdiff>
 800f6de:	68c2      	ldr	r2, [r0, #12]
 800f6e0:	4606      	mov	r6, r0
 800f6e2:	b9fa      	cbnz	r2, 800f724 <_dtoa_r+0x954>
 800f6e4:	4601      	mov	r1, r0
 800f6e6:	9801      	ldr	r0, [sp, #4]
 800f6e8:	f000 fc8c 	bl	8010004 <__mcmp>
 800f6ec:	4602      	mov	r2, r0
 800f6ee:	4631      	mov	r1, r6
 800f6f0:	4648      	mov	r0, r9
 800f6f2:	920a      	str	r2, [sp, #40]	@ 0x28
 800f6f4:	f000 fa0a 	bl	800fb0c <_Bfree>
 800f6f8:	9b07      	ldr	r3, [sp, #28]
 800f6fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f6fc:	9e04      	ldr	r6, [sp, #16]
 800f6fe:	ea42 0103 	orr.w	r1, r2, r3
 800f702:	9b08      	ldr	r3, [sp, #32]
 800f704:	4319      	orrs	r1, r3
 800f706:	d10f      	bne.n	800f728 <_dtoa_r+0x958>
 800f708:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f70c:	d028      	beq.n	800f760 <_dtoa_r+0x990>
 800f70e:	9b06      	ldr	r3, [sp, #24]
 800f710:	2b00      	cmp	r3, #0
 800f712:	dd02      	ble.n	800f71a <_dtoa_r+0x94a>
 800f714:	9b02      	ldr	r3, [sp, #8]
 800f716:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f71a:	f88b a000 	strb.w	sl, [fp]
 800f71e:	e55e      	b.n	800f1de <_dtoa_r+0x40e>
 800f720:	4628      	mov	r0, r5
 800f722:	e7bd      	b.n	800f6a0 <_dtoa_r+0x8d0>
 800f724:	2201      	movs	r2, #1
 800f726:	e7e2      	b.n	800f6ee <_dtoa_r+0x91e>
 800f728:	9b06      	ldr	r3, [sp, #24]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	db04      	blt.n	800f738 <_dtoa_r+0x968>
 800f72e:	9907      	ldr	r1, [sp, #28]
 800f730:	430b      	orrs	r3, r1
 800f732:	9908      	ldr	r1, [sp, #32]
 800f734:	430b      	orrs	r3, r1
 800f736:	d120      	bne.n	800f77a <_dtoa_r+0x9aa>
 800f738:	2a00      	cmp	r2, #0
 800f73a:	ddee      	ble.n	800f71a <_dtoa_r+0x94a>
 800f73c:	9901      	ldr	r1, [sp, #4]
 800f73e:	2201      	movs	r2, #1
 800f740:	4648      	mov	r0, r9
 800f742:	f000 fbf3 	bl	800ff2c <__lshift>
 800f746:	4621      	mov	r1, r4
 800f748:	9001      	str	r0, [sp, #4]
 800f74a:	f000 fc5b 	bl	8010004 <__mcmp>
 800f74e:	2800      	cmp	r0, #0
 800f750:	dc03      	bgt.n	800f75a <_dtoa_r+0x98a>
 800f752:	d1e2      	bne.n	800f71a <_dtoa_r+0x94a>
 800f754:	f01a 0f01 	tst.w	sl, #1
 800f758:	d0df      	beq.n	800f71a <_dtoa_r+0x94a>
 800f75a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f75e:	d1d9      	bne.n	800f714 <_dtoa_r+0x944>
 800f760:	2339      	movs	r3, #57	@ 0x39
 800f762:	f88b 3000 	strb.w	r3, [fp]
 800f766:	4633      	mov	r3, r6
 800f768:	461e      	mov	r6, r3
 800f76a:	3b01      	subs	r3, #1
 800f76c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f770:	2a39      	cmp	r2, #57	@ 0x39
 800f772:	d052      	beq.n	800f81a <_dtoa_r+0xa4a>
 800f774:	3201      	adds	r2, #1
 800f776:	701a      	strb	r2, [r3, #0]
 800f778:	e531      	b.n	800f1de <_dtoa_r+0x40e>
 800f77a:	2a00      	cmp	r2, #0
 800f77c:	dd07      	ble.n	800f78e <_dtoa_r+0x9be>
 800f77e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f782:	d0ed      	beq.n	800f760 <_dtoa_r+0x990>
 800f784:	f10a 0301 	add.w	r3, sl, #1
 800f788:	f88b 3000 	strb.w	r3, [fp]
 800f78c:	e527      	b.n	800f1de <_dtoa_r+0x40e>
 800f78e:	9b04      	ldr	r3, [sp, #16]
 800f790:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f792:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f796:	4293      	cmp	r3, r2
 800f798:	d029      	beq.n	800f7ee <_dtoa_r+0xa1e>
 800f79a:	9901      	ldr	r1, [sp, #4]
 800f79c:	2300      	movs	r3, #0
 800f79e:	220a      	movs	r2, #10
 800f7a0:	4648      	mov	r0, r9
 800f7a2:	f000 f9d5 	bl	800fb50 <__multadd>
 800f7a6:	45a8      	cmp	r8, r5
 800f7a8:	9001      	str	r0, [sp, #4]
 800f7aa:	f04f 0300 	mov.w	r3, #0
 800f7ae:	f04f 020a 	mov.w	r2, #10
 800f7b2:	4641      	mov	r1, r8
 800f7b4:	4648      	mov	r0, r9
 800f7b6:	d107      	bne.n	800f7c8 <_dtoa_r+0x9f8>
 800f7b8:	f000 f9ca 	bl	800fb50 <__multadd>
 800f7bc:	4680      	mov	r8, r0
 800f7be:	4605      	mov	r5, r0
 800f7c0:	9b04      	ldr	r3, [sp, #16]
 800f7c2:	3301      	adds	r3, #1
 800f7c4:	9304      	str	r3, [sp, #16]
 800f7c6:	e776      	b.n	800f6b6 <_dtoa_r+0x8e6>
 800f7c8:	f000 f9c2 	bl	800fb50 <__multadd>
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	4680      	mov	r8, r0
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	220a      	movs	r2, #10
 800f7d4:	4648      	mov	r0, r9
 800f7d6:	f000 f9bb 	bl	800fb50 <__multadd>
 800f7da:	4605      	mov	r5, r0
 800f7dc:	e7f0      	b.n	800f7c0 <_dtoa_r+0x9f0>
 800f7de:	f1bb 0f00 	cmp.w	fp, #0
 800f7e2:	bfcc      	ite	gt
 800f7e4:	465e      	movgt	r6, fp
 800f7e6:	2601      	movle	r6, #1
 800f7e8:	443e      	add	r6, r7
 800f7ea:	f04f 0800 	mov.w	r8, #0
 800f7ee:	9901      	ldr	r1, [sp, #4]
 800f7f0:	2201      	movs	r2, #1
 800f7f2:	4648      	mov	r0, r9
 800f7f4:	f000 fb9a 	bl	800ff2c <__lshift>
 800f7f8:	4621      	mov	r1, r4
 800f7fa:	9001      	str	r0, [sp, #4]
 800f7fc:	f000 fc02 	bl	8010004 <__mcmp>
 800f800:	2800      	cmp	r0, #0
 800f802:	dcb0      	bgt.n	800f766 <_dtoa_r+0x996>
 800f804:	d102      	bne.n	800f80c <_dtoa_r+0xa3c>
 800f806:	f01a 0f01 	tst.w	sl, #1
 800f80a:	d1ac      	bne.n	800f766 <_dtoa_r+0x996>
 800f80c:	4633      	mov	r3, r6
 800f80e:	461e      	mov	r6, r3
 800f810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f814:	2a30      	cmp	r2, #48	@ 0x30
 800f816:	d0fa      	beq.n	800f80e <_dtoa_r+0xa3e>
 800f818:	e4e1      	b.n	800f1de <_dtoa_r+0x40e>
 800f81a:	429f      	cmp	r7, r3
 800f81c:	d1a4      	bne.n	800f768 <_dtoa_r+0x998>
 800f81e:	9b05      	ldr	r3, [sp, #20]
 800f820:	3301      	adds	r3, #1
 800f822:	9305      	str	r3, [sp, #20]
 800f824:	2331      	movs	r3, #49	@ 0x31
 800f826:	703b      	strb	r3, [r7, #0]
 800f828:	e4d9      	b.n	800f1de <_dtoa_r+0x40e>
 800f82a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f82c:	4f16      	ldr	r7, [pc, #88]	@ (800f888 <_dtoa_r+0xab8>)
 800f82e:	b11b      	cbz	r3, 800f838 <_dtoa_r+0xa68>
 800f830:	f107 0308 	add.w	r3, r7, #8
 800f834:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f836:	6013      	str	r3, [r2, #0]
 800f838:	4638      	mov	r0, r7
 800f83a:	b011      	add	sp, #68	@ 0x44
 800f83c:	ecbd 8b02 	vpop	{d8}
 800f840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f844:	9b07      	ldr	r3, [sp, #28]
 800f846:	2b01      	cmp	r3, #1
 800f848:	f77f ae2c 	ble.w	800f4a4 <_dtoa_r+0x6d4>
 800f84c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f84e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f850:	2001      	movs	r0, #1
 800f852:	e64c      	b.n	800f4ee <_dtoa_r+0x71e>
 800f854:	f1bb 0f00 	cmp.w	fp, #0
 800f858:	f77f aed8 	ble.w	800f60c <_dtoa_r+0x83c>
 800f85c:	463e      	mov	r6, r7
 800f85e:	9801      	ldr	r0, [sp, #4]
 800f860:	4621      	mov	r1, r4
 800f862:	f7ff fa2b 	bl	800ecbc <quorem>
 800f866:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f86a:	f806 ab01 	strb.w	sl, [r6], #1
 800f86e:	1bf2      	subs	r2, r6, r7
 800f870:	4593      	cmp	fp, r2
 800f872:	ddb4      	ble.n	800f7de <_dtoa_r+0xa0e>
 800f874:	9901      	ldr	r1, [sp, #4]
 800f876:	2300      	movs	r3, #0
 800f878:	220a      	movs	r2, #10
 800f87a:	4648      	mov	r0, r9
 800f87c:	f000 f968 	bl	800fb50 <__multadd>
 800f880:	9001      	str	r0, [sp, #4]
 800f882:	e7ec      	b.n	800f85e <_dtoa_r+0xa8e>
 800f884:	0801273d 	.word	0x0801273d
 800f888:	080126c1 	.word	0x080126c1

0800f88c <_free_r>:
 800f88c:	b538      	push	{r3, r4, r5, lr}
 800f88e:	4605      	mov	r5, r0
 800f890:	2900      	cmp	r1, #0
 800f892:	d041      	beq.n	800f918 <_free_r+0x8c>
 800f894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f898:	1f0c      	subs	r4, r1, #4
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	bfb8      	it	lt
 800f89e:	18e4      	addlt	r4, r4, r3
 800f8a0:	f000 f8e8 	bl	800fa74 <__malloc_lock>
 800f8a4:	4a1d      	ldr	r2, [pc, #116]	@ (800f91c <_free_r+0x90>)
 800f8a6:	6813      	ldr	r3, [r2, #0]
 800f8a8:	b933      	cbnz	r3, 800f8b8 <_free_r+0x2c>
 800f8aa:	6063      	str	r3, [r4, #4]
 800f8ac:	6014      	str	r4, [r2, #0]
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8b4:	f000 b8e4 	b.w	800fa80 <__malloc_unlock>
 800f8b8:	42a3      	cmp	r3, r4
 800f8ba:	d908      	bls.n	800f8ce <_free_r+0x42>
 800f8bc:	6820      	ldr	r0, [r4, #0]
 800f8be:	1821      	adds	r1, r4, r0
 800f8c0:	428b      	cmp	r3, r1
 800f8c2:	bf01      	itttt	eq
 800f8c4:	6819      	ldreq	r1, [r3, #0]
 800f8c6:	685b      	ldreq	r3, [r3, #4]
 800f8c8:	1809      	addeq	r1, r1, r0
 800f8ca:	6021      	streq	r1, [r4, #0]
 800f8cc:	e7ed      	b.n	800f8aa <_free_r+0x1e>
 800f8ce:	461a      	mov	r2, r3
 800f8d0:	685b      	ldr	r3, [r3, #4]
 800f8d2:	b10b      	cbz	r3, 800f8d8 <_free_r+0x4c>
 800f8d4:	42a3      	cmp	r3, r4
 800f8d6:	d9fa      	bls.n	800f8ce <_free_r+0x42>
 800f8d8:	6811      	ldr	r1, [r2, #0]
 800f8da:	1850      	adds	r0, r2, r1
 800f8dc:	42a0      	cmp	r0, r4
 800f8de:	d10b      	bne.n	800f8f8 <_free_r+0x6c>
 800f8e0:	6820      	ldr	r0, [r4, #0]
 800f8e2:	4401      	add	r1, r0
 800f8e4:	1850      	adds	r0, r2, r1
 800f8e6:	4283      	cmp	r3, r0
 800f8e8:	6011      	str	r1, [r2, #0]
 800f8ea:	d1e0      	bne.n	800f8ae <_free_r+0x22>
 800f8ec:	6818      	ldr	r0, [r3, #0]
 800f8ee:	685b      	ldr	r3, [r3, #4]
 800f8f0:	6053      	str	r3, [r2, #4]
 800f8f2:	4408      	add	r0, r1
 800f8f4:	6010      	str	r0, [r2, #0]
 800f8f6:	e7da      	b.n	800f8ae <_free_r+0x22>
 800f8f8:	d902      	bls.n	800f900 <_free_r+0x74>
 800f8fa:	230c      	movs	r3, #12
 800f8fc:	602b      	str	r3, [r5, #0]
 800f8fe:	e7d6      	b.n	800f8ae <_free_r+0x22>
 800f900:	6820      	ldr	r0, [r4, #0]
 800f902:	1821      	adds	r1, r4, r0
 800f904:	428b      	cmp	r3, r1
 800f906:	bf04      	itt	eq
 800f908:	6819      	ldreq	r1, [r3, #0]
 800f90a:	685b      	ldreq	r3, [r3, #4]
 800f90c:	6063      	str	r3, [r4, #4]
 800f90e:	bf04      	itt	eq
 800f910:	1809      	addeq	r1, r1, r0
 800f912:	6021      	streq	r1, [r4, #0]
 800f914:	6054      	str	r4, [r2, #4]
 800f916:	e7ca      	b.n	800f8ae <_free_r+0x22>
 800f918:	bd38      	pop	{r3, r4, r5, pc}
 800f91a:	bf00      	nop
 800f91c:	240050b8 	.word	0x240050b8

0800f920 <malloc>:
 800f920:	4b02      	ldr	r3, [pc, #8]	@ (800f92c <malloc+0xc>)
 800f922:	4601      	mov	r1, r0
 800f924:	6818      	ldr	r0, [r3, #0]
 800f926:	f000 b825 	b.w	800f974 <_malloc_r>
 800f92a:	bf00      	nop
 800f92c:	24000020 	.word	0x24000020

0800f930 <sbrk_aligned>:
 800f930:	b570      	push	{r4, r5, r6, lr}
 800f932:	4e0f      	ldr	r6, [pc, #60]	@ (800f970 <sbrk_aligned+0x40>)
 800f934:	460c      	mov	r4, r1
 800f936:	6831      	ldr	r1, [r6, #0]
 800f938:	4605      	mov	r5, r0
 800f93a:	b911      	cbnz	r1, 800f942 <sbrk_aligned+0x12>
 800f93c:	f001 fdb4 	bl	80114a8 <_sbrk_r>
 800f940:	6030      	str	r0, [r6, #0]
 800f942:	4621      	mov	r1, r4
 800f944:	4628      	mov	r0, r5
 800f946:	f001 fdaf 	bl	80114a8 <_sbrk_r>
 800f94a:	1c43      	adds	r3, r0, #1
 800f94c:	d103      	bne.n	800f956 <sbrk_aligned+0x26>
 800f94e:	f04f 34ff 	mov.w	r4, #4294967295
 800f952:	4620      	mov	r0, r4
 800f954:	bd70      	pop	{r4, r5, r6, pc}
 800f956:	1cc4      	adds	r4, r0, #3
 800f958:	f024 0403 	bic.w	r4, r4, #3
 800f95c:	42a0      	cmp	r0, r4
 800f95e:	d0f8      	beq.n	800f952 <sbrk_aligned+0x22>
 800f960:	1a21      	subs	r1, r4, r0
 800f962:	4628      	mov	r0, r5
 800f964:	f001 fda0 	bl	80114a8 <_sbrk_r>
 800f968:	3001      	adds	r0, #1
 800f96a:	d1f2      	bne.n	800f952 <sbrk_aligned+0x22>
 800f96c:	e7ef      	b.n	800f94e <sbrk_aligned+0x1e>
 800f96e:	bf00      	nop
 800f970:	240050b4 	.word	0x240050b4

0800f974 <_malloc_r>:
 800f974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f978:	1ccd      	adds	r5, r1, #3
 800f97a:	f025 0503 	bic.w	r5, r5, #3
 800f97e:	3508      	adds	r5, #8
 800f980:	2d0c      	cmp	r5, #12
 800f982:	bf38      	it	cc
 800f984:	250c      	movcc	r5, #12
 800f986:	2d00      	cmp	r5, #0
 800f988:	4606      	mov	r6, r0
 800f98a:	db01      	blt.n	800f990 <_malloc_r+0x1c>
 800f98c:	42a9      	cmp	r1, r5
 800f98e:	d904      	bls.n	800f99a <_malloc_r+0x26>
 800f990:	230c      	movs	r3, #12
 800f992:	6033      	str	r3, [r6, #0]
 800f994:	2000      	movs	r0, #0
 800f996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f99a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fa70 <_malloc_r+0xfc>
 800f99e:	f000 f869 	bl	800fa74 <__malloc_lock>
 800f9a2:	f8d8 3000 	ldr.w	r3, [r8]
 800f9a6:	461c      	mov	r4, r3
 800f9a8:	bb44      	cbnz	r4, 800f9fc <_malloc_r+0x88>
 800f9aa:	4629      	mov	r1, r5
 800f9ac:	4630      	mov	r0, r6
 800f9ae:	f7ff ffbf 	bl	800f930 <sbrk_aligned>
 800f9b2:	1c43      	adds	r3, r0, #1
 800f9b4:	4604      	mov	r4, r0
 800f9b6:	d158      	bne.n	800fa6a <_malloc_r+0xf6>
 800f9b8:	f8d8 4000 	ldr.w	r4, [r8]
 800f9bc:	4627      	mov	r7, r4
 800f9be:	2f00      	cmp	r7, #0
 800f9c0:	d143      	bne.n	800fa4a <_malloc_r+0xd6>
 800f9c2:	2c00      	cmp	r4, #0
 800f9c4:	d04b      	beq.n	800fa5e <_malloc_r+0xea>
 800f9c6:	6823      	ldr	r3, [r4, #0]
 800f9c8:	4639      	mov	r1, r7
 800f9ca:	4630      	mov	r0, r6
 800f9cc:	eb04 0903 	add.w	r9, r4, r3
 800f9d0:	f001 fd6a 	bl	80114a8 <_sbrk_r>
 800f9d4:	4581      	cmp	r9, r0
 800f9d6:	d142      	bne.n	800fa5e <_malloc_r+0xea>
 800f9d8:	6821      	ldr	r1, [r4, #0]
 800f9da:	1a6d      	subs	r5, r5, r1
 800f9dc:	4629      	mov	r1, r5
 800f9de:	4630      	mov	r0, r6
 800f9e0:	f7ff ffa6 	bl	800f930 <sbrk_aligned>
 800f9e4:	3001      	adds	r0, #1
 800f9e6:	d03a      	beq.n	800fa5e <_malloc_r+0xea>
 800f9e8:	6823      	ldr	r3, [r4, #0]
 800f9ea:	442b      	add	r3, r5
 800f9ec:	6023      	str	r3, [r4, #0]
 800f9ee:	f8d8 3000 	ldr.w	r3, [r8]
 800f9f2:	685a      	ldr	r2, [r3, #4]
 800f9f4:	bb62      	cbnz	r2, 800fa50 <_malloc_r+0xdc>
 800f9f6:	f8c8 7000 	str.w	r7, [r8]
 800f9fa:	e00f      	b.n	800fa1c <_malloc_r+0xa8>
 800f9fc:	6822      	ldr	r2, [r4, #0]
 800f9fe:	1b52      	subs	r2, r2, r5
 800fa00:	d420      	bmi.n	800fa44 <_malloc_r+0xd0>
 800fa02:	2a0b      	cmp	r2, #11
 800fa04:	d917      	bls.n	800fa36 <_malloc_r+0xc2>
 800fa06:	1961      	adds	r1, r4, r5
 800fa08:	42a3      	cmp	r3, r4
 800fa0a:	6025      	str	r5, [r4, #0]
 800fa0c:	bf18      	it	ne
 800fa0e:	6059      	strne	r1, [r3, #4]
 800fa10:	6863      	ldr	r3, [r4, #4]
 800fa12:	bf08      	it	eq
 800fa14:	f8c8 1000 	streq.w	r1, [r8]
 800fa18:	5162      	str	r2, [r4, r5]
 800fa1a:	604b      	str	r3, [r1, #4]
 800fa1c:	4630      	mov	r0, r6
 800fa1e:	f000 f82f 	bl	800fa80 <__malloc_unlock>
 800fa22:	f104 000b 	add.w	r0, r4, #11
 800fa26:	1d23      	adds	r3, r4, #4
 800fa28:	f020 0007 	bic.w	r0, r0, #7
 800fa2c:	1ac2      	subs	r2, r0, r3
 800fa2e:	bf1c      	itt	ne
 800fa30:	1a1b      	subne	r3, r3, r0
 800fa32:	50a3      	strne	r3, [r4, r2]
 800fa34:	e7af      	b.n	800f996 <_malloc_r+0x22>
 800fa36:	6862      	ldr	r2, [r4, #4]
 800fa38:	42a3      	cmp	r3, r4
 800fa3a:	bf0c      	ite	eq
 800fa3c:	f8c8 2000 	streq.w	r2, [r8]
 800fa40:	605a      	strne	r2, [r3, #4]
 800fa42:	e7eb      	b.n	800fa1c <_malloc_r+0xa8>
 800fa44:	4623      	mov	r3, r4
 800fa46:	6864      	ldr	r4, [r4, #4]
 800fa48:	e7ae      	b.n	800f9a8 <_malloc_r+0x34>
 800fa4a:	463c      	mov	r4, r7
 800fa4c:	687f      	ldr	r7, [r7, #4]
 800fa4e:	e7b6      	b.n	800f9be <_malloc_r+0x4a>
 800fa50:	461a      	mov	r2, r3
 800fa52:	685b      	ldr	r3, [r3, #4]
 800fa54:	42a3      	cmp	r3, r4
 800fa56:	d1fb      	bne.n	800fa50 <_malloc_r+0xdc>
 800fa58:	2300      	movs	r3, #0
 800fa5a:	6053      	str	r3, [r2, #4]
 800fa5c:	e7de      	b.n	800fa1c <_malloc_r+0xa8>
 800fa5e:	230c      	movs	r3, #12
 800fa60:	6033      	str	r3, [r6, #0]
 800fa62:	4630      	mov	r0, r6
 800fa64:	f000 f80c 	bl	800fa80 <__malloc_unlock>
 800fa68:	e794      	b.n	800f994 <_malloc_r+0x20>
 800fa6a:	6005      	str	r5, [r0, #0]
 800fa6c:	e7d6      	b.n	800fa1c <_malloc_r+0xa8>
 800fa6e:	bf00      	nop
 800fa70:	240050b8 	.word	0x240050b8

0800fa74 <__malloc_lock>:
 800fa74:	4801      	ldr	r0, [pc, #4]	@ (800fa7c <__malloc_lock+0x8>)
 800fa76:	f7ff b90a 	b.w	800ec8e <__retarget_lock_acquire_recursive>
 800fa7a:	bf00      	nop
 800fa7c:	240050b0 	.word	0x240050b0

0800fa80 <__malloc_unlock>:
 800fa80:	4801      	ldr	r0, [pc, #4]	@ (800fa88 <__malloc_unlock+0x8>)
 800fa82:	f7ff b905 	b.w	800ec90 <__retarget_lock_release_recursive>
 800fa86:	bf00      	nop
 800fa88:	240050b0 	.word	0x240050b0

0800fa8c <_Balloc>:
 800fa8c:	b570      	push	{r4, r5, r6, lr}
 800fa8e:	69c6      	ldr	r6, [r0, #28]
 800fa90:	4604      	mov	r4, r0
 800fa92:	460d      	mov	r5, r1
 800fa94:	b976      	cbnz	r6, 800fab4 <_Balloc+0x28>
 800fa96:	2010      	movs	r0, #16
 800fa98:	f7ff ff42 	bl	800f920 <malloc>
 800fa9c:	4602      	mov	r2, r0
 800fa9e:	61e0      	str	r0, [r4, #28]
 800faa0:	b920      	cbnz	r0, 800faac <_Balloc+0x20>
 800faa2:	4b18      	ldr	r3, [pc, #96]	@ (800fb04 <_Balloc+0x78>)
 800faa4:	4818      	ldr	r0, [pc, #96]	@ (800fb08 <_Balloc+0x7c>)
 800faa6:	216b      	movs	r1, #107	@ 0x6b
 800faa8:	f001 fd16 	bl	80114d8 <__assert_func>
 800faac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fab0:	6006      	str	r6, [r0, #0]
 800fab2:	60c6      	str	r6, [r0, #12]
 800fab4:	69e6      	ldr	r6, [r4, #28]
 800fab6:	68f3      	ldr	r3, [r6, #12]
 800fab8:	b183      	cbz	r3, 800fadc <_Balloc+0x50>
 800faba:	69e3      	ldr	r3, [r4, #28]
 800fabc:	68db      	ldr	r3, [r3, #12]
 800fabe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fac2:	b9b8      	cbnz	r0, 800faf4 <_Balloc+0x68>
 800fac4:	2101      	movs	r1, #1
 800fac6:	fa01 f605 	lsl.w	r6, r1, r5
 800faca:	1d72      	adds	r2, r6, #5
 800facc:	0092      	lsls	r2, r2, #2
 800face:	4620      	mov	r0, r4
 800fad0:	f001 fd20 	bl	8011514 <_calloc_r>
 800fad4:	b160      	cbz	r0, 800faf0 <_Balloc+0x64>
 800fad6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fada:	e00e      	b.n	800fafa <_Balloc+0x6e>
 800fadc:	2221      	movs	r2, #33	@ 0x21
 800fade:	2104      	movs	r1, #4
 800fae0:	4620      	mov	r0, r4
 800fae2:	f001 fd17 	bl	8011514 <_calloc_r>
 800fae6:	69e3      	ldr	r3, [r4, #28]
 800fae8:	60f0      	str	r0, [r6, #12]
 800faea:	68db      	ldr	r3, [r3, #12]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d1e4      	bne.n	800faba <_Balloc+0x2e>
 800faf0:	2000      	movs	r0, #0
 800faf2:	bd70      	pop	{r4, r5, r6, pc}
 800faf4:	6802      	ldr	r2, [r0, #0]
 800faf6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fafa:	2300      	movs	r3, #0
 800fafc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fb00:	e7f7      	b.n	800faf2 <_Balloc+0x66>
 800fb02:	bf00      	nop
 800fb04:	080126ce 	.word	0x080126ce
 800fb08:	0801274e 	.word	0x0801274e

0800fb0c <_Bfree>:
 800fb0c:	b570      	push	{r4, r5, r6, lr}
 800fb0e:	69c6      	ldr	r6, [r0, #28]
 800fb10:	4605      	mov	r5, r0
 800fb12:	460c      	mov	r4, r1
 800fb14:	b976      	cbnz	r6, 800fb34 <_Bfree+0x28>
 800fb16:	2010      	movs	r0, #16
 800fb18:	f7ff ff02 	bl	800f920 <malloc>
 800fb1c:	4602      	mov	r2, r0
 800fb1e:	61e8      	str	r0, [r5, #28]
 800fb20:	b920      	cbnz	r0, 800fb2c <_Bfree+0x20>
 800fb22:	4b09      	ldr	r3, [pc, #36]	@ (800fb48 <_Bfree+0x3c>)
 800fb24:	4809      	ldr	r0, [pc, #36]	@ (800fb4c <_Bfree+0x40>)
 800fb26:	218f      	movs	r1, #143	@ 0x8f
 800fb28:	f001 fcd6 	bl	80114d8 <__assert_func>
 800fb2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fb30:	6006      	str	r6, [r0, #0]
 800fb32:	60c6      	str	r6, [r0, #12]
 800fb34:	b13c      	cbz	r4, 800fb46 <_Bfree+0x3a>
 800fb36:	69eb      	ldr	r3, [r5, #28]
 800fb38:	6862      	ldr	r2, [r4, #4]
 800fb3a:	68db      	ldr	r3, [r3, #12]
 800fb3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fb40:	6021      	str	r1, [r4, #0]
 800fb42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fb46:	bd70      	pop	{r4, r5, r6, pc}
 800fb48:	080126ce 	.word	0x080126ce
 800fb4c:	0801274e 	.word	0x0801274e

0800fb50 <__multadd>:
 800fb50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb54:	690d      	ldr	r5, [r1, #16]
 800fb56:	4607      	mov	r7, r0
 800fb58:	460c      	mov	r4, r1
 800fb5a:	461e      	mov	r6, r3
 800fb5c:	f101 0c14 	add.w	ip, r1, #20
 800fb60:	2000      	movs	r0, #0
 800fb62:	f8dc 3000 	ldr.w	r3, [ip]
 800fb66:	b299      	uxth	r1, r3
 800fb68:	fb02 6101 	mla	r1, r2, r1, r6
 800fb6c:	0c1e      	lsrs	r6, r3, #16
 800fb6e:	0c0b      	lsrs	r3, r1, #16
 800fb70:	fb02 3306 	mla	r3, r2, r6, r3
 800fb74:	b289      	uxth	r1, r1
 800fb76:	3001      	adds	r0, #1
 800fb78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fb7c:	4285      	cmp	r5, r0
 800fb7e:	f84c 1b04 	str.w	r1, [ip], #4
 800fb82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fb86:	dcec      	bgt.n	800fb62 <__multadd+0x12>
 800fb88:	b30e      	cbz	r6, 800fbce <__multadd+0x7e>
 800fb8a:	68a3      	ldr	r3, [r4, #8]
 800fb8c:	42ab      	cmp	r3, r5
 800fb8e:	dc19      	bgt.n	800fbc4 <__multadd+0x74>
 800fb90:	6861      	ldr	r1, [r4, #4]
 800fb92:	4638      	mov	r0, r7
 800fb94:	3101      	adds	r1, #1
 800fb96:	f7ff ff79 	bl	800fa8c <_Balloc>
 800fb9a:	4680      	mov	r8, r0
 800fb9c:	b928      	cbnz	r0, 800fbaa <__multadd+0x5a>
 800fb9e:	4602      	mov	r2, r0
 800fba0:	4b0c      	ldr	r3, [pc, #48]	@ (800fbd4 <__multadd+0x84>)
 800fba2:	480d      	ldr	r0, [pc, #52]	@ (800fbd8 <__multadd+0x88>)
 800fba4:	21ba      	movs	r1, #186	@ 0xba
 800fba6:	f001 fc97 	bl	80114d8 <__assert_func>
 800fbaa:	6922      	ldr	r2, [r4, #16]
 800fbac:	3202      	adds	r2, #2
 800fbae:	f104 010c 	add.w	r1, r4, #12
 800fbb2:	0092      	lsls	r2, r2, #2
 800fbb4:	300c      	adds	r0, #12
 800fbb6:	f7ff f86c 	bl	800ec92 <memcpy>
 800fbba:	4621      	mov	r1, r4
 800fbbc:	4638      	mov	r0, r7
 800fbbe:	f7ff ffa5 	bl	800fb0c <_Bfree>
 800fbc2:	4644      	mov	r4, r8
 800fbc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fbc8:	3501      	adds	r5, #1
 800fbca:	615e      	str	r6, [r3, #20]
 800fbcc:	6125      	str	r5, [r4, #16]
 800fbce:	4620      	mov	r0, r4
 800fbd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd4:	0801273d 	.word	0x0801273d
 800fbd8:	0801274e 	.word	0x0801274e

0800fbdc <__s2b>:
 800fbdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbe0:	460c      	mov	r4, r1
 800fbe2:	4615      	mov	r5, r2
 800fbe4:	461f      	mov	r7, r3
 800fbe6:	2209      	movs	r2, #9
 800fbe8:	3308      	adds	r3, #8
 800fbea:	4606      	mov	r6, r0
 800fbec:	fb93 f3f2 	sdiv	r3, r3, r2
 800fbf0:	2100      	movs	r1, #0
 800fbf2:	2201      	movs	r2, #1
 800fbf4:	429a      	cmp	r2, r3
 800fbf6:	db09      	blt.n	800fc0c <__s2b+0x30>
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f7ff ff47 	bl	800fa8c <_Balloc>
 800fbfe:	b940      	cbnz	r0, 800fc12 <__s2b+0x36>
 800fc00:	4602      	mov	r2, r0
 800fc02:	4b19      	ldr	r3, [pc, #100]	@ (800fc68 <__s2b+0x8c>)
 800fc04:	4819      	ldr	r0, [pc, #100]	@ (800fc6c <__s2b+0x90>)
 800fc06:	21d3      	movs	r1, #211	@ 0xd3
 800fc08:	f001 fc66 	bl	80114d8 <__assert_func>
 800fc0c:	0052      	lsls	r2, r2, #1
 800fc0e:	3101      	adds	r1, #1
 800fc10:	e7f0      	b.n	800fbf4 <__s2b+0x18>
 800fc12:	9b08      	ldr	r3, [sp, #32]
 800fc14:	6143      	str	r3, [r0, #20]
 800fc16:	2d09      	cmp	r5, #9
 800fc18:	f04f 0301 	mov.w	r3, #1
 800fc1c:	6103      	str	r3, [r0, #16]
 800fc1e:	dd16      	ble.n	800fc4e <__s2b+0x72>
 800fc20:	f104 0909 	add.w	r9, r4, #9
 800fc24:	46c8      	mov	r8, r9
 800fc26:	442c      	add	r4, r5
 800fc28:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fc2c:	4601      	mov	r1, r0
 800fc2e:	3b30      	subs	r3, #48	@ 0x30
 800fc30:	220a      	movs	r2, #10
 800fc32:	4630      	mov	r0, r6
 800fc34:	f7ff ff8c 	bl	800fb50 <__multadd>
 800fc38:	45a0      	cmp	r8, r4
 800fc3a:	d1f5      	bne.n	800fc28 <__s2b+0x4c>
 800fc3c:	f1a5 0408 	sub.w	r4, r5, #8
 800fc40:	444c      	add	r4, r9
 800fc42:	1b2d      	subs	r5, r5, r4
 800fc44:	1963      	adds	r3, r4, r5
 800fc46:	42bb      	cmp	r3, r7
 800fc48:	db04      	blt.n	800fc54 <__s2b+0x78>
 800fc4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc4e:	340a      	adds	r4, #10
 800fc50:	2509      	movs	r5, #9
 800fc52:	e7f6      	b.n	800fc42 <__s2b+0x66>
 800fc54:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fc58:	4601      	mov	r1, r0
 800fc5a:	3b30      	subs	r3, #48	@ 0x30
 800fc5c:	220a      	movs	r2, #10
 800fc5e:	4630      	mov	r0, r6
 800fc60:	f7ff ff76 	bl	800fb50 <__multadd>
 800fc64:	e7ee      	b.n	800fc44 <__s2b+0x68>
 800fc66:	bf00      	nop
 800fc68:	0801273d 	.word	0x0801273d
 800fc6c:	0801274e 	.word	0x0801274e

0800fc70 <__hi0bits>:
 800fc70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fc74:	4603      	mov	r3, r0
 800fc76:	bf36      	itet	cc
 800fc78:	0403      	lslcc	r3, r0, #16
 800fc7a:	2000      	movcs	r0, #0
 800fc7c:	2010      	movcc	r0, #16
 800fc7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fc82:	bf3c      	itt	cc
 800fc84:	021b      	lslcc	r3, r3, #8
 800fc86:	3008      	addcc	r0, #8
 800fc88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc8c:	bf3c      	itt	cc
 800fc8e:	011b      	lslcc	r3, r3, #4
 800fc90:	3004      	addcc	r0, #4
 800fc92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc96:	bf3c      	itt	cc
 800fc98:	009b      	lslcc	r3, r3, #2
 800fc9a:	3002      	addcc	r0, #2
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	db05      	blt.n	800fcac <__hi0bits+0x3c>
 800fca0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fca4:	f100 0001 	add.w	r0, r0, #1
 800fca8:	bf08      	it	eq
 800fcaa:	2020      	moveq	r0, #32
 800fcac:	4770      	bx	lr

0800fcae <__lo0bits>:
 800fcae:	6803      	ldr	r3, [r0, #0]
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	f013 0007 	ands.w	r0, r3, #7
 800fcb6:	d00b      	beq.n	800fcd0 <__lo0bits+0x22>
 800fcb8:	07d9      	lsls	r1, r3, #31
 800fcba:	d421      	bmi.n	800fd00 <__lo0bits+0x52>
 800fcbc:	0798      	lsls	r0, r3, #30
 800fcbe:	bf49      	itett	mi
 800fcc0:	085b      	lsrmi	r3, r3, #1
 800fcc2:	089b      	lsrpl	r3, r3, #2
 800fcc4:	2001      	movmi	r0, #1
 800fcc6:	6013      	strmi	r3, [r2, #0]
 800fcc8:	bf5c      	itt	pl
 800fcca:	6013      	strpl	r3, [r2, #0]
 800fccc:	2002      	movpl	r0, #2
 800fcce:	4770      	bx	lr
 800fcd0:	b299      	uxth	r1, r3
 800fcd2:	b909      	cbnz	r1, 800fcd8 <__lo0bits+0x2a>
 800fcd4:	0c1b      	lsrs	r3, r3, #16
 800fcd6:	2010      	movs	r0, #16
 800fcd8:	b2d9      	uxtb	r1, r3
 800fcda:	b909      	cbnz	r1, 800fce0 <__lo0bits+0x32>
 800fcdc:	3008      	adds	r0, #8
 800fcde:	0a1b      	lsrs	r3, r3, #8
 800fce0:	0719      	lsls	r1, r3, #28
 800fce2:	bf04      	itt	eq
 800fce4:	091b      	lsreq	r3, r3, #4
 800fce6:	3004      	addeq	r0, #4
 800fce8:	0799      	lsls	r1, r3, #30
 800fcea:	bf04      	itt	eq
 800fcec:	089b      	lsreq	r3, r3, #2
 800fcee:	3002      	addeq	r0, #2
 800fcf0:	07d9      	lsls	r1, r3, #31
 800fcf2:	d403      	bmi.n	800fcfc <__lo0bits+0x4e>
 800fcf4:	085b      	lsrs	r3, r3, #1
 800fcf6:	f100 0001 	add.w	r0, r0, #1
 800fcfa:	d003      	beq.n	800fd04 <__lo0bits+0x56>
 800fcfc:	6013      	str	r3, [r2, #0]
 800fcfe:	4770      	bx	lr
 800fd00:	2000      	movs	r0, #0
 800fd02:	4770      	bx	lr
 800fd04:	2020      	movs	r0, #32
 800fd06:	4770      	bx	lr

0800fd08 <__i2b>:
 800fd08:	b510      	push	{r4, lr}
 800fd0a:	460c      	mov	r4, r1
 800fd0c:	2101      	movs	r1, #1
 800fd0e:	f7ff febd 	bl	800fa8c <_Balloc>
 800fd12:	4602      	mov	r2, r0
 800fd14:	b928      	cbnz	r0, 800fd22 <__i2b+0x1a>
 800fd16:	4b05      	ldr	r3, [pc, #20]	@ (800fd2c <__i2b+0x24>)
 800fd18:	4805      	ldr	r0, [pc, #20]	@ (800fd30 <__i2b+0x28>)
 800fd1a:	f240 1145 	movw	r1, #325	@ 0x145
 800fd1e:	f001 fbdb 	bl	80114d8 <__assert_func>
 800fd22:	2301      	movs	r3, #1
 800fd24:	6144      	str	r4, [r0, #20]
 800fd26:	6103      	str	r3, [r0, #16]
 800fd28:	bd10      	pop	{r4, pc}
 800fd2a:	bf00      	nop
 800fd2c:	0801273d 	.word	0x0801273d
 800fd30:	0801274e 	.word	0x0801274e

0800fd34 <__multiply>:
 800fd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd38:	4617      	mov	r7, r2
 800fd3a:	690a      	ldr	r2, [r1, #16]
 800fd3c:	693b      	ldr	r3, [r7, #16]
 800fd3e:	429a      	cmp	r2, r3
 800fd40:	bfa8      	it	ge
 800fd42:	463b      	movge	r3, r7
 800fd44:	4689      	mov	r9, r1
 800fd46:	bfa4      	itt	ge
 800fd48:	460f      	movge	r7, r1
 800fd4a:	4699      	movge	r9, r3
 800fd4c:	693d      	ldr	r5, [r7, #16]
 800fd4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	6879      	ldr	r1, [r7, #4]
 800fd56:	eb05 060a 	add.w	r6, r5, sl
 800fd5a:	42b3      	cmp	r3, r6
 800fd5c:	b085      	sub	sp, #20
 800fd5e:	bfb8      	it	lt
 800fd60:	3101      	addlt	r1, #1
 800fd62:	f7ff fe93 	bl	800fa8c <_Balloc>
 800fd66:	b930      	cbnz	r0, 800fd76 <__multiply+0x42>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	4b41      	ldr	r3, [pc, #260]	@ (800fe70 <__multiply+0x13c>)
 800fd6c:	4841      	ldr	r0, [pc, #260]	@ (800fe74 <__multiply+0x140>)
 800fd6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fd72:	f001 fbb1 	bl	80114d8 <__assert_func>
 800fd76:	f100 0414 	add.w	r4, r0, #20
 800fd7a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fd7e:	4623      	mov	r3, r4
 800fd80:	2200      	movs	r2, #0
 800fd82:	4573      	cmp	r3, lr
 800fd84:	d320      	bcc.n	800fdc8 <__multiply+0x94>
 800fd86:	f107 0814 	add.w	r8, r7, #20
 800fd8a:	f109 0114 	add.w	r1, r9, #20
 800fd8e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fd92:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fd96:	9302      	str	r3, [sp, #8]
 800fd98:	1beb      	subs	r3, r5, r7
 800fd9a:	3b15      	subs	r3, #21
 800fd9c:	f023 0303 	bic.w	r3, r3, #3
 800fda0:	3304      	adds	r3, #4
 800fda2:	3715      	adds	r7, #21
 800fda4:	42bd      	cmp	r5, r7
 800fda6:	bf38      	it	cc
 800fda8:	2304      	movcc	r3, #4
 800fdaa:	9301      	str	r3, [sp, #4]
 800fdac:	9b02      	ldr	r3, [sp, #8]
 800fdae:	9103      	str	r1, [sp, #12]
 800fdb0:	428b      	cmp	r3, r1
 800fdb2:	d80c      	bhi.n	800fdce <__multiply+0x9a>
 800fdb4:	2e00      	cmp	r6, #0
 800fdb6:	dd03      	ble.n	800fdc0 <__multiply+0x8c>
 800fdb8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d055      	beq.n	800fe6c <__multiply+0x138>
 800fdc0:	6106      	str	r6, [r0, #16]
 800fdc2:	b005      	add	sp, #20
 800fdc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdc8:	f843 2b04 	str.w	r2, [r3], #4
 800fdcc:	e7d9      	b.n	800fd82 <__multiply+0x4e>
 800fdce:	f8b1 a000 	ldrh.w	sl, [r1]
 800fdd2:	f1ba 0f00 	cmp.w	sl, #0
 800fdd6:	d01f      	beq.n	800fe18 <__multiply+0xe4>
 800fdd8:	46c4      	mov	ip, r8
 800fdda:	46a1      	mov	r9, r4
 800fddc:	2700      	movs	r7, #0
 800fdde:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fde2:	f8d9 3000 	ldr.w	r3, [r9]
 800fde6:	fa1f fb82 	uxth.w	fp, r2
 800fdea:	b29b      	uxth	r3, r3
 800fdec:	fb0a 330b 	mla	r3, sl, fp, r3
 800fdf0:	443b      	add	r3, r7
 800fdf2:	f8d9 7000 	ldr.w	r7, [r9]
 800fdf6:	0c12      	lsrs	r2, r2, #16
 800fdf8:	0c3f      	lsrs	r7, r7, #16
 800fdfa:	fb0a 7202 	mla	r2, sl, r2, r7
 800fdfe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fe02:	b29b      	uxth	r3, r3
 800fe04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe08:	4565      	cmp	r5, ip
 800fe0a:	f849 3b04 	str.w	r3, [r9], #4
 800fe0e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fe12:	d8e4      	bhi.n	800fdde <__multiply+0xaa>
 800fe14:	9b01      	ldr	r3, [sp, #4]
 800fe16:	50e7      	str	r7, [r4, r3]
 800fe18:	9b03      	ldr	r3, [sp, #12]
 800fe1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fe1e:	3104      	adds	r1, #4
 800fe20:	f1b9 0f00 	cmp.w	r9, #0
 800fe24:	d020      	beq.n	800fe68 <__multiply+0x134>
 800fe26:	6823      	ldr	r3, [r4, #0]
 800fe28:	4647      	mov	r7, r8
 800fe2a:	46a4      	mov	ip, r4
 800fe2c:	f04f 0a00 	mov.w	sl, #0
 800fe30:	f8b7 b000 	ldrh.w	fp, [r7]
 800fe34:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fe38:	fb09 220b 	mla	r2, r9, fp, r2
 800fe3c:	4452      	add	r2, sl
 800fe3e:	b29b      	uxth	r3, r3
 800fe40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe44:	f84c 3b04 	str.w	r3, [ip], #4
 800fe48:	f857 3b04 	ldr.w	r3, [r7], #4
 800fe4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe50:	f8bc 3000 	ldrh.w	r3, [ip]
 800fe54:	fb09 330a 	mla	r3, r9, sl, r3
 800fe58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fe5c:	42bd      	cmp	r5, r7
 800fe5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe62:	d8e5      	bhi.n	800fe30 <__multiply+0xfc>
 800fe64:	9a01      	ldr	r2, [sp, #4]
 800fe66:	50a3      	str	r3, [r4, r2]
 800fe68:	3404      	adds	r4, #4
 800fe6a:	e79f      	b.n	800fdac <__multiply+0x78>
 800fe6c:	3e01      	subs	r6, #1
 800fe6e:	e7a1      	b.n	800fdb4 <__multiply+0x80>
 800fe70:	0801273d 	.word	0x0801273d
 800fe74:	0801274e 	.word	0x0801274e

0800fe78 <__pow5mult>:
 800fe78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe7c:	4615      	mov	r5, r2
 800fe7e:	f012 0203 	ands.w	r2, r2, #3
 800fe82:	4607      	mov	r7, r0
 800fe84:	460e      	mov	r6, r1
 800fe86:	d007      	beq.n	800fe98 <__pow5mult+0x20>
 800fe88:	4c25      	ldr	r4, [pc, #148]	@ (800ff20 <__pow5mult+0xa8>)
 800fe8a:	3a01      	subs	r2, #1
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fe92:	f7ff fe5d 	bl	800fb50 <__multadd>
 800fe96:	4606      	mov	r6, r0
 800fe98:	10ad      	asrs	r5, r5, #2
 800fe9a:	d03d      	beq.n	800ff18 <__pow5mult+0xa0>
 800fe9c:	69fc      	ldr	r4, [r7, #28]
 800fe9e:	b97c      	cbnz	r4, 800fec0 <__pow5mult+0x48>
 800fea0:	2010      	movs	r0, #16
 800fea2:	f7ff fd3d 	bl	800f920 <malloc>
 800fea6:	4602      	mov	r2, r0
 800fea8:	61f8      	str	r0, [r7, #28]
 800feaa:	b928      	cbnz	r0, 800feb8 <__pow5mult+0x40>
 800feac:	4b1d      	ldr	r3, [pc, #116]	@ (800ff24 <__pow5mult+0xac>)
 800feae:	481e      	ldr	r0, [pc, #120]	@ (800ff28 <__pow5mult+0xb0>)
 800feb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800feb4:	f001 fb10 	bl	80114d8 <__assert_func>
 800feb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800febc:	6004      	str	r4, [r0, #0]
 800febe:	60c4      	str	r4, [r0, #12]
 800fec0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fec4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fec8:	b94c      	cbnz	r4, 800fede <__pow5mult+0x66>
 800feca:	f240 2171 	movw	r1, #625	@ 0x271
 800fece:	4638      	mov	r0, r7
 800fed0:	f7ff ff1a 	bl	800fd08 <__i2b>
 800fed4:	2300      	movs	r3, #0
 800fed6:	f8c8 0008 	str.w	r0, [r8, #8]
 800feda:	4604      	mov	r4, r0
 800fedc:	6003      	str	r3, [r0, #0]
 800fede:	f04f 0900 	mov.w	r9, #0
 800fee2:	07eb      	lsls	r3, r5, #31
 800fee4:	d50a      	bpl.n	800fefc <__pow5mult+0x84>
 800fee6:	4631      	mov	r1, r6
 800fee8:	4622      	mov	r2, r4
 800feea:	4638      	mov	r0, r7
 800feec:	f7ff ff22 	bl	800fd34 <__multiply>
 800fef0:	4631      	mov	r1, r6
 800fef2:	4680      	mov	r8, r0
 800fef4:	4638      	mov	r0, r7
 800fef6:	f7ff fe09 	bl	800fb0c <_Bfree>
 800fefa:	4646      	mov	r6, r8
 800fefc:	106d      	asrs	r5, r5, #1
 800fefe:	d00b      	beq.n	800ff18 <__pow5mult+0xa0>
 800ff00:	6820      	ldr	r0, [r4, #0]
 800ff02:	b938      	cbnz	r0, 800ff14 <__pow5mult+0x9c>
 800ff04:	4622      	mov	r2, r4
 800ff06:	4621      	mov	r1, r4
 800ff08:	4638      	mov	r0, r7
 800ff0a:	f7ff ff13 	bl	800fd34 <__multiply>
 800ff0e:	6020      	str	r0, [r4, #0]
 800ff10:	f8c0 9000 	str.w	r9, [r0]
 800ff14:	4604      	mov	r4, r0
 800ff16:	e7e4      	b.n	800fee2 <__pow5mult+0x6a>
 800ff18:	4630      	mov	r0, r6
 800ff1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff1e:	bf00      	nop
 800ff20:	08012860 	.word	0x08012860
 800ff24:	080126ce 	.word	0x080126ce
 800ff28:	0801274e 	.word	0x0801274e

0800ff2c <__lshift>:
 800ff2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff30:	460c      	mov	r4, r1
 800ff32:	6849      	ldr	r1, [r1, #4]
 800ff34:	6923      	ldr	r3, [r4, #16]
 800ff36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ff3a:	68a3      	ldr	r3, [r4, #8]
 800ff3c:	4607      	mov	r7, r0
 800ff3e:	4691      	mov	r9, r2
 800ff40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff44:	f108 0601 	add.w	r6, r8, #1
 800ff48:	42b3      	cmp	r3, r6
 800ff4a:	db0b      	blt.n	800ff64 <__lshift+0x38>
 800ff4c:	4638      	mov	r0, r7
 800ff4e:	f7ff fd9d 	bl	800fa8c <_Balloc>
 800ff52:	4605      	mov	r5, r0
 800ff54:	b948      	cbnz	r0, 800ff6a <__lshift+0x3e>
 800ff56:	4602      	mov	r2, r0
 800ff58:	4b28      	ldr	r3, [pc, #160]	@ (800fffc <__lshift+0xd0>)
 800ff5a:	4829      	ldr	r0, [pc, #164]	@ (8010000 <__lshift+0xd4>)
 800ff5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ff60:	f001 faba 	bl	80114d8 <__assert_func>
 800ff64:	3101      	adds	r1, #1
 800ff66:	005b      	lsls	r3, r3, #1
 800ff68:	e7ee      	b.n	800ff48 <__lshift+0x1c>
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	f100 0114 	add.w	r1, r0, #20
 800ff70:	f100 0210 	add.w	r2, r0, #16
 800ff74:	4618      	mov	r0, r3
 800ff76:	4553      	cmp	r3, sl
 800ff78:	db33      	blt.n	800ffe2 <__lshift+0xb6>
 800ff7a:	6920      	ldr	r0, [r4, #16]
 800ff7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff80:	f104 0314 	add.w	r3, r4, #20
 800ff84:	f019 091f 	ands.w	r9, r9, #31
 800ff88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ff8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ff90:	d02b      	beq.n	800ffea <__lshift+0xbe>
 800ff92:	f1c9 0e20 	rsb	lr, r9, #32
 800ff96:	468a      	mov	sl, r1
 800ff98:	2200      	movs	r2, #0
 800ff9a:	6818      	ldr	r0, [r3, #0]
 800ff9c:	fa00 f009 	lsl.w	r0, r0, r9
 800ffa0:	4310      	orrs	r0, r2
 800ffa2:	f84a 0b04 	str.w	r0, [sl], #4
 800ffa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffaa:	459c      	cmp	ip, r3
 800ffac:	fa22 f20e 	lsr.w	r2, r2, lr
 800ffb0:	d8f3      	bhi.n	800ff9a <__lshift+0x6e>
 800ffb2:	ebac 0304 	sub.w	r3, ip, r4
 800ffb6:	3b15      	subs	r3, #21
 800ffb8:	f023 0303 	bic.w	r3, r3, #3
 800ffbc:	3304      	adds	r3, #4
 800ffbe:	f104 0015 	add.w	r0, r4, #21
 800ffc2:	4560      	cmp	r0, ip
 800ffc4:	bf88      	it	hi
 800ffc6:	2304      	movhi	r3, #4
 800ffc8:	50ca      	str	r2, [r1, r3]
 800ffca:	b10a      	cbz	r2, 800ffd0 <__lshift+0xa4>
 800ffcc:	f108 0602 	add.w	r6, r8, #2
 800ffd0:	3e01      	subs	r6, #1
 800ffd2:	4638      	mov	r0, r7
 800ffd4:	612e      	str	r6, [r5, #16]
 800ffd6:	4621      	mov	r1, r4
 800ffd8:	f7ff fd98 	bl	800fb0c <_Bfree>
 800ffdc:	4628      	mov	r0, r5
 800ffde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffe2:	f842 0f04 	str.w	r0, [r2, #4]!
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	e7c5      	b.n	800ff76 <__lshift+0x4a>
 800ffea:	3904      	subs	r1, #4
 800ffec:	f853 2b04 	ldr.w	r2, [r3], #4
 800fff0:	f841 2f04 	str.w	r2, [r1, #4]!
 800fff4:	459c      	cmp	ip, r3
 800fff6:	d8f9      	bhi.n	800ffec <__lshift+0xc0>
 800fff8:	e7ea      	b.n	800ffd0 <__lshift+0xa4>
 800fffa:	bf00      	nop
 800fffc:	0801273d 	.word	0x0801273d
 8010000:	0801274e 	.word	0x0801274e

08010004 <__mcmp>:
 8010004:	690a      	ldr	r2, [r1, #16]
 8010006:	4603      	mov	r3, r0
 8010008:	6900      	ldr	r0, [r0, #16]
 801000a:	1a80      	subs	r0, r0, r2
 801000c:	b530      	push	{r4, r5, lr}
 801000e:	d10e      	bne.n	801002e <__mcmp+0x2a>
 8010010:	3314      	adds	r3, #20
 8010012:	3114      	adds	r1, #20
 8010014:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010018:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801001c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010020:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010024:	4295      	cmp	r5, r2
 8010026:	d003      	beq.n	8010030 <__mcmp+0x2c>
 8010028:	d205      	bcs.n	8010036 <__mcmp+0x32>
 801002a:	f04f 30ff 	mov.w	r0, #4294967295
 801002e:	bd30      	pop	{r4, r5, pc}
 8010030:	42a3      	cmp	r3, r4
 8010032:	d3f3      	bcc.n	801001c <__mcmp+0x18>
 8010034:	e7fb      	b.n	801002e <__mcmp+0x2a>
 8010036:	2001      	movs	r0, #1
 8010038:	e7f9      	b.n	801002e <__mcmp+0x2a>
	...

0801003c <__mdiff>:
 801003c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010040:	4689      	mov	r9, r1
 8010042:	4606      	mov	r6, r0
 8010044:	4611      	mov	r1, r2
 8010046:	4648      	mov	r0, r9
 8010048:	4614      	mov	r4, r2
 801004a:	f7ff ffdb 	bl	8010004 <__mcmp>
 801004e:	1e05      	subs	r5, r0, #0
 8010050:	d112      	bne.n	8010078 <__mdiff+0x3c>
 8010052:	4629      	mov	r1, r5
 8010054:	4630      	mov	r0, r6
 8010056:	f7ff fd19 	bl	800fa8c <_Balloc>
 801005a:	4602      	mov	r2, r0
 801005c:	b928      	cbnz	r0, 801006a <__mdiff+0x2e>
 801005e:	4b3f      	ldr	r3, [pc, #252]	@ (801015c <__mdiff+0x120>)
 8010060:	f240 2137 	movw	r1, #567	@ 0x237
 8010064:	483e      	ldr	r0, [pc, #248]	@ (8010160 <__mdiff+0x124>)
 8010066:	f001 fa37 	bl	80114d8 <__assert_func>
 801006a:	2301      	movs	r3, #1
 801006c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010070:	4610      	mov	r0, r2
 8010072:	b003      	add	sp, #12
 8010074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010078:	bfbc      	itt	lt
 801007a:	464b      	movlt	r3, r9
 801007c:	46a1      	movlt	r9, r4
 801007e:	4630      	mov	r0, r6
 8010080:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010084:	bfba      	itte	lt
 8010086:	461c      	movlt	r4, r3
 8010088:	2501      	movlt	r5, #1
 801008a:	2500      	movge	r5, #0
 801008c:	f7ff fcfe 	bl	800fa8c <_Balloc>
 8010090:	4602      	mov	r2, r0
 8010092:	b918      	cbnz	r0, 801009c <__mdiff+0x60>
 8010094:	4b31      	ldr	r3, [pc, #196]	@ (801015c <__mdiff+0x120>)
 8010096:	f240 2145 	movw	r1, #581	@ 0x245
 801009a:	e7e3      	b.n	8010064 <__mdiff+0x28>
 801009c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80100a0:	6926      	ldr	r6, [r4, #16]
 80100a2:	60c5      	str	r5, [r0, #12]
 80100a4:	f109 0310 	add.w	r3, r9, #16
 80100a8:	f109 0514 	add.w	r5, r9, #20
 80100ac:	f104 0e14 	add.w	lr, r4, #20
 80100b0:	f100 0b14 	add.w	fp, r0, #20
 80100b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80100b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80100bc:	9301      	str	r3, [sp, #4]
 80100be:	46d9      	mov	r9, fp
 80100c0:	f04f 0c00 	mov.w	ip, #0
 80100c4:	9b01      	ldr	r3, [sp, #4]
 80100c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80100ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80100ce:	9301      	str	r3, [sp, #4]
 80100d0:	fa1f f38a 	uxth.w	r3, sl
 80100d4:	4619      	mov	r1, r3
 80100d6:	b283      	uxth	r3, r0
 80100d8:	1acb      	subs	r3, r1, r3
 80100da:	0c00      	lsrs	r0, r0, #16
 80100dc:	4463      	add	r3, ip
 80100de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80100e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80100e6:	b29b      	uxth	r3, r3
 80100e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80100ec:	4576      	cmp	r6, lr
 80100ee:	f849 3b04 	str.w	r3, [r9], #4
 80100f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80100f6:	d8e5      	bhi.n	80100c4 <__mdiff+0x88>
 80100f8:	1b33      	subs	r3, r6, r4
 80100fa:	3b15      	subs	r3, #21
 80100fc:	f023 0303 	bic.w	r3, r3, #3
 8010100:	3415      	adds	r4, #21
 8010102:	3304      	adds	r3, #4
 8010104:	42a6      	cmp	r6, r4
 8010106:	bf38      	it	cc
 8010108:	2304      	movcc	r3, #4
 801010a:	441d      	add	r5, r3
 801010c:	445b      	add	r3, fp
 801010e:	461e      	mov	r6, r3
 8010110:	462c      	mov	r4, r5
 8010112:	4544      	cmp	r4, r8
 8010114:	d30e      	bcc.n	8010134 <__mdiff+0xf8>
 8010116:	f108 0103 	add.w	r1, r8, #3
 801011a:	1b49      	subs	r1, r1, r5
 801011c:	f021 0103 	bic.w	r1, r1, #3
 8010120:	3d03      	subs	r5, #3
 8010122:	45a8      	cmp	r8, r5
 8010124:	bf38      	it	cc
 8010126:	2100      	movcc	r1, #0
 8010128:	440b      	add	r3, r1
 801012a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801012e:	b191      	cbz	r1, 8010156 <__mdiff+0x11a>
 8010130:	6117      	str	r7, [r2, #16]
 8010132:	e79d      	b.n	8010070 <__mdiff+0x34>
 8010134:	f854 1b04 	ldr.w	r1, [r4], #4
 8010138:	46e6      	mov	lr, ip
 801013a:	0c08      	lsrs	r0, r1, #16
 801013c:	fa1c fc81 	uxtah	ip, ip, r1
 8010140:	4471      	add	r1, lr
 8010142:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010146:	b289      	uxth	r1, r1
 8010148:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801014c:	f846 1b04 	str.w	r1, [r6], #4
 8010150:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010154:	e7dd      	b.n	8010112 <__mdiff+0xd6>
 8010156:	3f01      	subs	r7, #1
 8010158:	e7e7      	b.n	801012a <__mdiff+0xee>
 801015a:	bf00      	nop
 801015c:	0801273d 	.word	0x0801273d
 8010160:	0801274e 	.word	0x0801274e

08010164 <__ulp>:
 8010164:	b082      	sub	sp, #8
 8010166:	ed8d 0b00 	vstr	d0, [sp]
 801016a:	9a01      	ldr	r2, [sp, #4]
 801016c:	4b0f      	ldr	r3, [pc, #60]	@ (80101ac <__ulp+0x48>)
 801016e:	4013      	ands	r3, r2
 8010170:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010174:	2b00      	cmp	r3, #0
 8010176:	dc08      	bgt.n	801018a <__ulp+0x26>
 8010178:	425b      	negs	r3, r3
 801017a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801017e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010182:	da04      	bge.n	801018e <__ulp+0x2a>
 8010184:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010188:	4113      	asrs	r3, r2
 801018a:	2200      	movs	r2, #0
 801018c:	e008      	b.n	80101a0 <__ulp+0x3c>
 801018e:	f1a2 0314 	sub.w	r3, r2, #20
 8010192:	2b1e      	cmp	r3, #30
 8010194:	bfda      	itte	le
 8010196:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801019a:	40da      	lsrle	r2, r3
 801019c:	2201      	movgt	r2, #1
 801019e:	2300      	movs	r3, #0
 80101a0:	4619      	mov	r1, r3
 80101a2:	4610      	mov	r0, r2
 80101a4:	ec41 0b10 	vmov	d0, r0, r1
 80101a8:	b002      	add	sp, #8
 80101aa:	4770      	bx	lr
 80101ac:	7ff00000 	.word	0x7ff00000

080101b0 <__b2d>:
 80101b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101b4:	6906      	ldr	r6, [r0, #16]
 80101b6:	f100 0814 	add.w	r8, r0, #20
 80101ba:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80101be:	1f37      	subs	r7, r6, #4
 80101c0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80101c4:	4610      	mov	r0, r2
 80101c6:	f7ff fd53 	bl	800fc70 <__hi0bits>
 80101ca:	f1c0 0320 	rsb	r3, r0, #32
 80101ce:	280a      	cmp	r0, #10
 80101d0:	600b      	str	r3, [r1, #0]
 80101d2:	491b      	ldr	r1, [pc, #108]	@ (8010240 <__b2d+0x90>)
 80101d4:	dc15      	bgt.n	8010202 <__b2d+0x52>
 80101d6:	f1c0 0c0b 	rsb	ip, r0, #11
 80101da:	fa22 f30c 	lsr.w	r3, r2, ip
 80101de:	45b8      	cmp	r8, r7
 80101e0:	ea43 0501 	orr.w	r5, r3, r1
 80101e4:	bf34      	ite	cc
 80101e6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80101ea:	2300      	movcs	r3, #0
 80101ec:	3015      	adds	r0, #21
 80101ee:	fa02 f000 	lsl.w	r0, r2, r0
 80101f2:	fa23 f30c 	lsr.w	r3, r3, ip
 80101f6:	4303      	orrs	r3, r0
 80101f8:	461c      	mov	r4, r3
 80101fa:	ec45 4b10 	vmov	d0, r4, r5
 80101fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010202:	45b8      	cmp	r8, r7
 8010204:	bf3a      	itte	cc
 8010206:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801020a:	f1a6 0708 	subcc.w	r7, r6, #8
 801020e:	2300      	movcs	r3, #0
 8010210:	380b      	subs	r0, #11
 8010212:	d012      	beq.n	801023a <__b2d+0x8a>
 8010214:	f1c0 0120 	rsb	r1, r0, #32
 8010218:	fa23 f401 	lsr.w	r4, r3, r1
 801021c:	4082      	lsls	r2, r0
 801021e:	4322      	orrs	r2, r4
 8010220:	4547      	cmp	r7, r8
 8010222:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010226:	bf8c      	ite	hi
 8010228:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801022c:	2200      	movls	r2, #0
 801022e:	4083      	lsls	r3, r0
 8010230:	40ca      	lsrs	r2, r1
 8010232:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010236:	4313      	orrs	r3, r2
 8010238:	e7de      	b.n	80101f8 <__b2d+0x48>
 801023a:	ea42 0501 	orr.w	r5, r2, r1
 801023e:	e7db      	b.n	80101f8 <__b2d+0x48>
 8010240:	3ff00000 	.word	0x3ff00000

08010244 <__d2b>:
 8010244:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010248:	460f      	mov	r7, r1
 801024a:	2101      	movs	r1, #1
 801024c:	ec59 8b10 	vmov	r8, r9, d0
 8010250:	4616      	mov	r6, r2
 8010252:	f7ff fc1b 	bl	800fa8c <_Balloc>
 8010256:	4604      	mov	r4, r0
 8010258:	b930      	cbnz	r0, 8010268 <__d2b+0x24>
 801025a:	4602      	mov	r2, r0
 801025c:	4b23      	ldr	r3, [pc, #140]	@ (80102ec <__d2b+0xa8>)
 801025e:	4824      	ldr	r0, [pc, #144]	@ (80102f0 <__d2b+0xac>)
 8010260:	f240 310f 	movw	r1, #783	@ 0x30f
 8010264:	f001 f938 	bl	80114d8 <__assert_func>
 8010268:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801026c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010270:	b10d      	cbz	r5, 8010276 <__d2b+0x32>
 8010272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010276:	9301      	str	r3, [sp, #4]
 8010278:	f1b8 0300 	subs.w	r3, r8, #0
 801027c:	d023      	beq.n	80102c6 <__d2b+0x82>
 801027e:	4668      	mov	r0, sp
 8010280:	9300      	str	r3, [sp, #0]
 8010282:	f7ff fd14 	bl	800fcae <__lo0bits>
 8010286:	e9dd 1200 	ldrd	r1, r2, [sp]
 801028a:	b1d0      	cbz	r0, 80102c2 <__d2b+0x7e>
 801028c:	f1c0 0320 	rsb	r3, r0, #32
 8010290:	fa02 f303 	lsl.w	r3, r2, r3
 8010294:	430b      	orrs	r3, r1
 8010296:	40c2      	lsrs	r2, r0
 8010298:	6163      	str	r3, [r4, #20]
 801029a:	9201      	str	r2, [sp, #4]
 801029c:	9b01      	ldr	r3, [sp, #4]
 801029e:	61a3      	str	r3, [r4, #24]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	bf0c      	ite	eq
 80102a4:	2201      	moveq	r2, #1
 80102a6:	2202      	movne	r2, #2
 80102a8:	6122      	str	r2, [r4, #16]
 80102aa:	b1a5      	cbz	r5, 80102d6 <__d2b+0x92>
 80102ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80102b0:	4405      	add	r5, r0
 80102b2:	603d      	str	r5, [r7, #0]
 80102b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80102b8:	6030      	str	r0, [r6, #0]
 80102ba:	4620      	mov	r0, r4
 80102bc:	b003      	add	sp, #12
 80102be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102c2:	6161      	str	r1, [r4, #20]
 80102c4:	e7ea      	b.n	801029c <__d2b+0x58>
 80102c6:	a801      	add	r0, sp, #4
 80102c8:	f7ff fcf1 	bl	800fcae <__lo0bits>
 80102cc:	9b01      	ldr	r3, [sp, #4]
 80102ce:	6163      	str	r3, [r4, #20]
 80102d0:	3020      	adds	r0, #32
 80102d2:	2201      	movs	r2, #1
 80102d4:	e7e8      	b.n	80102a8 <__d2b+0x64>
 80102d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80102da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80102de:	6038      	str	r0, [r7, #0]
 80102e0:	6918      	ldr	r0, [r3, #16]
 80102e2:	f7ff fcc5 	bl	800fc70 <__hi0bits>
 80102e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80102ea:	e7e5      	b.n	80102b8 <__d2b+0x74>
 80102ec:	0801273d 	.word	0x0801273d
 80102f0:	0801274e 	.word	0x0801274e

080102f4 <__ratio>:
 80102f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102f8:	4688      	mov	r8, r1
 80102fa:	4669      	mov	r1, sp
 80102fc:	4681      	mov	r9, r0
 80102fe:	f7ff ff57 	bl	80101b0 <__b2d>
 8010302:	a901      	add	r1, sp, #4
 8010304:	4640      	mov	r0, r8
 8010306:	ec55 4b10 	vmov	r4, r5, d0
 801030a:	f7ff ff51 	bl	80101b0 <__b2d>
 801030e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010312:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8010316:	1ad2      	subs	r2, r2, r3
 8010318:	e9dd 3100 	ldrd	r3, r1, [sp]
 801031c:	1a5b      	subs	r3, r3, r1
 801031e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8010322:	ec57 6b10 	vmov	r6, r7, d0
 8010326:	2b00      	cmp	r3, #0
 8010328:	bfd6      	itet	le
 801032a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801032e:	462a      	movgt	r2, r5
 8010330:	463a      	movle	r2, r7
 8010332:	46ab      	mov	fp, r5
 8010334:	46a2      	mov	sl, r4
 8010336:	bfce      	itee	gt
 8010338:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801033c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010340:	ee00 3a90 	vmovle	s1, r3
 8010344:	ec4b ab17 	vmov	d7, sl, fp
 8010348:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801034c:	b003      	add	sp, #12
 801034e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010352 <__copybits>:
 8010352:	3901      	subs	r1, #1
 8010354:	b570      	push	{r4, r5, r6, lr}
 8010356:	1149      	asrs	r1, r1, #5
 8010358:	6914      	ldr	r4, [r2, #16]
 801035a:	3101      	adds	r1, #1
 801035c:	f102 0314 	add.w	r3, r2, #20
 8010360:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010364:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010368:	1f05      	subs	r5, r0, #4
 801036a:	42a3      	cmp	r3, r4
 801036c:	d30c      	bcc.n	8010388 <__copybits+0x36>
 801036e:	1aa3      	subs	r3, r4, r2
 8010370:	3b11      	subs	r3, #17
 8010372:	f023 0303 	bic.w	r3, r3, #3
 8010376:	3211      	adds	r2, #17
 8010378:	42a2      	cmp	r2, r4
 801037a:	bf88      	it	hi
 801037c:	2300      	movhi	r3, #0
 801037e:	4418      	add	r0, r3
 8010380:	2300      	movs	r3, #0
 8010382:	4288      	cmp	r0, r1
 8010384:	d305      	bcc.n	8010392 <__copybits+0x40>
 8010386:	bd70      	pop	{r4, r5, r6, pc}
 8010388:	f853 6b04 	ldr.w	r6, [r3], #4
 801038c:	f845 6f04 	str.w	r6, [r5, #4]!
 8010390:	e7eb      	b.n	801036a <__copybits+0x18>
 8010392:	f840 3b04 	str.w	r3, [r0], #4
 8010396:	e7f4      	b.n	8010382 <__copybits+0x30>

08010398 <__any_on>:
 8010398:	f100 0214 	add.w	r2, r0, #20
 801039c:	6900      	ldr	r0, [r0, #16]
 801039e:	114b      	asrs	r3, r1, #5
 80103a0:	4298      	cmp	r0, r3
 80103a2:	b510      	push	{r4, lr}
 80103a4:	db11      	blt.n	80103ca <__any_on+0x32>
 80103a6:	dd0a      	ble.n	80103be <__any_on+0x26>
 80103a8:	f011 011f 	ands.w	r1, r1, #31
 80103ac:	d007      	beq.n	80103be <__any_on+0x26>
 80103ae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80103b2:	fa24 f001 	lsr.w	r0, r4, r1
 80103b6:	fa00 f101 	lsl.w	r1, r0, r1
 80103ba:	428c      	cmp	r4, r1
 80103bc:	d10b      	bne.n	80103d6 <__any_on+0x3e>
 80103be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80103c2:	4293      	cmp	r3, r2
 80103c4:	d803      	bhi.n	80103ce <__any_on+0x36>
 80103c6:	2000      	movs	r0, #0
 80103c8:	bd10      	pop	{r4, pc}
 80103ca:	4603      	mov	r3, r0
 80103cc:	e7f7      	b.n	80103be <__any_on+0x26>
 80103ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80103d2:	2900      	cmp	r1, #0
 80103d4:	d0f5      	beq.n	80103c2 <__any_on+0x2a>
 80103d6:	2001      	movs	r0, #1
 80103d8:	e7f6      	b.n	80103c8 <__any_on+0x30>

080103da <sulp>:
 80103da:	b570      	push	{r4, r5, r6, lr}
 80103dc:	4604      	mov	r4, r0
 80103de:	460d      	mov	r5, r1
 80103e0:	4616      	mov	r6, r2
 80103e2:	ec45 4b10 	vmov	d0, r4, r5
 80103e6:	f7ff febd 	bl	8010164 <__ulp>
 80103ea:	b17e      	cbz	r6, 801040c <sulp+0x32>
 80103ec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80103f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	dd09      	ble.n	801040c <sulp+0x32>
 80103f8:	051b      	lsls	r3, r3, #20
 80103fa:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80103fe:	2000      	movs	r0, #0
 8010400:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8010404:	ec41 0b17 	vmov	d7, r0, r1
 8010408:	ee20 0b07 	vmul.f64	d0, d0, d7
 801040c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010410 <_strtod_l>:
 8010410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010414:	ed2d 8b0a 	vpush	{d8-d12}
 8010418:	b097      	sub	sp, #92	@ 0x5c
 801041a:	4688      	mov	r8, r1
 801041c:	920e      	str	r2, [sp, #56]	@ 0x38
 801041e:	2200      	movs	r2, #0
 8010420:	9212      	str	r2, [sp, #72]	@ 0x48
 8010422:	9005      	str	r0, [sp, #20]
 8010424:	f04f 0a00 	mov.w	sl, #0
 8010428:	f04f 0b00 	mov.w	fp, #0
 801042c:	460a      	mov	r2, r1
 801042e:	9211      	str	r2, [sp, #68]	@ 0x44
 8010430:	7811      	ldrb	r1, [r2, #0]
 8010432:	292b      	cmp	r1, #43	@ 0x2b
 8010434:	d04c      	beq.n	80104d0 <_strtod_l+0xc0>
 8010436:	d839      	bhi.n	80104ac <_strtod_l+0x9c>
 8010438:	290d      	cmp	r1, #13
 801043a:	d833      	bhi.n	80104a4 <_strtod_l+0x94>
 801043c:	2908      	cmp	r1, #8
 801043e:	d833      	bhi.n	80104a8 <_strtod_l+0x98>
 8010440:	2900      	cmp	r1, #0
 8010442:	d03c      	beq.n	80104be <_strtod_l+0xae>
 8010444:	2200      	movs	r2, #0
 8010446:	9208      	str	r2, [sp, #32]
 8010448:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801044a:	782a      	ldrb	r2, [r5, #0]
 801044c:	2a30      	cmp	r2, #48	@ 0x30
 801044e:	f040 80b7 	bne.w	80105c0 <_strtod_l+0x1b0>
 8010452:	786a      	ldrb	r2, [r5, #1]
 8010454:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010458:	2a58      	cmp	r2, #88	@ 0x58
 801045a:	d170      	bne.n	801053e <_strtod_l+0x12e>
 801045c:	9302      	str	r3, [sp, #8]
 801045e:	9b08      	ldr	r3, [sp, #32]
 8010460:	9301      	str	r3, [sp, #4]
 8010462:	ab12      	add	r3, sp, #72	@ 0x48
 8010464:	9300      	str	r3, [sp, #0]
 8010466:	4a90      	ldr	r2, [pc, #576]	@ (80106a8 <_strtod_l+0x298>)
 8010468:	9805      	ldr	r0, [sp, #20]
 801046a:	ab13      	add	r3, sp, #76	@ 0x4c
 801046c:	a911      	add	r1, sp, #68	@ 0x44
 801046e:	f001 f8cd 	bl	801160c <__gethex>
 8010472:	f010 060f 	ands.w	r6, r0, #15
 8010476:	4604      	mov	r4, r0
 8010478:	d005      	beq.n	8010486 <_strtod_l+0x76>
 801047a:	2e06      	cmp	r6, #6
 801047c:	d12a      	bne.n	80104d4 <_strtod_l+0xc4>
 801047e:	3501      	adds	r5, #1
 8010480:	2300      	movs	r3, #0
 8010482:	9511      	str	r5, [sp, #68]	@ 0x44
 8010484:	9308      	str	r3, [sp, #32]
 8010486:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010488:	2b00      	cmp	r3, #0
 801048a:	f040 8537 	bne.w	8010efc <_strtod_l+0xaec>
 801048e:	9b08      	ldr	r3, [sp, #32]
 8010490:	ec4b ab10 	vmov	d0, sl, fp
 8010494:	b1cb      	cbz	r3, 80104ca <_strtod_l+0xba>
 8010496:	eeb1 0b40 	vneg.f64	d0, d0
 801049a:	b017      	add	sp, #92	@ 0x5c
 801049c:	ecbd 8b0a 	vpop	{d8-d12}
 80104a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a4:	2920      	cmp	r1, #32
 80104a6:	d1cd      	bne.n	8010444 <_strtod_l+0x34>
 80104a8:	3201      	adds	r2, #1
 80104aa:	e7c0      	b.n	801042e <_strtod_l+0x1e>
 80104ac:	292d      	cmp	r1, #45	@ 0x2d
 80104ae:	d1c9      	bne.n	8010444 <_strtod_l+0x34>
 80104b0:	2101      	movs	r1, #1
 80104b2:	9108      	str	r1, [sp, #32]
 80104b4:	1c51      	adds	r1, r2, #1
 80104b6:	9111      	str	r1, [sp, #68]	@ 0x44
 80104b8:	7852      	ldrb	r2, [r2, #1]
 80104ba:	2a00      	cmp	r2, #0
 80104bc:	d1c4      	bne.n	8010448 <_strtod_l+0x38>
 80104be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104c0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	f040 8517 	bne.w	8010ef8 <_strtod_l+0xae8>
 80104ca:	ec4b ab10 	vmov	d0, sl, fp
 80104ce:	e7e4      	b.n	801049a <_strtod_l+0x8a>
 80104d0:	2100      	movs	r1, #0
 80104d2:	e7ee      	b.n	80104b2 <_strtod_l+0xa2>
 80104d4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80104d6:	b13a      	cbz	r2, 80104e8 <_strtod_l+0xd8>
 80104d8:	2135      	movs	r1, #53	@ 0x35
 80104da:	a814      	add	r0, sp, #80	@ 0x50
 80104dc:	f7ff ff39 	bl	8010352 <__copybits>
 80104e0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80104e2:	9805      	ldr	r0, [sp, #20]
 80104e4:	f7ff fb12 	bl	800fb0c <_Bfree>
 80104e8:	1e73      	subs	r3, r6, #1
 80104ea:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80104ec:	2b04      	cmp	r3, #4
 80104ee:	d806      	bhi.n	80104fe <_strtod_l+0xee>
 80104f0:	e8df f003 	tbb	[pc, r3]
 80104f4:	201d0314 	.word	0x201d0314
 80104f8:	14          	.byte	0x14
 80104f9:	00          	.byte	0x00
 80104fa:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80104fe:	05e3      	lsls	r3, r4, #23
 8010500:	bf48      	it	mi
 8010502:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010506:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801050a:	0d1b      	lsrs	r3, r3, #20
 801050c:	051b      	lsls	r3, r3, #20
 801050e:	2b00      	cmp	r3, #0
 8010510:	d1b9      	bne.n	8010486 <_strtod_l+0x76>
 8010512:	f7fe fb91 	bl	800ec38 <__errno>
 8010516:	2322      	movs	r3, #34	@ 0x22
 8010518:	6003      	str	r3, [r0, #0]
 801051a:	e7b4      	b.n	8010486 <_strtod_l+0x76>
 801051c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8010520:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010524:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010528:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801052c:	e7e7      	b.n	80104fe <_strtod_l+0xee>
 801052e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80106b0 <_strtod_l+0x2a0>
 8010532:	e7e4      	b.n	80104fe <_strtod_l+0xee>
 8010534:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010538:	f04f 3aff 	mov.w	sl, #4294967295
 801053c:	e7df      	b.n	80104fe <_strtod_l+0xee>
 801053e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010540:	1c5a      	adds	r2, r3, #1
 8010542:	9211      	str	r2, [sp, #68]	@ 0x44
 8010544:	785b      	ldrb	r3, [r3, #1]
 8010546:	2b30      	cmp	r3, #48	@ 0x30
 8010548:	d0f9      	beq.n	801053e <_strtod_l+0x12e>
 801054a:	2b00      	cmp	r3, #0
 801054c:	d09b      	beq.n	8010486 <_strtod_l+0x76>
 801054e:	2301      	movs	r3, #1
 8010550:	9307      	str	r3, [sp, #28]
 8010552:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010554:	930a      	str	r3, [sp, #40]	@ 0x28
 8010556:	2300      	movs	r3, #0
 8010558:	9306      	str	r3, [sp, #24]
 801055a:	4699      	mov	r9, r3
 801055c:	461d      	mov	r5, r3
 801055e:	220a      	movs	r2, #10
 8010560:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8010562:	7804      	ldrb	r4, [r0, #0]
 8010564:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8010568:	b2d9      	uxtb	r1, r3
 801056a:	2909      	cmp	r1, #9
 801056c:	d92a      	bls.n	80105c4 <_strtod_l+0x1b4>
 801056e:	494f      	ldr	r1, [pc, #316]	@ (80106ac <_strtod_l+0x29c>)
 8010570:	2201      	movs	r2, #1
 8010572:	f000 ff87 	bl	8011484 <strncmp>
 8010576:	b398      	cbz	r0, 80105e0 <_strtod_l+0x1d0>
 8010578:	2000      	movs	r0, #0
 801057a:	4622      	mov	r2, r4
 801057c:	462b      	mov	r3, r5
 801057e:	4607      	mov	r7, r0
 8010580:	4601      	mov	r1, r0
 8010582:	2a65      	cmp	r2, #101	@ 0x65
 8010584:	d001      	beq.n	801058a <_strtod_l+0x17a>
 8010586:	2a45      	cmp	r2, #69	@ 0x45
 8010588:	d118      	bne.n	80105bc <_strtod_l+0x1ac>
 801058a:	b91b      	cbnz	r3, 8010594 <_strtod_l+0x184>
 801058c:	9b07      	ldr	r3, [sp, #28]
 801058e:	4303      	orrs	r3, r0
 8010590:	d095      	beq.n	80104be <_strtod_l+0xae>
 8010592:	2300      	movs	r3, #0
 8010594:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8010598:	f108 0201 	add.w	r2, r8, #1
 801059c:	9211      	str	r2, [sp, #68]	@ 0x44
 801059e:	f898 2001 	ldrb.w	r2, [r8, #1]
 80105a2:	2a2b      	cmp	r2, #43	@ 0x2b
 80105a4:	d074      	beq.n	8010690 <_strtod_l+0x280>
 80105a6:	2a2d      	cmp	r2, #45	@ 0x2d
 80105a8:	d07a      	beq.n	80106a0 <_strtod_l+0x290>
 80105aa:	f04f 0e00 	mov.w	lr, #0
 80105ae:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80105b2:	2c09      	cmp	r4, #9
 80105b4:	f240 8082 	bls.w	80106bc <_strtod_l+0x2ac>
 80105b8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80105bc:	2400      	movs	r4, #0
 80105be:	e09d      	b.n	80106fc <_strtod_l+0x2ec>
 80105c0:	2300      	movs	r3, #0
 80105c2:	e7c5      	b.n	8010550 <_strtod_l+0x140>
 80105c4:	2d08      	cmp	r5, #8
 80105c6:	bfc8      	it	gt
 80105c8:	9906      	ldrgt	r1, [sp, #24]
 80105ca:	f100 0001 	add.w	r0, r0, #1
 80105ce:	bfca      	itet	gt
 80105d0:	fb02 3301 	mlagt	r3, r2, r1, r3
 80105d4:	fb02 3909 	mlale	r9, r2, r9, r3
 80105d8:	9306      	strgt	r3, [sp, #24]
 80105da:	3501      	adds	r5, #1
 80105dc:	9011      	str	r0, [sp, #68]	@ 0x44
 80105de:	e7bf      	b.n	8010560 <_strtod_l+0x150>
 80105e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105e2:	1c5a      	adds	r2, r3, #1
 80105e4:	9211      	str	r2, [sp, #68]	@ 0x44
 80105e6:	785a      	ldrb	r2, [r3, #1]
 80105e8:	b3bd      	cbz	r5, 801065a <_strtod_l+0x24a>
 80105ea:	4607      	mov	r7, r0
 80105ec:	462b      	mov	r3, r5
 80105ee:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80105f2:	2909      	cmp	r1, #9
 80105f4:	d912      	bls.n	801061c <_strtod_l+0x20c>
 80105f6:	2101      	movs	r1, #1
 80105f8:	e7c3      	b.n	8010582 <_strtod_l+0x172>
 80105fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80105fc:	1c5a      	adds	r2, r3, #1
 80105fe:	9211      	str	r2, [sp, #68]	@ 0x44
 8010600:	785a      	ldrb	r2, [r3, #1]
 8010602:	3001      	adds	r0, #1
 8010604:	2a30      	cmp	r2, #48	@ 0x30
 8010606:	d0f8      	beq.n	80105fa <_strtod_l+0x1ea>
 8010608:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801060c:	2b08      	cmp	r3, #8
 801060e:	f200 847a 	bhi.w	8010f06 <_strtod_l+0xaf6>
 8010612:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010614:	930a      	str	r3, [sp, #40]	@ 0x28
 8010616:	4607      	mov	r7, r0
 8010618:	2000      	movs	r0, #0
 801061a:	4603      	mov	r3, r0
 801061c:	3a30      	subs	r2, #48	@ 0x30
 801061e:	f100 0101 	add.w	r1, r0, #1
 8010622:	d014      	beq.n	801064e <_strtod_l+0x23e>
 8010624:	440f      	add	r7, r1
 8010626:	469c      	mov	ip, r3
 8010628:	f04f 0e0a 	mov.w	lr, #10
 801062c:	f10c 0401 	add.w	r4, ip, #1
 8010630:	1ae6      	subs	r6, r4, r3
 8010632:	42b1      	cmp	r1, r6
 8010634:	dc13      	bgt.n	801065e <_strtod_l+0x24e>
 8010636:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801063a:	1819      	adds	r1, r3, r0
 801063c:	2908      	cmp	r1, #8
 801063e:	f103 0301 	add.w	r3, r3, #1
 8010642:	4403      	add	r3, r0
 8010644:	dc19      	bgt.n	801067a <_strtod_l+0x26a>
 8010646:	210a      	movs	r1, #10
 8010648:	fb01 2909 	mla	r9, r1, r9, r2
 801064c:	2100      	movs	r1, #0
 801064e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010650:	1c50      	adds	r0, r2, #1
 8010652:	9011      	str	r0, [sp, #68]	@ 0x44
 8010654:	7852      	ldrb	r2, [r2, #1]
 8010656:	4608      	mov	r0, r1
 8010658:	e7c9      	b.n	80105ee <_strtod_l+0x1de>
 801065a:	4628      	mov	r0, r5
 801065c:	e7d2      	b.n	8010604 <_strtod_l+0x1f4>
 801065e:	f1bc 0f08 	cmp.w	ip, #8
 8010662:	dc03      	bgt.n	801066c <_strtod_l+0x25c>
 8010664:	fb0e f909 	mul.w	r9, lr, r9
 8010668:	46a4      	mov	ip, r4
 801066a:	e7df      	b.n	801062c <_strtod_l+0x21c>
 801066c:	2c10      	cmp	r4, #16
 801066e:	bfde      	ittt	le
 8010670:	9e06      	ldrle	r6, [sp, #24]
 8010672:	fb0e f606 	mulle.w	r6, lr, r6
 8010676:	9606      	strle	r6, [sp, #24]
 8010678:	e7f6      	b.n	8010668 <_strtod_l+0x258>
 801067a:	290f      	cmp	r1, #15
 801067c:	bfdf      	itttt	le
 801067e:	9806      	ldrle	r0, [sp, #24]
 8010680:	210a      	movle	r1, #10
 8010682:	fb01 2200 	mlale	r2, r1, r0, r2
 8010686:	9206      	strle	r2, [sp, #24]
 8010688:	e7e0      	b.n	801064c <_strtod_l+0x23c>
 801068a:	2700      	movs	r7, #0
 801068c:	2101      	movs	r1, #1
 801068e:	e77d      	b.n	801058c <_strtod_l+0x17c>
 8010690:	f04f 0e00 	mov.w	lr, #0
 8010694:	f108 0202 	add.w	r2, r8, #2
 8010698:	9211      	str	r2, [sp, #68]	@ 0x44
 801069a:	f898 2002 	ldrb.w	r2, [r8, #2]
 801069e:	e786      	b.n	80105ae <_strtod_l+0x19e>
 80106a0:	f04f 0e01 	mov.w	lr, #1
 80106a4:	e7f6      	b.n	8010694 <_strtod_l+0x284>
 80106a6:	bf00      	nop
 80106a8:	08012974 	.word	0x08012974
 80106ac:	080127a7 	.word	0x080127a7
 80106b0:	7ff00000 	.word	0x7ff00000
 80106b4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80106b6:	1c54      	adds	r4, r2, #1
 80106b8:	9411      	str	r4, [sp, #68]	@ 0x44
 80106ba:	7852      	ldrb	r2, [r2, #1]
 80106bc:	2a30      	cmp	r2, #48	@ 0x30
 80106be:	d0f9      	beq.n	80106b4 <_strtod_l+0x2a4>
 80106c0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80106c4:	2c08      	cmp	r4, #8
 80106c6:	f63f af79 	bhi.w	80105bc <_strtod_l+0x1ac>
 80106ca:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80106ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80106d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80106d2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80106d4:	1c54      	adds	r4, r2, #1
 80106d6:	9411      	str	r4, [sp, #68]	@ 0x44
 80106d8:	7852      	ldrb	r2, [r2, #1]
 80106da:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 80106de:	2e09      	cmp	r6, #9
 80106e0:	d937      	bls.n	8010752 <_strtod_l+0x342>
 80106e2:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80106e4:	1ba4      	subs	r4, r4, r6
 80106e6:	2c08      	cmp	r4, #8
 80106e8:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80106ec:	dc02      	bgt.n	80106f4 <_strtod_l+0x2e4>
 80106ee:	4564      	cmp	r4, ip
 80106f0:	bfa8      	it	ge
 80106f2:	4664      	movge	r4, ip
 80106f4:	f1be 0f00 	cmp.w	lr, #0
 80106f8:	d000      	beq.n	80106fc <_strtod_l+0x2ec>
 80106fa:	4264      	negs	r4, r4
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d14d      	bne.n	801079c <_strtod_l+0x38c>
 8010700:	9b07      	ldr	r3, [sp, #28]
 8010702:	4318      	orrs	r0, r3
 8010704:	f47f aebf 	bne.w	8010486 <_strtod_l+0x76>
 8010708:	2900      	cmp	r1, #0
 801070a:	f47f aed8 	bne.w	80104be <_strtod_l+0xae>
 801070e:	2a69      	cmp	r2, #105	@ 0x69
 8010710:	d027      	beq.n	8010762 <_strtod_l+0x352>
 8010712:	dc24      	bgt.n	801075e <_strtod_l+0x34e>
 8010714:	2a49      	cmp	r2, #73	@ 0x49
 8010716:	d024      	beq.n	8010762 <_strtod_l+0x352>
 8010718:	2a4e      	cmp	r2, #78	@ 0x4e
 801071a:	f47f aed0 	bne.w	80104be <_strtod_l+0xae>
 801071e:	4997      	ldr	r1, [pc, #604]	@ (801097c <_strtod_l+0x56c>)
 8010720:	a811      	add	r0, sp, #68	@ 0x44
 8010722:	f001 f995 	bl	8011a50 <__match>
 8010726:	2800      	cmp	r0, #0
 8010728:	f43f aec9 	beq.w	80104be <_strtod_l+0xae>
 801072c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	2b28      	cmp	r3, #40	@ 0x28
 8010732:	d12d      	bne.n	8010790 <_strtod_l+0x380>
 8010734:	4992      	ldr	r1, [pc, #584]	@ (8010980 <_strtod_l+0x570>)
 8010736:	aa14      	add	r2, sp, #80	@ 0x50
 8010738:	a811      	add	r0, sp, #68	@ 0x44
 801073a:	f001 f99d 	bl	8011a78 <__hexnan>
 801073e:	2805      	cmp	r0, #5
 8010740:	d126      	bne.n	8010790 <_strtod_l+0x380>
 8010742:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010744:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8010748:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801074c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010750:	e699      	b.n	8010486 <_strtod_l+0x76>
 8010752:	240a      	movs	r4, #10
 8010754:	fb04 2c0c 	mla	ip, r4, ip, r2
 8010758:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801075c:	e7b9      	b.n	80106d2 <_strtod_l+0x2c2>
 801075e:	2a6e      	cmp	r2, #110	@ 0x6e
 8010760:	e7db      	b.n	801071a <_strtod_l+0x30a>
 8010762:	4988      	ldr	r1, [pc, #544]	@ (8010984 <_strtod_l+0x574>)
 8010764:	a811      	add	r0, sp, #68	@ 0x44
 8010766:	f001 f973 	bl	8011a50 <__match>
 801076a:	2800      	cmp	r0, #0
 801076c:	f43f aea7 	beq.w	80104be <_strtod_l+0xae>
 8010770:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010772:	4985      	ldr	r1, [pc, #532]	@ (8010988 <_strtod_l+0x578>)
 8010774:	3b01      	subs	r3, #1
 8010776:	a811      	add	r0, sp, #68	@ 0x44
 8010778:	9311      	str	r3, [sp, #68]	@ 0x44
 801077a:	f001 f969 	bl	8011a50 <__match>
 801077e:	b910      	cbnz	r0, 8010786 <_strtod_l+0x376>
 8010780:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010782:	3301      	adds	r3, #1
 8010784:	9311      	str	r3, [sp, #68]	@ 0x44
 8010786:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801099c <_strtod_l+0x58c>
 801078a:	f04f 0a00 	mov.w	sl, #0
 801078e:	e67a      	b.n	8010486 <_strtod_l+0x76>
 8010790:	487e      	ldr	r0, [pc, #504]	@ (801098c <_strtod_l+0x57c>)
 8010792:	f000 fe99 	bl	80114c8 <nan>
 8010796:	ec5b ab10 	vmov	sl, fp, d0
 801079a:	e674      	b.n	8010486 <_strtod_l+0x76>
 801079c:	ee07 9a90 	vmov	s15, r9
 80107a0:	1be2      	subs	r2, r4, r7
 80107a2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80107a6:	2d00      	cmp	r5, #0
 80107a8:	bf08      	it	eq
 80107aa:	461d      	moveq	r5, r3
 80107ac:	2b10      	cmp	r3, #16
 80107ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80107b0:	461a      	mov	r2, r3
 80107b2:	bfa8      	it	ge
 80107b4:	2210      	movge	r2, #16
 80107b6:	2b09      	cmp	r3, #9
 80107b8:	ec5b ab17 	vmov	sl, fp, d7
 80107bc:	dc15      	bgt.n	80107ea <_strtod_l+0x3da>
 80107be:	1be1      	subs	r1, r4, r7
 80107c0:	2900      	cmp	r1, #0
 80107c2:	f43f ae60 	beq.w	8010486 <_strtod_l+0x76>
 80107c6:	eba4 0107 	sub.w	r1, r4, r7
 80107ca:	dd72      	ble.n	80108b2 <_strtod_l+0x4a2>
 80107cc:	2916      	cmp	r1, #22
 80107ce:	dc59      	bgt.n	8010884 <_strtod_l+0x474>
 80107d0:	4b6f      	ldr	r3, [pc, #444]	@ (8010990 <_strtod_l+0x580>)
 80107d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80107d8:	ed93 7b00 	vldr	d7, [r3]
 80107dc:	ec4b ab16 	vmov	d6, sl, fp
 80107e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80107e4:	ec5b ab17 	vmov	sl, fp, d7
 80107e8:	e64d      	b.n	8010486 <_strtod_l+0x76>
 80107ea:	4969      	ldr	r1, [pc, #420]	@ (8010990 <_strtod_l+0x580>)
 80107ec:	eddd 6a06 	vldr	s13, [sp, #24]
 80107f0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80107f4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80107f8:	2b0f      	cmp	r3, #15
 80107fa:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80107fe:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010802:	ec5b ab16 	vmov	sl, fp, d6
 8010806:	ddda      	ble.n	80107be <_strtod_l+0x3ae>
 8010808:	1a9a      	subs	r2, r3, r2
 801080a:	1be1      	subs	r1, r4, r7
 801080c:	440a      	add	r2, r1
 801080e:	2a00      	cmp	r2, #0
 8010810:	f340 8094 	ble.w	801093c <_strtod_l+0x52c>
 8010814:	f012 000f 	ands.w	r0, r2, #15
 8010818:	d00a      	beq.n	8010830 <_strtod_l+0x420>
 801081a:	495d      	ldr	r1, [pc, #372]	@ (8010990 <_strtod_l+0x580>)
 801081c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010820:	ed91 7b00 	vldr	d7, [r1]
 8010824:	ec4b ab16 	vmov	d6, sl, fp
 8010828:	ee27 7b06 	vmul.f64	d7, d7, d6
 801082c:	ec5b ab17 	vmov	sl, fp, d7
 8010830:	f032 020f 	bics.w	r2, r2, #15
 8010834:	d073      	beq.n	801091e <_strtod_l+0x50e>
 8010836:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801083a:	dd47      	ble.n	80108cc <_strtod_l+0x4bc>
 801083c:	2400      	movs	r4, #0
 801083e:	4625      	mov	r5, r4
 8010840:	9407      	str	r4, [sp, #28]
 8010842:	4626      	mov	r6, r4
 8010844:	9a05      	ldr	r2, [sp, #20]
 8010846:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801099c <_strtod_l+0x58c>
 801084a:	2322      	movs	r3, #34	@ 0x22
 801084c:	6013      	str	r3, [r2, #0]
 801084e:	f04f 0a00 	mov.w	sl, #0
 8010852:	9b07      	ldr	r3, [sp, #28]
 8010854:	2b00      	cmp	r3, #0
 8010856:	f43f ae16 	beq.w	8010486 <_strtod_l+0x76>
 801085a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801085c:	9805      	ldr	r0, [sp, #20]
 801085e:	f7ff f955 	bl	800fb0c <_Bfree>
 8010862:	9805      	ldr	r0, [sp, #20]
 8010864:	4631      	mov	r1, r6
 8010866:	f7ff f951 	bl	800fb0c <_Bfree>
 801086a:	9805      	ldr	r0, [sp, #20]
 801086c:	4629      	mov	r1, r5
 801086e:	f7ff f94d 	bl	800fb0c <_Bfree>
 8010872:	9907      	ldr	r1, [sp, #28]
 8010874:	9805      	ldr	r0, [sp, #20]
 8010876:	f7ff f949 	bl	800fb0c <_Bfree>
 801087a:	9805      	ldr	r0, [sp, #20]
 801087c:	4621      	mov	r1, r4
 801087e:	f7ff f945 	bl	800fb0c <_Bfree>
 8010882:	e600      	b.n	8010486 <_strtod_l+0x76>
 8010884:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8010888:	1be0      	subs	r0, r4, r7
 801088a:	4281      	cmp	r1, r0
 801088c:	dbbc      	blt.n	8010808 <_strtod_l+0x3f8>
 801088e:	4a40      	ldr	r2, [pc, #256]	@ (8010990 <_strtod_l+0x580>)
 8010890:	f1c3 030f 	rsb	r3, r3, #15
 8010894:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8010898:	ed91 7b00 	vldr	d7, [r1]
 801089c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801089e:	ec4b ab16 	vmov	d6, sl, fp
 80108a2:	1acb      	subs	r3, r1, r3
 80108a4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80108a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80108ac:	ed92 6b00 	vldr	d6, [r2]
 80108b0:	e796      	b.n	80107e0 <_strtod_l+0x3d0>
 80108b2:	3116      	adds	r1, #22
 80108b4:	dba8      	blt.n	8010808 <_strtod_l+0x3f8>
 80108b6:	4b36      	ldr	r3, [pc, #216]	@ (8010990 <_strtod_l+0x580>)
 80108b8:	1b3c      	subs	r4, r7, r4
 80108ba:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80108be:	ed94 7b00 	vldr	d7, [r4]
 80108c2:	ec4b ab16 	vmov	d6, sl, fp
 80108c6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80108ca:	e78b      	b.n	80107e4 <_strtod_l+0x3d4>
 80108cc:	2000      	movs	r0, #0
 80108ce:	ec4b ab17 	vmov	d7, sl, fp
 80108d2:	4e30      	ldr	r6, [pc, #192]	@ (8010994 <_strtod_l+0x584>)
 80108d4:	1112      	asrs	r2, r2, #4
 80108d6:	4601      	mov	r1, r0
 80108d8:	2a01      	cmp	r2, #1
 80108da:	dc23      	bgt.n	8010924 <_strtod_l+0x514>
 80108dc:	b108      	cbz	r0, 80108e2 <_strtod_l+0x4d2>
 80108de:	ec5b ab17 	vmov	sl, fp, d7
 80108e2:	4a2c      	ldr	r2, [pc, #176]	@ (8010994 <_strtod_l+0x584>)
 80108e4:	482c      	ldr	r0, [pc, #176]	@ (8010998 <_strtod_l+0x588>)
 80108e6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80108ea:	ed92 7b00 	vldr	d7, [r2]
 80108ee:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80108f2:	ec4b ab16 	vmov	d6, sl, fp
 80108f6:	4a29      	ldr	r2, [pc, #164]	@ (801099c <_strtod_l+0x58c>)
 80108f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80108fc:	ee17 1a90 	vmov	r1, s15
 8010900:	400a      	ands	r2, r1
 8010902:	4282      	cmp	r2, r0
 8010904:	ec5b ab17 	vmov	sl, fp, d7
 8010908:	d898      	bhi.n	801083c <_strtod_l+0x42c>
 801090a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801090e:	4282      	cmp	r2, r0
 8010910:	bf86      	itte	hi
 8010912:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80109a0 <_strtod_l+0x590>
 8010916:	f04f 3aff 	movhi.w	sl, #4294967295
 801091a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801091e:	2200      	movs	r2, #0
 8010920:	9206      	str	r2, [sp, #24]
 8010922:	e076      	b.n	8010a12 <_strtod_l+0x602>
 8010924:	f012 0f01 	tst.w	r2, #1
 8010928:	d004      	beq.n	8010934 <_strtod_l+0x524>
 801092a:	ed96 6b00 	vldr	d6, [r6]
 801092e:	2001      	movs	r0, #1
 8010930:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010934:	3101      	adds	r1, #1
 8010936:	1052      	asrs	r2, r2, #1
 8010938:	3608      	adds	r6, #8
 801093a:	e7cd      	b.n	80108d8 <_strtod_l+0x4c8>
 801093c:	d0ef      	beq.n	801091e <_strtod_l+0x50e>
 801093e:	4252      	negs	r2, r2
 8010940:	f012 000f 	ands.w	r0, r2, #15
 8010944:	d00a      	beq.n	801095c <_strtod_l+0x54c>
 8010946:	4912      	ldr	r1, [pc, #72]	@ (8010990 <_strtod_l+0x580>)
 8010948:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801094c:	ed91 7b00 	vldr	d7, [r1]
 8010950:	ec4b ab16 	vmov	d6, sl, fp
 8010954:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010958:	ec5b ab17 	vmov	sl, fp, d7
 801095c:	1112      	asrs	r2, r2, #4
 801095e:	d0de      	beq.n	801091e <_strtod_l+0x50e>
 8010960:	2a1f      	cmp	r2, #31
 8010962:	dd1f      	ble.n	80109a4 <_strtod_l+0x594>
 8010964:	2400      	movs	r4, #0
 8010966:	4625      	mov	r5, r4
 8010968:	9407      	str	r4, [sp, #28]
 801096a:	4626      	mov	r6, r4
 801096c:	9a05      	ldr	r2, [sp, #20]
 801096e:	2322      	movs	r3, #34	@ 0x22
 8010970:	f04f 0a00 	mov.w	sl, #0
 8010974:	f04f 0b00 	mov.w	fp, #0
 8010978:	6013      	str	r3, [r2, #0]
 801097a:	e76a      	b.n	8010852 <_strtod_l+0x442>
 801097c:	08012695 	.word	0x08012695
 8010980:	08012960 	.word	0x08012960
 8010984:	0801268d 	.word	0x0801268d
 8010988:	080126c4 	.word	0x080126c4
 801098c:	080127fd 	.word	0x080127fd
 8010990:	08012898 	.word	0x08012898
 8010994:	08012870 	.word	0x08012870
 8010998:	7ca00000 	.word	0x7ca00000
 801099c:	7ff00000 	.word	0x7ff00000
 80109a0:	7fefffff 	.word	0x7fefffff
 80109a4:	f012 0110 	ands.w	r1, r2, #16
 80109a8:	bf18      	it	ne
 80109aa:	216a      	movne	r1, #106	@ 0x6a
 80109ac:	9106      	str	r1, [sp, #24]
 80109ae:	ec4b ab17 	vmov	d7, sl, fp
 80109b2:	49af      	ldr	r1, [pc, #700]	@ (8010c70 <_strtod_l+0x860>)
 80109b4:	2000      	movs	r0, #0
 80109b6:	07d6      	lsls	r6, r2, #31
 80109b8:	d504      	bpl.n	80109c4 <_strtod_l+0x5b4>
 80109ba:	ed91 6b00 	vldr	d6, [r1]
 80109be:	2001      	movs	r0, #1
 80109c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80109c4:	1052      	asrs	r2, r2, #1
 80109c6:	f101 0108 	add.w	r1, r1, #8
 80109ca:	d1f4      	bne.n	80109b6 <_strtod_l+0x5a6>
 80109cc:	b108      	cbz	r0, 80109d2 <_strtod_l+0x5c2>
 80109ce:	ec5b ab17 	vmov	sl, fp, d7
 80109d2:	9a06      	ldr	r2, [sp, #24]
 80109d4:	b1b2      	cbz	r2, 8010a04 <_strtod_l+0x5f4>
 80109d6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 80109da:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 80109de:	2a00      	cmp	r2, #0
 80109e0:	4658      	mov	r0, fp
 80109e2:	dd0f      	ble.n	8010a04 <_strtod_l+0x5f4>
 80109e4:	2a1f      	cmp	r2, #31
 80109e6:	dd55      	ble.n	8010a94 <_strtod_l+0x684>
 80109e8:	2a34      	cmp	r2, #52	@ 0x34
 80109ea:	bfde      	ittt	le
 80109ec:	f04f 32ff 	movle.w	r2, #4294967295
 80109f0:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 80109f4:	408a      	lslle	r2, r1
 80109f6:	f04f 0a00 	mov.w	sl, #0
 80109fa:	bfcc      	ite	gt
 80109fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010a00:	ea02 0b00 	andle.w	fp, r2, r0
 8010a04:	ec4b ab17 	vmov	d7, sl, fp
 8010a08:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a10:	d0a8      	beq.n	8010964 <_strtod_l+0x554>
 8010a12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010a14:	9805      	ldr	r0, [sp, #20]
 8010a16:	f8cd 9000 	str.w	r9, [sp]
 8010a1a:	462a      	mov	r2, r5
 8010a1c:	f7ff f8de 	bl	800fbdc <__s2b>
 8010a20:	9007      	str	r0, [sp, #28]
 8010a22:	2800      	cmp	r0, #0
 8010a24:	f43f af0a 	beq.w	801083c <_strtod_l+0x42c>
 8010a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a2a:	1b3f      	subs	r7, r7, r4
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	bfb4      	ite	lt
 8010a30:	463b      	movlt	r3, r7
 8010a32:	2300      	movge	r3, #0
 8010a34:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a38:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8010c60 <_strtod_l+0x850>
 8010a3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010a40:	2400      	movs	r4, #0
 8010a42:	930d      	str	r3, [sp, #52]	@ 0x34
 8010a44:	4625      	mov	r5, r4
 8010a46:	9b07      	ldr	r3, [sp, #28]
 8010a48:	9805      	ldr	r0, [sp, #20]
 8010a4a:	6859      	ldr	r1, [r3, #4]
 8010a4c:	f7ff f81e 	bl	800fa8c <_Balloc>
 8010a50:	4606      	mov	r6, r0
 8010a52:	2800      	cmp	r0, #0
 8010a54:	f43f aef6 	beq.w	8010844 <_strtod_l+0x434>
 8010a58:	9b07      	ldr	r3, [sp, #28]
 8010a5a:	691a      	ldr	r2, [r3, #16]
 8010a5c:	ec4b ab19 	vmov	d9, sl, fp
 8010a60:	3202      	adds	r2, #2
 8010a62:	f103 010c 	add.w	r1, r3, #12
 8010a66:	0092      	lsls	r2, r2, #2
 8010a68:	300c      	adds	r0, #12
 8010a6a:	f7fe f912 	bl	800ec92 <memcpy>
 8010a6e:	eeb0 0b49 	vmov.f64	d0, d9
 8010a72:	9805      	ldr	r0, [sp, #20]
 8010a74:	aa14      	add	r2, sp, #80	@ 0x50
 8010a76:	a913      	add	r1, sp, #76	@ 0x4c
 8010a78:	f7ff fbe4 	bl	8010244 <__d2b>
 8010a7c:	9012      	str	r0, [sp, #72]	@ 0x48
 8010a7e:	2800      	cmp	r0, #0
 8010a80:	f43f aee0 	beq.w	8010844 <_strtod_l+0x434>
 8010a84:	9805      	ldr	r0, [sp, #20]
 8010a86:	2101      	movs	r1, #1
 8010a88:	f7ff f93e 	bl	800fd08 <__i2b>
 8010a8c:	4605      	mov	r5, r0
 8010a8e:	b940      	cbnz	r0, 8010aa2 <_strtod_l+0x692>
 8010a90:	2500      	movs	r5, #0
 8010a92:	e6d7      	b.n	8010844 <_strtod_l+0x434>
 8010a94:	f04f 31ff 	mov.w	r1, #4294967295
 8010a98:	fa01 f202 	lsl.w	r2, r1, r2
 8010a9c:	ea02 0a0a 	and.w	sl, r2, sl
 8010aa0:	e7b0      	b.n	8010a04 <_strtod_l+0x5f4>
 8010aa2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8010aa4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010aa6:	2f00      	cmp	r7, #0
 8010aa8:	bfab      	itete	ge
 8010aaa:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8010aac:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8010aae:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8010ab2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8010ab6:	bfac      	ite	ge
 8010ab8:	eb07 0903 	addge.w	r9, r7, r3
 8010abc:	eba3 0807 	sublt.w	r8, r3, r7
 8010ac0:	9b06      	ldr	r3, [sp, #24]
 8010ac2:	1aff      	subs	r7, r7, r3
 8010ac4:	4417      	add	r7, r2
 8010ac6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8010aca:	4a6a      	ldr	r2, [pc, #424]	@ (8010c74 <_strtod_l+0x864>)
 8010acc:	3f01      	subs	r7, #1
 8010ace:	4297      	cmp	r7, r2
 8010ad0:	da51      	bge.n	8010b76 <_strtod_l+0x766>
 8010ad2:	1bd1      	subs	r1, r2, r7
 8010ad4:	291f      	cmp	r1, #31
 8010ad6:	eba3 0301 	sub.w	r3, r3, r1
 8010ada:	f04f 0201 	mov.w	r2, #1
 8010ade:	dc3e      	bgt.n	8010b5e <_strtod_l+0x74e>
 8010ae0:	408a      	lsls	r2, r1
 8010ae2:	920c      	str	r2, [sp, #48]	@ 0x30
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010ae8:	eb09 0703 	add.w	r7, r9, r3
 8010aec:	4498      	add	r8, r3
 8010aee:	9b06      	ldr	r3, [sp, #24]
 8010af0:	45b9      	cmp	r9, r7
 8010af2:	4498      	add	r8, r3
 8010af4:	464b      	mov	r3, r9
 8010af6:	bfa8      	it	ge
 8010af8:	463b      	movge	r3, r7
 8010afa:	4543      	cmp	r3, r8
 8010afc:	bfa8      	it	ge
 8010afe:	4643      	movge	r3, r8
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	bfc2      	ittt	gt
 8010b04:	1aff      	subgt	r7, r7, r3
 8010b06:	eba8 0803 	subgt.w	r8, r8, r3
 8010b0a:	eba9 0903 	subgt.w	r9, r9, r3
 8010b0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	dd16      	ble.n	8010b42 <_strtod_l+0x732>
 8010b14:	4629      	mov	r1, r5
 8010b16:	9805      	ldr	r0, [sp, #20]
 8010b18:	461a      	mov	r2, r3
 8010b1a:	f7ff f9ad 	bl	800fe78 <__pow5mult>
 8010b1e:	4605      	mov	r5, r0
 8010b20:	2800      	cmp	r0, #0
 8010b22:	d0b5      	beq.n	8010a90 <_strtod_l+0x680>
 8010b24:	4601      	mov	r1, r0
 8010b26:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010b28:	9805      	ldr	r0, [sp, #20]
 8010b2a:	f7ff f903 	bl	800fd34 <__multiply>
 8010b2e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010b30:	2800      	cmp	r0, #0
 8010b32:	f43f ae87 	beq.w	8010844 <_strtod_l+0x434>
 8010b36:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010b38:	9805      	ldr	r0, [sp, #20]
 8010b3a:	f7fe ffe7 	bl	800fb0c <_Bfree>
 8010b3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b40:	9312      	str	r3, [sp, #72]	@ 0x48
 8010b42:	2f00      	cmp	r7, #0
 8010b44:	dc1b      	bgt.n	8010b7e <_strtod_l+0x76e>
 8010b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	dd21      	ble.n	8010b90 <_strtod_l+0x780>
 8010b4c:	4631      	mov	r1, r6
 8010b4e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010b50:	9805      	ldr	r0, [sp, #20]
 8010b52:	f7ff f991 	bl	800fe78 <__pow5mult>
 8010b56:	4606      	mov	r6, r0
 8010b58:	b9d0      	cbnz	r0, 8010b90 <_strtod_l+0x780>
 8010b5a:	2600      	movs	r6, #0
 8010b5c:	e672      	b.n	8010844 <_strtod_l+0x434>
 8010b5e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8010b62:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8010b66:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8010b6a:	37e2      	adds	r7, #226	@ 0xe2
 8010b6c:	fa02 f107 	lsl.w	r1, r2, r7
 8010b70:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010b72:	920c      	str	r2, [sp, #48]	@ 0x30
 8010b74:	e7b8      	b.n	8010ae8 <_strtod_l+0x6d8>
 8010b76:	2200      	movs	r2, #0
 8010b78:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010b7a:	2201      	movs	r2, #1
 8010b7c:	e7f9      	b.n	8010b72 <_strtod_l+0x762>
 8010b7e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010b80:	9805      	ldr	r0, [sp, #20]
 8010b82:	463a      	mov	r2, r7
 8010b84:	f7ff f9d2 	bl	800ff2c <__lshift>
 8010b88:	9012      	str	r0, [sp, #72]	@ 0x48
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	d1db      	bne.n	8010b46 <_strtod_l+0x736>
 8010b8e:	e659      	b.n	8010844 <_strtod_l+0x434>
 8010b90:	f1b8 0f00 	cmp.w	r8, #0
 8010b94:	dd07      	ble.n	8010ba6 <_strtod_l+0x796>
 8010b96:	4631      	mov	r1, r6
 8010b98:	9805      	ldr	r0, [sp, #20]
 8010b9a:	4642      	mov	r2, r8
 8010b9c:	f7ff f9c6 	bl	800ff2c <__lshift>
 8010ba0:	4606      	mov	r6, r0
 8010ba2:	2800      	cmp	r0, #0
 8010ba4:	d0d9      	beq.n	8010b5a <_strtod_l+0x74a>
 8010ba6:	f1b9 0f00 	cmp.w	r9, #0
 8010baa:	dd08      	ble.n	8010bbe <_strtod_l+0x7ae>
 8010bac:	4629      	mov	r1, r5
 8010bae:	9805      	ldr	r0, [sp, #20]
 8010bb0:	464a      	mov	r2, r9
 8010bb2:	f7ff f9bb 	bl	800ff2c <__lshift>
 8010bb6:	4605      	mov	r5, r0
 8010bb8:	2800      	cmp	r0, #0
 8010bba:	f43f ae43 	beq.w	8010844 <_strtod_l+0x434>
 8010bbe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010bc0:	9805      	ldr	r0, [sp, #20]
 8010bc2:	4632      	mov	r2, r6
 8010bc4:	f7ff fa3a 	bl	801003c <__mdiff>
 8010bc8:	4604      	mov	r4, r0
 8010bca:	2800      	cmp	r0, #0
 8010bcc:	f43f ae3a 	beq.w	8010844 <_strtod_l+0x434>
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8010bd6:	60c3      	str	r3, [r0, #12]
 8010bd8:	4629      	mov	r1, r5
 8010bda:	f7ff fa13 	bl	8010004 <__mcmp>
 8010bde:	2800      	cmp	r0, #0
 8010be0:	da4c      	bge.n	8010c7c <_strtod_l+0x86c>
 8010be2:	ea58 080a 	orrs.w	r8, r8, sl
 8010be6:	d172      	bne.n	8010cce <_strtod_l+0x8be>
 8010be8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d16e      	bne.n	8010cce <_strtod_l+0x8be>
 8010bf0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010bf4:	0d1b      	lsrs	r3, r3, #20
 8010bf6:	051b      	lsls	r3, r3, #20
 8010bf8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010bfc:	d967      	bls.n	8010cce <_strtod_l+0x8be>
 8010bfe:	6963      	ldr	r3, [r4, #20]
 8010c00:	b913      	cbnz	r3, 8010c08 <_strtod_l+0x7f8>
 8010c02:	6923      	ldr	r3, [r4, #16]
 8010c04:	2b01      	cmp	r3, #1
 8010c06:	dd62      	ble.n	8010cce <_strtod_l+0x8be>
 8010c08:	4621      	mov	r1, r4
 8010c0a:	2201      	movs	r2, #1
 8010c0c:	9805      	ldr	r0, [sp, #20]
 8010c0e:	f7ff f98d 	bl	800ff2c <__lshift>
 8010c12:	4629      	mov	r1, r5
 8010c14:	4604      	mov	r4, r0
 8010c16:	f7ff f9f5 	bl	8010004 <__mcmp>
 8010c1a:	2800      	cmp	r0, #0
 8010c1c:	dd57      	ble.n	8010cce <_strtod_l+0x8be>
 8010c1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010c22:	9a06      	ldr	r2, [sp, #24]
 8010c24:	0d1b      	lsrs	r3, r3, #20
 8010c26:	051b      	lsls	r3, r3, #20
 8010c28:	2a00      	cmp	r2, #0
 8010c2a:	d06e      	beq.n	8010d0a <_strtod_l+0x8fa>
 8010c2c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010c30:	d86b      	bhi.n	8010d0a <_strtod_l+0x8fa>
 8010c32:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010c36:	f67f ae99 	bls.w	801096c <_strtod_l+0x55c>
 8010c3a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8010c68 <_strtod_l+0x858>
 8010c3e:	ec4b ab16 	vmov	d6, sl, fp
 8010c42:	4b0d      	ldr	r3, [pc, #52]	@ (8010c78 <_strtod_l+0x868>)
 8010c44:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010c48:	ee17 2a90 	vmov	r2, s15
 8010c4c:	4013      	ands	r3, r2
 8010c4e:	ec5b ab17 	vmov	sl, fp, d7
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	f47f ae01 	bne.w	801085a <_strtod_l+0x44a>
 8010c58:	9a05      	ldr	r2, [sp, #20]
 8010c5a:	2322      	movs	r3, #34	@ 0x22
 8010c5c:	6013      	str	r3, [r2, #0]
 8010c5e:	e5fc      	b.n	801085a <_strtod_l+0x44a>
 8010c60:	ffc00000 	.word	0xffc00000
 8010c64:	41dfffff 	.word	0x41dfffff
 8010c68:	00000000 	.word	0x00000000
 8010c6c:	39500000 	.word	0x39500000
 8010c70:	08012988 	.word	0x08012988
 8010c74:	fffffc02 	.word	0xfffffc02
 8010c78:	7ff00000 	.word	0x7ff00000
 8010c7c:	46d9      	mov	r9, fp
 8010c7e:	d15d      	bne.n	8010d3c <_strtod_l+0x92c>
 8010c80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010c84:	f1b8 0f00 	cmp.w	r8, #0
 8010c88:	d02a      	beq.n	8010ce0 <_strtod_l+0x8d0>
 8010c8a:	4aa9      	ldr	r2, [pc, #676]	@ (8010f30 <_strtod_l+0xb20>)
 8010c8c:	4293      	cmp	r3, r2
 8010c8e:	d12a      	bne.n	8010ce6 <_strtod_l+0x8d6>
 8010c90:	9b06      	ldr	r3, [sp, #24]
 8010c92:	4652      	mov	r2, sl
 8010c94:	b1fb      	cbz	r3, 8010cd6 <_strtod_l+0x8c6>
 8010c96:	4ba7      	ldr	r3, [pc, #668]	@ (8010f34 <_strtod_l+0xb24>)
 8010c98:	ea0b 0303 	and.w	r3, fp, r3
 8010c9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8010ca4:	d81a      	bhi.n	8010cdc <_strtod_l+0x8cc>
 8010ca6:	0d1b      	lsrs	r3, r3, #20
 8010ca8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010cac:	fa01 f303 	lsl.w	r3, r1, r3
 8010cb0:	429a      	cmp	r2, r3
 8010cb2:	d118      	bne.n	8010ce6 <_strtod_l+0x8d6>
 8010cb4:	4ba0      	ldr	r3, [pc, #640]	@ (8010f38 <_strtod_l+0xb28>)
 8010cb6:	4599      	cmp	r9, r3
 8010cb8:	d102      	bne.n	8010cc0 <_strtod_l+0x8b0>
 8010cba:	3201      	adds	r2, #1
 8010cbc:	f43f adc2 	beq.w	8010844 <_strtod_l+0x434>
 8010cc0:	4b9c      	ldr	r3, [pc, #624]	@ (8010f34 <_strtod_l+0xb24>)
 8010cc2:	ea09 0303 	and.w	r3, r9, r3
 8010cc6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010cca:	f04f 0a00 	mov.w	sl, #0
 8010cce:	9b06      	ldr	r3, [sp, #24]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d1b2      	bne.n	8010c3a <_strtod_l+0x82a>
 8010cd4:	e5c1      	b.n	801085a <_strtod_l+0x44a>
 8010cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8010cda:	e7e9      	b.n	8010cb0 <_strtod_l+0x8a0>
 8010cdc:	460b      	mov	r3, r1
 8010cde:	e7e7      	b.n	8010cb0 <_strtod_l+0x8a0>
 8010ce0:	ea53 030a 	orrs.w	r3, r3, sl
 8010ce4:	d09b      	beq.n	8010c1e <_strtod_l+0x80e>
 8010ce6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ce8:	b1c3      	cbz	r3, 8010d1c <_strtod_l+0x90c>
 8010cea:	ea13 0f09 	tst.w	r3, r9
 8010cee:	d0ee      	beq.n	8010cce <_strtod_l+0x8be>
 8010cf0:	9a06      	ldr	r2, [sp, #24]
 8010cf2:	4650      	mov	r0, sl
 8010cf4:	4659      	mov	r1, fp
 8010cf6:	f1b8 0f00 	cmp.w	r8, #0
 8010cfa:	d013      	beq.n	8010d24 <_strtod_l+0x914>
 8010cfc:	f7ff fb6d 	bl	80103da <sulp>
 8010d00:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010d04:	ec5b ab17 	vmov	sl, fp, d7
 8010d08:	e7e1      	b.n	8010cce <_strtod_l+0x8be>
 8010d0a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010d0e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010d12:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010d16:	f04f 3aff 	mov.w	sl, #4294967295
 8010d1a:	e7d8      	b.n	8010cce <_strtod_l+0x8be>
 8010d1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d1e:	ea13 0f0a 	tst.w	r3, sl
 8010d22:	e7e4      	b.n	8010cee <_strtod_l+0x8de>
 8010d24:	f7ff fb59 	bl	80103da <sulp>
 8010d28:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010d2c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d34:	ec5b ab10 	vmov	sl, fp, d0
 8010d38:	d1c9      	bne.n	8010cce <_strtod_l+0x8be>
 8010d3a:	e617      	b.n	801096c <_strtod_l+0x55c>
 8010d3c:	4629      	mov	r1, r5
 8010d3e:	4620      	mov	r0, r4
 8010d40:	f7ff fad8 	bl	80102f4 <__ratio>
 8010d44:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010d48:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d50:	d85d      	bhi.n	8010e0e <_strtod_l+0x9fe>
 8010d52:	f1b8 0f00 	cmp.w	r8, #0
 8010d56:	d164      	bne.n	8010e22 <_strtod_l+0xa12>
 8010d58:	f1ba 0f00 	cmp.w	sl, #0
 8010d5c:	d14b      	bne.n	8010df6 <_strtod_l+0x9e6>
 8010d5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010d62:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d160      	bne.n	8010e2c <_strtod_l+0xa1c>
 8010d6a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8010d6e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d76:	d401      	bmi.n	8010d7c <_strtod_l+0x96c>
 8010d78:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010d7c:	eeb1 ab48 	vneg.f64	d10, d8
 8010d80:	486c      	ldr	r0, [pc, #432]	@ (8010f34 <_strtod_l+0xb24>)
 8010d82:	496e      	ldr	r1, [pc, #440]	@ (8010f3c <_strtod_l+0xb2c>)
 8010d84:	ea09 0700 	and.w	r7, r9, r0
 8010d88:	428f      	cmp	r7, r1
 8010d8a:	ec53 2b1a 	vmov	r2, r3, d10
 8010d8e:	d17d      	bne.n	8010e8c <_strtod_l+0xa7c>
 8010d90:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8010d94:	ec4b ab1c 	vmov	d12, sl, fp
 8010d98:	eeb0 0b4c 	vmov.f64	d0, d12
 8010d9c:	f7ff f9e2 	bl	8010164 <__ulp>
 8010da0:	4864      	ldr	r0, [pc, #400]	@ (8010f34 <_strtod_l+0xb24>)
 8010da2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8010da6:	ee1c 3a90 	vmov	r3, s25
 8010daa:	4a65      	ldr	r2, [pc, #404]	@ (8010f40 <_strtod_l+0xb30>)
 8010dac:	ea03 0100 	and.w	r1, r3, r0
 8010db0:	4291      	cmp	r1, r2
 8010db2:	ec5b ab1c 	vmov	sl, fp, d12
 8010db6:	d93c      	bls.n	8010e32 <_strtod_l+0xa22>
 8010db8:	ee19 2a90 	vmov	r2, s19
 8010dbc:	4b5e      	ldr	r3, [pc, #376]	@ (8010f38 <_strtod_l+0xb28>)
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d104      	bne.n	8010dcc <_strtod_l+0x9bc>
 8010dc2:	ee19 3a10 	vmov	r3, s18
 8010dc6:	3301      	adds	r3, #1
 8010dc8:	f43f ad3c 	beq.w	8010844 <_strtod_l+0x434>
 8010dcc:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8010f38 <_strtod_l+0xb28>
 8010dd0:	f04f 3aff 	mov.w	sl, #4294967295
 8010dd4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010dd6:	9805      	ldr	r0, [sp, #20]
 8010dd8:	f7fe fe98 	bl	800fb0c <_Bfree>
 8010ddc:	9805      	ldr	r0, [sp, #20]
 8010dde:	4631      	mov	r1, r6
 8010de0:	f7fe fe94 	bl	800fb0c <_Bfree>
 8010de4:	9805      	ldr	r0, [sp, #20]
 8010de6:	4629      	mov	r1, r5
 8010de8:	f7fe fe90 	bl	800fb0c <_Bfree>
 8010dec:	9805      	ldr	r0, [sp, #20]
 8010dee:	4621      	mov	r1, r4
 8010df0:	f7fe fe8c 	bl	800fb0c <_Bfree>
 8010df4:	e627      	b.n	8010a46 <_strtod_l+0x636>
 8010df6:	f1ba 0f01 	cmp.w	sl, #1
 8010dfa:	d103      	bne.n	8010e04 <_strtod_l+0x9f4>
 8010dfc:	f1bb 0f00 	cmp.w	fp, #0
 8010e00:	f43f adb4 	beq.w	801096c <_strtod_l+0x55c>
 8010e04:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010e08:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010e0c:	e7b8      	b.n	8010d80 <_strtod_l+0x970>
 8010e0e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010e12:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010e16:	f1b8 0f00 	cmp.w	r8, #0
 8010e1a:	d0af      	beq.n	8010d7c <_strtod_l+0x96c>
 8010e1c:	eeb0 ab48 	vmov.f64	d10, d8
 8010e20:	e7ae      	b.n	8010d80 <_strtod_l+0x970>
 8010e22:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010e26:	eeb0 8b4a 	vmov.f64	d8, d10
 8010e2a:	e7a9      	b.n	8010d80 <_strtod_l+0x970>
 8010e2c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010e30:	e7a6      	b.n	8010d80 <_strtod_l+0x970>
 8010e32:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010e36:	9b06      	ldr	r3, [sp, #24]
 8010e38:	46d9      	mov	r9, fp
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d1ca      	bne.n	8010dd4 <_strtod_l+0x9c4>
 8010e3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010e42:	0d1b      	lsrs	r3, r3, #20
 8010e44:	051b      	lsls	r3, r3, #20
 8010e46:	429f      	cmp	r7, r3
 8010e48:	d1c4      	bne.n	8010dd4 <_strtod_l+0x9c4>
 8010e4a:	ec51 0b18 	vmov	r0, r1, d8
 8010e4e:	f7ef fc83 	bl	8000758 <__aeabi_d2lz>
 8010e52:	f7ef fc3b 	bl	80006cc <__aeabi_l2d>
 8010e56:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010e5a:	ec41 0b17 	vmov	d7, r0, r1
 8010e5e:	ea49 090a 	orr.w	r9, r9, sl
 8010e62:	ea59 0908 	orrs.w	r9, r9, r8
 8010e66:	ee38 8b47 	vsub.f64	d8, d8, d7
 8010e6a:	d03c      	beq.n	8010ee6 <_strtod_l+0xad6>
 8010e6c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010f18 <_strtod_l+0xb08>
 8010e70:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e78:	f53f acef 	bmi.w	801085a <_strtod_l+0x44a>
 8010e7c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8010f20 <_strtod_l+0xb10>
 8010e80:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e88:	dda4      	ble.n	8010dd4 <_strtod_l+0x9c4>
 8010e8a:	e4e6      	b.n	801085a <_strtod_l+0x44a>
 8010e8c:	9906      	ldr	r1, [sp, #24]
 8010e8e:	b1e1      	cbz	r1, 8010eca <_strtod_l+0xaba>
 8010e90:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8010e94:	d819      	bhi.n	8010eca <_strtod_l+0xaba>
 8010e96:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8010e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e9e:	d811      	bhi.n	8010ec4 <_strtod_l+0xab4>
 8010ea0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8010ea4:	ee18 3a10 	vmov	r3, s16
 8010ea8:	2b01      	cmp	r3, #1
 8010eaa:	bf38      	it	cc
 8010eac:	2301      	movcc	r3, #1
 8010eae:	ee08 3a10 	vmov	s16, r3
 8010eb2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8010eb6:	f1b8 0f00 	cmp.w	r8, #0
 8010eba:	d111      	bne.n	8010ee0 <_strtod_l+0xad0>
 8010ebc:	eeb1 7b48 	vneg.f64	d7, d8
 8010ec0:	ec53 2b17 	vmov	r2, r3, d7
 8010ec4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010ec8:	1bcb      	subs	r3, r1, r7
 8010eca:	eeb0 0b49 	vmov.f64	d0, d9
 8010ece:	ec43 2b1a 	vmov	d10, r2, r3
 8010ed2:	f7ff f947 	bl	8010164 <__ulp>
 8010ed6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010eda:	ec5b ab19 	vmov	sl, fp, d9
 8010ede:	e7aa      	b.n	8010e36 <_strtod_l+0xa26>
 8010ee0:	eeb0 7b48 	vmov.f64	d7, d8
 8010ee4:	e7ec      	b.n	8010ec0 <_strtod_l+0xab0>
 8010ee6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8010f28 <_strtod_l+0xb18>
 8010eea:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ef2:	f57f af6f 	bpl.w	8010dd4 <_strtod_l+0x9c4>
 8010ef6:	e4b0      	b.n	801085a <_strtod_l+0x44a>
 8010ef8:	2300      	movs	r3, #0
 8010efa:	9308      	str	r3, [sp, #32]
 8010efc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010efe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010f00:	6013      	str	r3, [r2, #0]
 8010f02:	f7ff bac4 	b.w	801048e <_strtod_l+0x7e>
 8010f06:	2a65      	cmp	r2, #101	@ 0x65
 8010f08:	f43f abbf 	beq.w	801068a <_strtod_l+0x27a>
 8010f0c:	2a45      	cmp	r2, #69	@ 0x45
 8010f0e:	f43f abbc 	beq.w	801068a <_strtod_l+0x27a>
 8010f12:	2101      	movs	r1, #1
 8010f14:	f7ff bbf4 	b.w	8010700 <_strtod_l+0x2f0>
 8010f18:	94a03595 	.word	0x94a03595
 8010f1c:	3fdfffff 	.word	0x3fdfffff
 8010f20:	35afe535 	.word	0x35afe535
 8010f24:	3fe00000 	.word	0x3fe00000
 8010f28:	94a03595 	.word	0x94a03595
 8010f2c:	3fcfffff 	.word	0x3fcfffff
 8010f30:	000fffff 	.word	0x000fffff
 8010f34:	7ff00000 	.word	0x7ff00000
 8010f38:	7fefffff 	.word	0x7fefffff
 8010f3c:	7fe00000 	.word	0x7fe00000
 8010f40:	7c9fffff 	.word	0x7c9fffff

08010f44 <_strtod_r>:
 8010f44:	4b01      	ldr	r3, [pc, #4]	@ (8010f4c <_strtod_r+0x8>)
 8010f46:	f7ff ba63 	b.w	8010410 <_strtod_l>
 8010f4a:	bf00      	nop
 8010f4c:	24000070 	.word	0x24000070

08010f50 <_strtol_l.isra.0>:
 8010f50:	2b24      	cmp	r3, #36	@ 0x24
 8010f52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010f56:	4686      	mov	lr, r0
 8010f58:	4690      	mov	r8, r2
 8010f5a:	d801      	bhi.n	8010f60 <_strtol_l.isra.0+0x10>
 8010f5c:	2b01      	cmp	r3, #1
 8010f5e:	d106      	bne.n	8010f6e <_strtol_l.isra.0+0x1e>
 8010f60:	f7fd fe6a 	bl	800ec38 <__errno>
 8010f64:	2316      	movs	r3, #22
 8010f66:	6003      	str	r3, [r0, #0]
 8010f68:	2000      	movs	r0, #0
 8010f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f6e:	4834      	ldr	r0, [pc, #208]	@ (8011040 <_strtol_l.isra.0+0xf0>)
 8010f70:	460d      	mov	r5, r1
 8010f72:	462a      	mov	r2, r5
 8010f74:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010f78:	5d06      	ldrb	r6, [r0, r4]
 8010f7a:	f016 0608 	ands.w	r6, r6, #8
 8010f7e:	d1f8      	bne.n	8010f72 <_strtol_l.isra.0+0x22>
 8010f80:	2c2d      	cmp	r4, #45	@ 0x2d
 8010f82:	d110      	bne.n	8010fa6 <_strtol_l.isra.0+0x56>
 8010f84:	782c      	ldrb	r4, [r5, #0]
 8010f86:	2601      	movs	r6, #1
 8010f88:	1c95      	adds	r5, r2, #2
 8010f8a:	f033 0210 	bics.w	r2, r3, #16
 8010f8e:	d115      	bne.n	8010fbc <_strtol_l.isra.0+0x6c>
 8010f90:	2c30      	cmp	r4, #48	@ 0x30
 8010f92:	d10d      	bne.n	8010fb0 <_strtol_l.isra.0+0x60>
 8010f94:	782a      	ldrb	r2, [r5, #0]
 8010f96:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010f9a:	2a58      	cmp	r2, #88	@ 0x58
 8010f9c:	d108      	bne.n	8010fb0 <_strtol_l.isra.0+0x60>
 8010f9e:	786c      	ldrb	r4, [r5, #1]
 8010fa0:	3502      	adds	r5, #2
 8010fa2:	2310      	movs	r3, #16
 8010fa4:	e00a      	b.n	8010fbc <_strtol_l.isra.0+0x6c>
 8010fa6:	2c2b      	cmp	r4, #43	@ 0x2b
 8010fa8:	bf04      	itt	eq
 8010faa:	782c      	ldrbeq	r4, [r5, #0]
 8010fac:	1c95      	addeq	r5, r2, #2
 8010fae:	e7ec      	b.n	8010f8a <_strtol_l.isra.0+0x3a>
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d1f6      	bne.n	8010fa2 <_strtol_l.isra.0+0x52>
 8010fb4:	2c30      	cmp	r4, #48	@ 0x30
 8010fb6:	bf14      	ite	ne
 8010fb8:	230a      	movne	r3, #10
 8010fba:	2308      	moveq	r3, #8
 8010fbc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010fc0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	fbbc f9f3 	udiv	r9, ip, r3
 8010fca:	4610      	mov	r0, r2
 8010fcc:	fb03 ca19 	mls	sl, r3, r9, ip
 8010fd0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010fd4:	2f09      	cmp	r7, #9
 8010fd6:	d80f      	bhi.n	8010ff8 <_strtol_l.isra.0+0xa8>
 8010fd8:	463c      	mov	r4, r7
 8010fda:	42a3      	cmp	r3, r4
 8010fdc:	dd1b      	ble.n	8011016 <_strtol_l.isra.0+0xc6>
 8010fde:	1c57      	adds	r7, r2, #1
 8010fe0:	d007      	beq.n	8010ff2 <_strtol_l.isra.0+0xa2>
 8010fe2:	4581      	cmp	r9, r0
 8010fe4:	d314      	bcc.n	8011010 <_strtol_l.isra.0+0xc0>
 8010fe6:	d101      	bne.n	8010fec <_strtol_l.isra.0+0x9c>
 8010fe8:	45a2      	cmp	sl, r4
 8010fea:	db11      	blt.n	8011010 <_strtol_l.isra.0+0xc0>
 8010fec:	fb00 4003 	mla	r0, r0, r3, r4
 8010ff0:	2201      	movs	r2, #1
 8010ff2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010ff6:	e7eb      	b.n	8010fd0 <_strtol_l.isra.0+0x80>
 8010ff8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010ffc:	2f19      	cmp	r7, #25
 8010ffe:	d801      	bhi.n	8011004 <_strtol_l.isra.0+0xb4>
 8011000:	3c37      	subs	r4, #55	@ 0x37
 8011002:	e7ea      	b.n	8010fda <_strtol_l.isra.0+0x8a>
 8011004:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011008:	2f19      	cmp	r7, #25
 801100a:	d804      	bhi.n	8011016 <_strtol_l.isra.0+0xc6>
 801100c:	3c57      	subs	r4, #87	@ 0x57
 801100e:	e7e4      	b.n	8010fda <_strtol_l.isra.0+0x8a>
 8011010:	f04f 32ff 	mov.w	r2, #4294967295
 8011014:	e7ed      	b.n	8010ff2 <_strtol_l.isra.0+0xa2>
 8011016:	1c53      	adds	r3, r2, #1
 8011018:	d108      	bne.n	801102c <_strtol_l.isra.0+0xdc>
 801101a:	2322      	movs	r3, #34	@ 0x22
 801101c:	f8ce 3000 	str.w	r3, [lr]
 8011020:	4660      	mov	r0, ip
 8011022:	f1b8 0f00 	cmp.w	r8, #0
 8011026:	d0a0      	beq.n	8010f6a <_strtol_l.isra.0+0x1a>
 8011028:	1e69      	subs	r1, r5, #1
 801102a:	e006      	b.n	801103a <_strtol_l.isra.0+0xea>
 801102c:	b106      	cbz	r6, 8011030 <_strtol_l.isra.0+0xe0>
 801102e:	4240      	negs	r0, r0
 8011030:	f1b8 0f00 	cmp.w	r8, #0
 8011034:	d099      	beq.n	8010f6a <_strtol_l.isra.0+0x1a>
 8011036:	2a00      	cmp	r2, #0
 8011038:	d1f6      	bne.n	8011028 <_strtol_l.isra.0+0xd8>
 801103a:	f8c8 1000 	str.w	r1, [r8]
 801103e:	e794      	b.n	8010f6a <_strtol_l.isra.0+0x1a>
 8011040:	080129b1 	.word	0x080129b1

08011044 <_strtol_r>:
 8011044:	f7ff bf84 	b.w	8010f50 <_strtol_l.isra.0>

08011048 <__ssputs_r>:
 8011048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801104c:	688e      	ldr	r6, [r1, #8]
 801104e:	461f      	mov	r7, r3
 8011050:	42be      	cmp	r6, r7
 8011052:	680b      	ldr	r3, [r1, #0]
 8011054:	4682      	mov	sl, r0
 8011056:	460c      	mov	r4, r1
 8011058:	4690      	mov	r8, r2
 801105a:	d82d      	bhi.n	80110b8 <__ssputs_r+0x70>
 801105c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011060:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011064:	d026      	beq.n	80110b4 <__ssputs_r+0x6c>
 8011066:	6965      	ldr	r5, [r4, #20]
 8011068:	6909      	ldr	r1, [r1, #16]
 801106a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801106e:	eba3 0901 	sub.w	r9, r3, r1
 8011072:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011076:	1c7b      	adds	r3, r7, #1
 8011078:	444b      	add	r3, r9
 801107a:	106d      	asrs	r5, r5, #1
 801107c:	429d      	cmp	r5, r3
 801107e:	bf38      	it	cc
 8011080:	461d      	movcc	r5, r3
 8011082:	0553      	lsls	r3, r2, #21
 8011084:	d527      	bpl.n	80110d6 <__ssputs_r+0x8e>
 8011086:	4629      	mov	r1, r5
 8011088:	f7fe fc74 	bl	800f974 <_malloc_r>
 801108c:	4606      	mov	r6, r0
 801108e:	b360      	cbz	r0, 80110ea <__ssputs_r+0xa2>
 8011090:	6921      	ldr	r1, [r4, #16]
 8011092:	464a      	mov	r2, r9
 8011094:	f7fd fdfd 	bl	800ec92 <memcpy>
 8011098:	89a3      	ldrh	r3, [r4, #12]
 801109a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801109e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110a2:	81a3      	strh	r3, [r4, #12]
 80110a4:	6126      	str	r6, [r4, #16]
 80110a6:	6165      	str	r5, [r4, #20]
 80110a8:	444e      	add	r6, r9
 80110aa:	eba5 0509 	sub.w	r5, r5, r9
 80110ae:	6026      	str	r6, [r4, #0]
 80110b0:	60a5      	str	r5, [r4, #8]
 80110b2:	463e      	mov	r6, r7
 80110b4:	42be      	cmp	r6, r7
 80110b6:	d900      	bls.n	80110ba <__ssputs_r+0x72>
 80110b8:	463e      	mov	r6, r7
 80110ba:	6820      	ldr	r0, [r4, #0]
 80110bc:	4632      	mov	r2, r6
 80110be:	4641      	mov	r1, r8
 80110c0:	f000 f9c6 	bl	8011450 <memmove>
 80110c4:	68a3      	ldr	r3, [r4, #8]
 80110c6:	1b9b      	subs	r3, r3, r6
 80110c8:	60a3      	str	r3, [r4, #8]
 80110ca:	6823      	ldr	r3, [r4, #0]
 80110cc:	4433      	add	r3, r6
 80110ce:	6023      	str	r3, [r4, #0]
 80110d0:	2000      	movs	r0, #0
 80110d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110d6:	462a      	mov	r2, r5
 80110d8:	f000 fd7b 	bl	8011bd2 <_realloc_r>
 80110dc:	4606      	mov	r6, r0
 80110de:	2800      	cmp	r0, #0
 80110e0:	d1e0      	bne.n	80110a4 <__ssputs_r+0x5c>
 80110e2:	6921      	ldr	r1, [r4, #16]
 80110e4:	4650      	mov	r0, sl
 80110e6:	f7fe fbd1 	bl	800f88c <_free_r>
 80110ea:	230c      	movs	r3, #12
 80110ec:	f8ca 3000 	str.w	r3, [sl]
 80110f0:	89a3      	ldrh	r3, [r4, #12]
 80110f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80110f6:	81a3      	strh	r3, [r4, #12]
 80110f8:	f04f 30ff 	mov.w	r0, #4294967295
 80110fc:	e7e9      	b.n	80110d2 <__ssputs_r+0x8a>
	...

08011100 <_svfiprintf_r>:
 8011100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011104:	4698      	mov	r8, r3
 8011106:	898b      	ldrh	r3, [r1, #12]
 8011108:	061b      	lsls	r3, r3, #24
 801110a:	b09d      	sub	sp, #116	@ 0x74
 801110c:	4607      	mov	r7, r0
 801110e:	460d      	mov	r5, r1
 8011110:	4614      	mov	r4, r2
 8011112:	d510      	bpl.n	8011136 <_svfiprintf_r+0x36>
 8011114:	690b      	ldr	r3, [r1, #16]
 8011116:	b973      	cbnz	r3, 8011136 <_svfiprintf_r+0x36>
 8011118:	2140      	movs	r1, #64	@ 0x40
 801111a:	f7fe fc2b 	bl	800f974 <_malloc_r>
 801111e:	6028      	str	r0, [r5, #0]
 8011120:	6128      	str	r0, [r5, #16]
 8011122:	b930      	cbnz	r0, 8011132 <_svfiprintf_r+0x32>
 8011124:	230c      	movs	r3, #12
 8011126:	603b      	str	r3, [r7, #0]
 8011128:	f04f 30ff 	mov.w	r0, #4294967295
 801112c:	b01d      	add	sp, #116	@ 0x74
 801112e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011132:	2340      	movs	r3, #64	@ 0x40
 8011134:	616b      	str	r3, [r5, #20]
 8011136:	2300      	movs	r3, #0
 8011138:	9309      	str	r3, [sp, #36]	@ 0x24
 801113a:	2320      	movs	r3, #32
 801113c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011140:	f8cd 800c 	str.w	r8, [sp, #12]
 8011144:	2330      	movs	r3, #48	@ 0x30
 8011146:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80112e4 <_svfiprintf_r+0x1e4>
 801114a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801114e:	f04f 0901 	mov.w	r9, #1
 8011152:	4623      	mov	r3, r4
 8011154:	469a      	mov	sl, r3
 8011156:	f813 2b01 	ldrb.w	r2, [r3], #1
 801115a:	b10a      	cbz	r2, 8011160 <_svfiprintf_r+0x60>
 801115c:	2a25      	cmp	r2, #37	@ 0x25
 801115e:	d1f9      	bne.n	8011154 <_svfiprintf_r+0x54>
 8011160:	ebba 0b04 	subs.w	fp, sl, r4
 8011164:	d00b      	beq.n	801117e <_svfiprintf_r+0x7e>
 8011166:	465b      	mov	r3, fp
 8011168:	4622      	mov	r2, r4
 801116a:	4629      	mov	r1, r5
 801116c:	4638      	mov	r0, r7
 801116e:	f7ff ff6b 	bl	8011048 <__ssputs_r>
 8011172:	3001      	adds	r0, #1
 8011174:	f000 80a7 	beq.w	80112c6 <_svfiprintf_r+0x1c6>
 8011178:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801117a:	445a      	add	r2, fp
 801117c:	9209      	str	r2, [sp, #36]	@ 0x24
 801117e:	f89a 3000 	ldrb.w	r3, [sl]
 8011182:	2b00      	cmp	r3, #0
 8011184:	f000 809f 	beq.w	80112c6 <_svfiprintf_r+0x1c6>
 8011188:	2300      	movs	r3, #0
 801118a:	f04f 32ff 	mov.w	r2, #4294967295
 801118e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011192:	f10a 0a01 	add.w	sl, sl, #1
 8011196:	9304      	str	r3, [sp, #16]
 8011198:	9307      	str	r3, [sp, #28]
 801119a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801119e:	931a      	str	r3, [sp, #104]	@ 0x68
 80111a0:	4654      	mov	r4, sl
 80111a2:	2205      	movs	r2, #5
 80111a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111a8:	484e      	ldr	r0, [pc, #312]	@ (80112e4 <_svfiprintf_r+0x1e4>)
 80111aa:	f7ef f8a9 	bl	8000300 <memchr>
 80111ae:	9a04      	ldr	r2, [sp, #16]
 80111b0:	b9d8      	cbnz	r0, 80111ea <_svfiprintf_r+0xea>
 80111b2:	06d0      	lsls	r0, r2, #27
 80111b4:	bf44      	itt	mi
 80111b6:	2320      	movmi	r3, #32
 80111b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111bc:	0711      	lsls	r1, r2, #28
 80111be:	bf44      	itt	mi
 80111c0:	232b      	movmi	r3, #43	@ 0x2b
 80111c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111c6:	f89a 3000 	ldrb.w	r3, [sl]
 80111ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80111cc:	d015      	beq.n	80111fa <_svfiprintf_r+0xfa>
 80111ce:	9a07      	ldr	r2, [sp, #28]
 80111d0:	4654      	mov	r4, sl
 80111d2:	2000      	movs	r0, #0
 80111d4:	f04f 0c0a 	mov.w	ip, #10
 80111d8:	4621      	mov	r1, r4
 80111da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80111de:	3b30      	subs	r3, #48	@ 0x30
 80111e0:	2b09      	cmp	r3, #9
 80111e2:	d94b      	bls.n	801127c <_svfiprintf_r+0x17c>
 80111e4:	b1b0      	cbz	r0, 8011214 <_svfiprintf_r+0x114>
 80111e6:	9207      	str	r2, [sp, #28]
 80111e8:	e014      	b.n	8011214 <_svfiprintf_r+0x114>
 80111ea:	eba0 0308 	sub.w	r3, r0, r8
 80111ee:	fa09 f303 	lsl.w	r3, r9, r3
 80111f2:	4313      	orrs	r3, r2
 80111f4:	9304      	str	r3, [sp, #16]
 80111f6:	46a2      	mov	sl, r4
 80111f8:	e7d2      	b.n	80111a0 <_svfiprintf_r+0xa0>
 80111fa:	9b03      	ldr	r3, [sp, #12]
 80111fc:	1d19      	adds	r1, r3, #4
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	9103      	str	r1, [sp, #12]
 8011202:	2b00      	cmp	r3, #0
 8011204:	bfbb      	ittet	lt
 8011206:	425b      	neglt	r3, r3
 8011208:	f042 0202 	orrlt.w	r2, r2, #2
 801120c:	9307      	strge	r3, [sp, #28]
 801120e:	9307      	strlt	r3, [sp, #28]
 8011210:	bfb8      	it	lt
 8011212:	9204      	strlt	r2, [sp, #16]
 8011214:	7823      	ldrb	r3, [r4, #0]
 8011216:	2b2e      	cmp	r3, #46	@ 0x2e
 8011218:	d10a      	bne.n	8011230 <_svfiprintf_r+0x130>
 801121a:	7863      	ldrb	r3, [r4, #1]
 801121c:	2b2a      	cmp	r3, #42	@ 0x2a
 801121e:	d132      	bne.n	8011286 <_svfiprintf_r+0x186>
 8011220:	9b03      	ldr	r3, [sp, #12]
 8011222:	1d1a      	adds	r2, r3, #4
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	9203      	str	r2, [sp, #12]
 8011228:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801122c:	3402      	adds	r4, #2
 801122e:	9305      	str	r3, [sp, #20]
 8011230:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80112f4 <_svfiprintf_r+0x1f4>
 8011234:	7821      	ldrb	r1, [r4, #0]
 8011236:	2203      	movs	r2, #3
 8011238:	4650      	mov	r0, sl
 801123a:	f7ef f861 	bl	8000300 <memchr>
 801123e:	b138      	cbz	r0, 8011250 <_svfiprintf_r+0x150>
 8011240:	9b04      	ldr	r3, [sp, #16]
 8011242:	eba0 000a 	sub.w	r0, r0, sl
 8011246:	2240      	movs	r2, #64	@ 0x40
 8011248:	4082      	lsls	r2, r0
 801124a:	4313      	orrs	r3, r2
 801124c:	3401      	adds	r4, #1
 801124e:	9304      	str	r3, [sp, #16]
 8011250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011254:	4824      	ldr	r0, [pc, #144]	@ (80112e8 <_svfiprintf_r+0x1e8>)
 8011256:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801125a:	2206      	movs	r2, #6
 801125c:	f7ef f850 	bl	8000300 <memchr>
 8011260:	2800      	cmp	r0, #0
 8011262:	d036      	beq.n	80112d2 <_svfiprintf_r+0x1d2>
 8011264:	4b21      	ldr	r3, [pc, #132]	@ (80112ec <_svfiprintf_r+0x1ec>)
 8011266:	bb1b      	cbnz	r3, 80112b0 <_svfiprintf_r+0x1b0>
 8011268:	9b03      	ldr	r3, [sp, #12]
 801126a:	3307      	adds	r3, #7
 801126c:	f023 0307 	bic.w	r3, r3, #7
 8011270:	3308      	adds	r3, #8
 8011272:	9303      	str	r3, [sp, #12]
 8011274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011276:	4433      	add	r3, r6
 8011278:	9309      	str	r3, [sp, #36]	@ 0x24
 801127a:	e76a      	b.n	8011152 <_svfiprintf_r+0x52>
 801127c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011280:	460c      	mov	r4, r1
 8011282:	2001      	movs	r0, #1
 8011284:	e7a8      	b.n	80111d8 <_svfiprintf_r+0xd8>
 8011286:	2300      	movs	r3, #0
 8011288:	3401      	adds	r4, #1
 801128a:	9305      	str	r3, [sp, #20]
 801128c:	4619      	mov	r1, r3
 801128e:	f04f 0c0a 	mov.w	ip, #10
 8011292:	4620      	mov	r0, r4
 8011294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011298:	3a30      	subs	r2, #48	@ 0x30
 801129a:	2a09      	cmp	r2, #9
 801129c:	d903      	bls.n	80112a6 <_svfiprintf_r+0x1a6>
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d0c6      	beq.n	8011230 <_svfiprintf_r+0x130>
 80112a2:	9105      	str	r1, [sp, #20]
 80112a4:	e7c4      	b.n	8011230 <_svfiprintf_r+0x130>
 80112a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80112aa:	4604      	mov	r4, r0
 80112ac:	2301      	movs	r3, #1
 80112ae:	e7f0      	b.n	8011292 <_svfiprintf_r+0x192>
 80112b0:	ab03      	add	r3, sp, #12
 80112b2:	9300      	str	r3, [sp, #0]
 80112b4:	462a      	mov	r2, r5
 80112b6:	4b0e      	ldr	r3, [pc, #56]	@ (80112f0 <_svfiprintf_r+0x1f0>)
 80112b8:	a904      	add	r1, sp, #16
 80112ba:	4638      	mov	r0, r7
 80112bc:	f7fc fd38 	bl	800dd30 <_printf_float>
 80112c0:	1c42      	adds	r2, r0, #1
 80112c2:	4606      	mov	r6, r0
 80112c4:	d1d6      	bne.n	8011274 <_svfiprintf_r+0x174>
 80112c6:	89ab      	ldrh	r3, [r5, #12]
 80112c8:	065b      	lsls	r3, r3, #25
 80112ca:	f53f af2d 	bmi.w	8011128 <_svfiprintf_r+0x28>
 80112ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80112d0:	e72c      	b.n	801112c <_svfiprintf_r+0x2c>
 80112d2:	ab03      	add	r3, sp, #12
 80112d4:	9300      	str	r3, [sp, #0]
 80112d6:	462a      	mov	r2, r5
 80112d8:	4b05      	ldr	r3, [pc, #20]	@ (80112f0 <_svfiprintf_r+0x1f0>)
 80112da:	a904      	add	r1, sp, #16
 80112dc:	4638      	mov	r0, r7
 80112de:	f7fc ffaf 	bl	800e240 <_printf_i>
 80112e2:	e7ed      	b.n	80112c0 <_svfiprintf_r+0x1c0>
 80112e4:	080127a9 	.word	0x080127a9
 80112e8:	080127b3 	.word	0x080127b3
 80112ec:	0800dd31 	.word	0x0800dd31
 80112f0:	08011049 	.word	0x08011049
 80112f4:	080127af 	.word	0x080127af

080112f8 <__sflush_r>:
 80112f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011300:	0716      	lsls	r6, r2, #28
 8011302:	4605      	mov	r5, r0
 8011304:	460c      	mov	r4, r1
 8011306:	d454      	bmi.n	80113b2 <__sflush_r+0xba>
 8011308:	684b      	ldr	r3, [r1, #4]
 801130a:	2b00      	cmp	r3, #0
 801130c:	dc02      	bgt.n	8011314 <__sflush_r+0x1c>
 801130e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011310:	2b00      	cmp	r3, #0
 8011312:	dd48      	ble.n	80113a6 <__sflush_r+0xae>
 8011314:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011316:	2e00      	cmp	r6, #0
 8011318:	d045      	beq.n	80113a6 <__sflush_r+0xae>
 801131a:	2300      	movs	r3, #0
 801131c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011320:	682f      	ldr	r7, [r5, #0]
 8011322:	6a21      	ldr	r1, [r4, #32]
 8011324:	602b      	str	r3, [r5, #0]
 8011326:	d030      	beq.n	801138a <__sflush_r+0x92>
 8011328:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801132a:	89a3      	ldrh	r3, [r4, #12]
 801132c:	0759      	lsls	r1, r3, #29
 801132e:	d505      	bpl.n	801133c <__sflush_r+0x44>
 8011330:	6863      	ldr	r3, [r4, #4]
 8011332:	1ad2      	subs	r2, r2, r3
 8011334:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011336:	b10b      	cbz	r3, 801133c <__sflush_r+0x44>
 8011338:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801133a:	1ad2      	subs	r2, r2, r3
 801133c:	2300      	movs	r3, #0
 801133e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011340:	6a21      	ldr	r1, [r4, #32]
 8011342:	4628      	mov	r0, r5
 8011344:	47b0      	blx	r6
 8011346:	1c43      	adds	r3, r0, #1
 8011348:	89a3      	ldrh	r3, [r4, #12]
 801134a:	d106      	bne.n	801135a <__sflush_r+0x62>
 801134c:	6829      	ldr	r1, [r5, #0]
 801134e:	291d      	cmp	r1, #29
 8011350:	d82b      	bhi.n	80113aa <__sflush_r+0xb2>
 8011352:	4a2a      	ldr	r2, [pc, #168]	@ (80113fc <__sflush_r+0x104>)
 8011354:	40ca      	lsrs	r2, r1
 8011356:	07d6      	lsls	r6, r2, #31
 8011358:	d527      	bpl.n	80113aa <__sflush_r+0xb2>
 801135a:	2200      	movs	r2, #0
 801135c:	6062      	str	r2, [r4, #4]
 801135e:	04d9      	lsls	r1, r3, #19
 8011360:	6922      	ldr	r2, [r4, #16]
 8011362:	6022      	str	r2, [r4, #0]
 8011364:	d504      	bpl.n	8011370 <__sflush_r+0x78>
 8011366:	1c42      	adds	r2, r0, #1
 8011368:	d101      	bne.n	801136e <__sflush_r+0x76>
 801136a:	682b      	ldr	r3, [r5, #0]
 801136c:	b903      	cbnz	r3, 8011370 <__sflush_r+0x78>
 801136e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011372:	602f      	str	r7, [r5, #0]
 8011374:	b1b9      	cbz	r1, 80113a6 <__sflush_r+0xae>
 8011376:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801137a:	4299      	cmp	r1, r3
 801137c:	d002      	beq.n	8011384 <__sflush_r+0x8c>
 801137e:	4628      	mov	r0, r5
 8011380:	f7fe fa84 	bl	800f88c <_free_r>
 8011384:	2300      	movs	r3, #0
 8011386:	6363      	str	r3, [r4, #52]	@ 0x34
 8011388:	e00d      	b.n	80113a6 <__sflush_r+0xae>
 801138a:	2301      	movs	r3, #1
 801138c:	4628      	mov	r0, r5
 801138e:	47b0      	blx	r6
 8011390:	4602      	mov	r2, r0
 8011392:	1c50      	adds	r0, r2, #1
 8011394:	d1c9      	bne.n	801132a <__sflush_r+0x32>
 8011396:	682b      	ldr	r3, [r5, #0]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d0c6      	beq.n	801132a <__sflush_r+0x32>
 801139c:	2b1d      	cmp	r3, #29
 801139e:	d001      	beq.n	80113a4 <__sflush_r+0xac>
 80113a0:	2b16      	cmp	r3, #22
 80113a2:	d11e      	bne.n	80113e2 <__sflush_r+0xea>
 80113a4:	602f      	str	r7, [r5, #0]
 80113a6:	2000      	movs	r0, #0
 80113a8:	e022      	b.n	80113f0 <__sflush_r+0xf8>
 80113aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113ae:	b21b      	sxth	r3, r3
 80113b0:	e01b      	b.n	80113ea <__sflush_r+0xf2>
 80113b2:	690f      	ldr	r7, [r1, #16]
 80113b4:	2f00      	cmp	r7, #0
 80113b6:	d0f6      	beq.n	80113a6 <__sflush_r+0xae>
 80113b8:	0793      	lsls	r3, r2, #30
 80113ba:	680e      	ldr	r6, [r1, #0]
 80113bc:	bf08      	it	eq
 80113be:	694b      	ldreq	r3, [r1, #20]
 80113c0:	600f      	str	r7, [r1, #0]
 80113c2:	bf18      	it	ne
 80113c4:	2300      	movne	r3, #0
 80113c6:	eba6 0807 	sub.w	r8, r6, r7
 80113ca:	608b      	str	r3, [r1, #8]
 80113cc:	f1b8 0f00 	cmp.w	r8, #0
 80113d0:	dde9      	ble.n	80113a6 <__sflush_r+0xae>
 80113d2:	6a21      	ldr	r1, [r4, #32]
 80113d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80113d6:	4643      	mov	r3, r8
 80113d8:	463a      	mov	r2, r7
 80113da:	4628      	mov	r0, r5
 80113dc:	47b0      	blx	r6
 80113de:	2800      	cmp	r0, #0
 80113e0:	dc08      	bgt.n	80113f4 <__sflush_r+0xfc>
 80113e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113ea:	81a3      	strh	r3, [r4, #12]
 80113ec:	f04f 30ff 	mov.w	r0, #4294967295
 80113f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113f4:	4407      	add	r7, r0
 80113f6:	eba8 0800 	sub.w	r8, r8, r0
 80113fa:	e7e7      	b.n	80113cc <__sflush_r+0xd4>
 80113fc:	20400001 	.word	0x20400001

08011400 <_fflush_r>:
 8011400:	b538      	push	{r3, r4, r5, lr}
 8011402:	690b      	ldr	r3, [r1, #16]
 8011404:	4605      	mov	r5, r0
 8011406:	460c      	mov	r4, r1
 8011408:	b913      	cbnz	r3, 8011410 <_fflush_r+0x10>
 801140a:	2500      	movs	r5, #0
 801140c:	4628      	mov	r0, r5
 801140e:	bd38      	pop	{r3, r4, r5, pc}
 8011410:	b118      	cbz	r0, 801141a <_fflush_r+0x1a>
 8011412:	6a03      	ldr	r3, [r0, #32]
 8011414:	b90b      	cbnz	r3, 801141a <_fflush_r+0x1a>
 8011416:	f7fd fac3 	bl	800e9a0 <__sinit>
 801141a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d0f3      	beq.n	801140a <_fflush_r+0xa>
 8011422:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011424:	07d0      	lsls	r0, r2, #31
 8011426:	d404      	bmi.n	8011432 <_fflush_r+0x32>
 8011428:	0599      	lsls	r1, r3, #22
 801142a:	d402      	bmi.n	8011432 <_fflush_r+0x32>
 801142c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801142e:	f7fd fc2e 	bl	800ec8e <__retarget_lock_acquire_recursive>
 8011432:	4628      	mov	r0, r5
 8011434:	4621      	mov	r1, r4
 8011436:	f7ff ff5f 	bl	80112f8 <__sflush_r>
 801143a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801143c:	07da      	lsls	r2, r3, #31
 801143e:	4605      	mov	r5, r0
 8011440:	d4e4      	bmi.n	801140c <_fflush_r+0xc>
 8011442:	89a3      	ldrh	r3, [r4, #12]
 8011444:	059b      	lsls	r3, r3, #22
 8011446:	d4e1      	bmi.n	801140c <_fflush_r+0xc>
 8011448:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801144a:	f7fd fc21 	bl	800ec90 <__retarget_lock_release_recursive>
 801144e:	e7dd      	b.n	801140c <_fflush_r+0xc>

08011450 <memmove>:
 8011450:	4288      	cmp	r0, r1
 8011452:	b510      	push	{r4, lr}
 8011454:	eb01 0402 	add.w	r4, r1, r2
 8011458:	d902      	bls.n	8011460 <memmove+0x10>
 801145a:	4284      	cmp	r4, r0
 801145c:	4623      	mov	r3, r4
 801145e:	d807      	bhi.n	8011470 <memmove+0x20>
 8011460:	1e43      	subs	r3, r0, #1
 8011462:	42a1      	cmp	r1, r4
 8011464:	d008      	beq.n	8011478 <memmove+0x28>
 8011466:	f811 2b01 	ldrb.w	r2, [r1], #1
 801146a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801146e:	e7f8      	b.n	8011462 <memmove+0x12>
 8011470:	4402      	add	r2, r0
 8011472:	4601      	mov	r1, r0
 8011474:	428a      	cmp	r2, r1
 8011476:	d100      	bne.n	801147a <memmove+0x2a>
 8011478:	bd10      	pop	{r4, pc}
 801147a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801147e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011482:	e7f7      	b.n	8011474 <memmove+0x24>

08011484 <strncmp>:
 8011484:	b510      	push	{r4, lr}
 8011486:	b16a      	cbz	r2, 80114a4 <strncmp+0x20>
 8011488:	3901      	subs	r1, #1
 801148a:	1884      	adds	r4, r0, r2
 801148c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011490:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011494:	429a      	cmp	r2, r3
 8011496:	d103      	bne.n	80114a0 <strncmp+0x1c>
 8011498:	42a0      	cmp	r0, r4
 801149a:	d001      	beq.n	80114a0 <strncmp+0x1c>
 801149c:	2a00      	cmp	r2, #0
 801149e:	d1f5      	bne.n	801148c <strncmp+0x8>
 80114a0:	1ad0      	subs	r0, r2, r3
 80114a2:	bd10      	pop	{r4, pc}
 80114a4:	4610      	mov	r0, r2
 80114a6:	e7fc      	b.n	80114a2 <strncmp+0x1e>

080114a8 <_sbrk_r>:
 80114a8:	b538      	push	{r3, r4, r5, lr}
 80114aa:	4d06      	ldr	r5, [pc, #24]	@ (80114c4 <_sbrk_r+0x1c>)
 80114ac:	2300      	movs	r3, #0
 80114ae:	4604      	mov	r4, r0
 80114b0:	4608      	mov	r0, r1
 80114b2:	602b      	str	r3, [r5, #0]
 80114b4:	f7f1 fc10 	bl	8002cd8 <_sbrk>
 80114b8:	1c43      	adds	r3, r0, #1
 80114ba:	d102      	bne.n	80114c2 <_sbrk_r+0x1a>
 80114bc:	682b      	ldr	r3, [r5, #0]
 80114be:	b103      	cbz	r3, 80114c2 <_sbrk_r+0x1a>
 80114c0:	6023      	str	r3, [r4, #0]
 80114c2:	bd38      	pop	{r3, r4, r5, pc}
 80114c4:	240050ac 	.word	0x240050ac

080114c8 <nan>:
 80114c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80114d0 <nan+0x8>
 80114cc:	4770      	bx	lr
 80114ce:	bf00      	nop
 80114d0:	00000000 	.word	0x00000000
 80114d4:	7ff80000 	.word	0x7ff80000

080114d8 <__assert_func>:
 80114d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80114da:	4614      	mov	r4, r2
 80114dc:	461a      	mov	r2, r3
 80114de:	4b09      	ldr	r3, [pc, #36]	@ (8011504 <__assert_func+0x2c>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	4605      	mov	r5, r0
 80114e4:	68d8      	ldr	r0, [r3, #12]
 80114e6:	b14c      	cbz	r4, 80114fc <__assert_func+0x24>
 80114e8:	4b07      	ldr	r3, [pc, #28]	@ (8011508 <__assert_func+0x30>)
 80114ea:	9100      	str	r1, [sp, #0]
 80114ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80114f0:	4906      	ldr	r1, [pc, #24]	@ (801150c <__assert_func+0x34>)
 80114f2:	462b      	mov	r3, r5
 80114f4:	f000 fba8 	bl	8011c48 <fiprintf>
 80114f8:	f000 fbb8 	bl	8011c6c <abort>
 80114fc:	4b04      	ldr	r3, [pc, #16]	@ (8011510 <__assert_func+0x38>)
 80114fe:	461c      	mov	r4, r3
 8011500:	e7f3      	b.n	80114ea <__assert_func+0x12>
 8011502:	bf00      	nop
 8011504:	24000020 	.word	0x24000020
 8011508:	080127c2 	.word	0x080127c2
 801150c:	080127cf 	.word	0x080127cf
 8011510:	080127fd 	.word	0x080127fd

08011514 <_calloc_r>:
 8011514:	b570      	push	{r4, r5, r6, lr}
 8011516:	fba1 5402 	umull	r5, r4, r1, r2
 801151a:	b934      	cbnz	r4, 801152a <_calloc_r+0x16>
 801151c:	4629      	mov	r1, r5
 801151e:	f7fe fa29 	bl	800f974 <_malloc_r>
 8011522:	4606      	mov	r6, r0
 8011524:	b928      	cbnz	r0, 8011532 <_calloc_r+0x1e>
 8011526:	4630      	mov	r0, r6
 8011528:	bd70      	pop	{r4, r5, r6, pc}
 801152a:	220c      	movs	r2, #12
 801152c:	6002      	str	r2, [r0, #0]
 801152e:	2600      	movs	r6, #0
 8011530:	e7f9      	b.n	8011526 <_calloc_r+0x12>
 8011532:	462a      	mov	r2, r5
 8011534:	4621      	mov	r1, r4
 8011536:	f7fd face 	bl	800ead6 <memset>
 801153a:	e7f4      	b.n	8011526 <_calloc_r+0x12>

0801153c <rshift>:
 801153c:	6903      	ldr	r3, [r0, #16]
 801153e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011542:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011546:	ea4f 1261 	mov.w	r2, r1, asr #5
 801154a:	f100 0414 	add.w	r4, r0, #20
 801154e:	dd45      	ble.n	80115dc <rshift+0xa0>
 8011550:	f011 011f 	ands.w	r1, r1, #31
 8011554:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011558:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801155c:	d10c      	bne.n	8011578 <rshift+0x3c>
 801155e:	f100 0710 	add.w	r7, r0, #16
 8011562:	4629      	mov	r1, r5
 8011564:	42b1      	cmp	r1, r6
 8011566:	d334      	bcc.n	80115d2 <rshift+0x96>
 8011568:	1a9b      	subs	r3, r3, r2
 801156a:	009b      	lsls	r3, r3, #2
 801156c:	1eea      	subs	r2, r5, #3
 801156e:	4296      	cmp	r6, r2
 8011570:	bf38      	it	cc
 8011572:	2300      	movcc	r3, #0
 8011574:	4423      	add	r3, r4
 8011576:	e015      	b.n	80115a4 <rshift+0x68>
 8011578:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801157c:	f1c1 0820 	rsb	r8, r1, #32
 8011580:	40cf      	lsrs	r7, r1
 8011582:	f105 0e04 	add.w	lr, r5, #4
 8011586:	46a1      	mov	r9, r4
 8011588:	4576      	cmp	r6, lr
 801158a:	46f4      	mov	ip, lr
 801158c:	d815      	bhi.n	80115ba <rshift+0x7e>
 801158e:	1a9a      	subs	r2, r3, r2
 8011590:	0092      	lsls	r2, r2, #2
 8011592:	3a04      	subs	r2, #4
 8011594:	3501      	adds	r5, #1
 8011596:	42ae      	cmp	r6, r5
 8011598:	bf38      	it	cc
 801159a:	2200      	movcc	r2, #0
 801159c:	18a3      	adds	r3, r4, r2
 801159e:	50a7      	str	r7, [r4, r2]
 80115a0:	b107      	cbz	r7, 80115a4 <rshift+0x68>
 80115a2:	3304      	adds	r3, #4
 80115a4:	1b1a      	subs	r2, r3, r4
 80115a6:	42a3      	cmp	r3, r4
 80115a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80115ac:	bf08      	it	eq
 80115ae:	2300      	moveq	r3, #0
 80115b0:	6102      	str	r2, [r0, #16]
 80115b2:	bf08      	it	eq
 80115b4:	6143      	streq	r3, [r0, #20]
 80115b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80115ba:	f8dc c000 	ldr.w	ip, [ip]
 80115be:	fa0c fc08 	lsl.w	ip, ip, r8
 80115c2:	ea4c 0707 	orr.w	r7, ip, r7
 80115c6:	f849 7b04 	str.w	r7, [r9], #4
 80115ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80115ce:	40cf      	lsrs	r7, r1
 80115d0:	e7da      	b.n	8011588 <rshift+0x4c>
 80115d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80115d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80115da:	e7c3      	b.n	8011564 <rshift+0x28>
 80115dc:	4623      	mov	r3, r4
 80115de:	e7e1      	b.n	80115a4 <rshift+0x68>

080115e0 <__hexdig_fun>:
 80115e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80115e4:	2b09      	cmp	r3, #9
 80115e6:	d802      	bhi.n	80115ee <__hexdig_fun+0xe>
 80115e8:	3820      	subs	r0, #32
 80115ea:	b2c0      	uxtb	r0, r0
 80115ec:	4770      	bx	lr
 80115ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80115f2:	2b05      	cmp	r3, #5
 80115f4:	d801      	bhi.n	80115fa <__hexdig_fun+0x1a>
 80115f6:	3847      	subs	r0, #71	@ 0x47
 80115f8:	e7f7      	b.n	80115ea <__hexdig_fun+0xa>
 80115fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80115fe:	2b05      	cmp	r3, #5
 8011600:	d801      	bhi.n	8011606 <__hexdig_fun+0x26>
 8011602:	3827      	subs	r0, #39	@ 0x27
 8011604:	e7f1      	b.n	80115ea <__hexdig_fun+0xa>
 8011606:	2000      	movs	r0, #0
 8011608:	4770      	bx	lr
	...

0801160c <__gethex>:
 801160c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011610:	b085      	sub	sp, #20
 8011612:	468a      	mov	sl, r1
 8011614:	9302      	str	r3, [sp, #8]
 8011616:	680b      	ldr	r3, [r1, #0]
 8011618:	9001      	str	r0, [sp, #4]
 801161a:	4690      	mov	r8, r2
 801161c:	1c9c      	adds	r4, r3, #2
 801161e:	46a1      	mov	r9, r4
 8011620:	f814 0b01 	ldrb.w	r0, [r4], #1
 8011624:	2830      	cmp	r0, #48	@ 0x30
 8011626:	d0fa      	beq.n	801161e <__gethex+0x12>
 8011628:	eba9 0303 	sub.w	r3, r9, r3
 801162c:	f1a3 0b02 	sub.w	fp, r3, #2
 8011630:	f7ff ffd6 	bl	80115e0 <__hexdig_fun>
 8011634:	4605      	mov	r5, r0
 8011636:	2800      	cmp	r0, #0
 8011638:	d168      	bne.n	801170c <__gethex+0x100>
 801163a:	49a0      	ldr	r1, [pc, #640]	@ (80118bc <__gethex+0x2b0>)
 801163c:	2201      	movs	r2, #1
 801163e:	4648      	mov	r0, r9
 8011640:	f7ff ff20 	bl	8011484 <strncmp>
 8011644:	4607      	mov	r7, r0
 8011646:	2800      	cmp	r0, #0
 8011648:	d167      	bne.n	801171a <__gethex+0x10e>
 801164a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801164e:	4626      	mov	r6, r4
 8011650:	f7ff ffc6 	bl	80115e0 <__hexdig_fun>
 8011654:	2800      	cmp	r0, #0
 8011656:	d062      	beq.n	801171e <__gethex+0x112>
 8011658:	4623      	mov	r3, r4
 801165a:	7818      	ldrb	r0, [r3, #0]
 801165c:	2830      	cmp	r0, #48	@ 0x30
 801165e:	4699      	mov	r9, r3
 8011660:	f103 0301 	add.w	r3, r3, #1
 8011664:	d0f9      	beq.n	801165a <__gethex+0x4e>
 8011666:	f7ff ffbb 	bl	80115e0 <__hexdig_fun>
 801166a:	fab0 f580 	clz	r5, r0
 801166e:	096d      	lsrs	r5, r5, #5
 8011670:	f04f 0b01 	mov.w	fp, #1
 8011674:	464a      	mov	r2, r9
 8011676:	4616      	mov	r6, r2
 8011678:	3201      	adds	r2, #1
 801167a:	7830      	ldrb	r0, [r6, #0]
 801167c:	f7ff ffb0 	bl	80115e0 <__hexdig_fun>
 8011680:	2800      	cmp	r0, #0
 8011682:	d1f8      	bne.n	8011676 <__gethex+0x6a>
 8011684:	498d      	ldr	r1, [pc, #564]	@ (80118bc <__gethex+0x2b0>)
 8011686:	2201      	movs	r2, #1
 8011688:	4630      	mov	r0, r6
 801168a:	f7ff fefb 	bl	8011484 <strncmp>
 801168e:	2800      	cmp	r0, #0
 8011690:	d13f      	bne.n	8011712 <__gethex+0x106>
 8011692:	b944      	cbnz	r4, 80116a6 <__gethex+0x9a>
 8011694:	1c74      	adds	r4, r6, #1
 8011696:	4622      	mov	r2, r4
 8011698:	4616      	mov	r6, r2
 801169a:	3201      	adds	r2, #1
 801169c:	7830      	ldrb	r0, [r6, #0]
 801169e:	f7ff ff9f 	bl	80115e0 <__hexdig_fun>
 80116a2:	2800      	cmp	r0, #0
 80116a4:	d1f8      	bne.n	8011698 <__gethex+0x8c>
 80116a6:	1ba4      	subs	r4, r4, r6
 80116a8:	00a7      	lsls	r7, r4, #2
 80116aa:	7833      	ldrb	r3, [r6, #0]
 80116ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80116b0:	2b50      	cmp	r3, #80	@ 0x50
 80116b2:	d13e      	bne.n	8011732 <__gethex+0x126>
 80116b4:	7873      	ldrb	r3, [r6, #1]
 80116b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80116b8:	d033      	beq.n	8011722 <__gethex+0x116>
 80116ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80116bc:	d034      	beq.n	8011728 <__gethex+0x11c>
 80116be:	1c71      	adds	r1, r6, #1
 80116c0:	2400      	movs	r4, #0
 80116c2:	7808      	ldrb	r0, [r1, #0]
 80116c4:	f7ff ff8c 	bl	80115e0 <__hexdig_fun>
 80116c8:	1e43      	subs	r3, r0, #1
 80116ca:	b2db      	uxtb	r3, r3
 80116cc:	2b18      	cmp	r3, #24
 80116ce:	d830      	bhi.n	8011732 <__gethex+0x126>
 80116d0:	f1a0 0210 	sub.w	r2, r0, #16
 80116d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80116d8:	f7ff ff82 	bl	80115e0 <__hexdig_fun>
 80116dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80116e0:	fa5f fc8c 	uxtb.w	ip, ip
 80116e4:	f1bc 0f18 	cmp.w	ip, #24
 80116e8:	f04f 030a 	mov.w	r3, #10
 80116ec:	d91e      	bls.n	801172c <__gethex+0x120>
 80116ee:	b104      	cbz	r4, 80116f2 <__gethex+0xe6>
 80116f0:	4252      	negs	r2, r2
 80116f2:	4417      	add	r7, r2
 80116f4:	f8ca 1000 	str.w	r1, [sl]
 80116f8:	b1ed      	cbz	r5, 8011736 <__gethex+0x12a>
 80116fa:	f1bb 0f00 	cmp.w	fp, #0
 80116fe:	bf0c      	ite	eq
 8011700:	2506      	moveq	r5, #6
 8011702:	2500      	movne	r5, #0
 8011704:	4628      	mov	r0, r5
 8011706:	b005      	add	sp, #20
 8011708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801170c:	2500      	movs	r5, #0
 801170e:	462c      	mov	r4, r5
 8011710:	e7b0      	b.n	8011674 <__gethex+0x68>
 8011712:	2c00      	cmp	r4, #0
 8011714:	d1c7      	bne.n	80116a6 <__gethex+0x9a>
 8011716:	4627      	mov	r7, r4
 8011718:	e7c7      	b.n	80116aa <__gethex+0x9e>
 801171a:	464e      	mov	r6, r9
 801171c:	462f      	mov	r7, r5
 801171e:	2501      	movs	r5, #1
 8011720:	e7c3      	b.n	80116aa <__gethex+0x9e>
 8011722:	2400      	movs	r4, #0
 8011724:	1cb1      	adds	r1, r6, #2
 8011726:	e7cc      	b.n	80116c2 <__gethex+0xb6>
 8011728:	2401      	movs	r4, #1
 801172a:	e7fb      	b.n	8011724 <__gethex+0x118>
 801172c:	fb03 0002 	mla	r0, r3, r2, r0
 8011730:	e7ce      	b.n	80116d0 <__gethex+0xc4>
 8011732:	4631      	mov	r1, r6
 8011734:	e7de      	b.n	80116f4 <__gethex+0xe8>
 8011736:	eba6 0309 	sub.w	r3, r6, r9
 801173a:	3b01      	subs	r3, #1
 801173c:	4629      	mov	r1, r5
 801173e:	2b07      	cmp	r3, #7
 8011740:	dc0a      	bgt.n	8011758 <__gethex+0x14c>
 8011742:	9801      	ldr	r0, [sp, #4]
 8011744:	f7fe f9a2 	bl	800fa8c <_Balloc>
 8011748:	4604      	mov	r4, r0
 801174a:	b940      	cbnz	r0, 801175e <__gethex+0x152>
 801174c:	4b5c      	ldr	r3, [pc, #368]	@ (80118c0 <__gethex+0x2b4>)
 801174e:	4602      	mov	r2, r0
 8011750:	21e4      	movs	r1, #228	@ 0xe4
 8011752:	485c      	ldr	r0, [pc, #368]	@ (80118c4 <__gethex+0x2b8>)
 8011754:	f7ff fec0 	bl	80114d8 <__assert_func>
 8011758:	3101      	adds	r1, #1
 801175a:	105b      	asrs	r3, r3, #1
 801175c:	e7ef      	b.n	801173e <__gethex+0x132>
 801175e:	f100 0a14 	add.w	sl, r0, #20
 8011762:	2300      	movs	r3, #0
 8011764:	4655      	mov	r5, sl
 8011766:	469b      	mov	fp, r3
 8011768:	45b1      	cmp	r9, r6
 801176a:	d337      	bcc.n	80117dc <__gethex+0x1d0>
 801176c:	f845 bb04 	str.w	fp, [r5], #4
 8011770:	eba5 050a 	sub.w	r5, r5, sl
 8011774:	10ad      	asrs	r5, r5, #2
 8011776:	6125      	str	r5, [r4, #16]
 8011778:	4658      	mov	r0, fp
 801177a:	f7fe fa79 	bl	800fc70 <__hi0bits>
 801177e:	016d      	lsls	r5, r5, #5
 8011780:	f8d8 6000 	ldr.w	r6, [r8]
 8011784:	1a2d      	subs	r5, r5, r0
 8011786:	42b5      	cmp	r5, r6
 8011788:	dd54      	ble.n	8011834 <__gethex+0x228>
 801178a:	1bad      	subs	r5, r5, r6
 801178c:	4629      	mov	r1, r5
 801178e:	4620      	mov	r0, r4
 8011790:	f7fe fe02 	bl	8010398 <__any_on>
 8011794:	4681      	mov	r9, r0
 8011796:	b178      	cbz	r0, 80117b8 <__gethex+0x1ac>
 8011798:	1e6b      	subs	r3, r5, #1
 801179a:	1159      	asrs	r1, r3, #5
 801179c:	f003 021f 	and.w	r2, r3, #31
 80117a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80117a4:	f04f 0901 	mov.w	r9, #1
 80117a8:	fa09 f202 	lsl.w	r2, r9, r2
 80117ac:	420a      	tst	r2, r1
 80117ae:	d003      	beq.n	80117b8 <__gethex+0x1ac>
 80117b0:	454b      	cmp	r3, r9
 80117b2:	dc36      	bgt.n	8011822 <__gethex+0x216>
 80117b4:	f04f 0902 	mov.w	r9, #2
 80117b8:	4629      	mov	r1, r5
 80117ba:	4620      	mov	r0, r4
 80117bc:	f7ff febe 	bl	801153c <rshift>
 80117c0:	442f      	add	r7, r5
 80117c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117c6:	42bb      	cmp	r3, r7
 80117c8:	da42      	bge.n	8011850 <__gethex+0x244>
 80117ca:	9801      	ldr	r0, [sp, #4]
 80117cc:	4621      	mov	r1, r4
 80117ce:	f7fe f99d 	bl	800fb0c <_Bfree>
 80117d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80117d4:	2300      	movs	r3, #0
 80117d6:	6013      	str	r3, [r2, #0]
 80117d8:	25a3      	movs	r5, #163	@ 0xa3
 80117da:	e793      	b.n	8011704 <__gethex+0xf8>
 80117dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80117e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80117e2:	d012      	beq.n	801180a <__gethex+0x1fe>
 80117e4:	2b20      	cmp	r3, #32
 80117e6:	d104      	bne.n	80117f2 <__gethex+0x1e6>
 80117e8:	f845 bb04 	str.w	fp, [r5], #4
 80117ec:	f04f 0b00 	mov.w	fp, #0
 80117f0:	465b      	mov	r3, fp
 80117f2:	7830      	ldrb	r0, [r6, #0]
 80117f4:	9303      	str	r3, [sp, #12]
 80117f6:	f7ff fef3 	bl	80115e0 <__hexdig_fun>
 80117fa:	9b03      	ldr	r3, [sp, #12]
 80117fc:	f000 000f 	and.w	r0, r0, #15
 8011800:	4098      	lsls	r0, r3
 8011802:	ea4b 0b00 	orr.w	fp, fp, r0
 8011806:	3304      	adds	r3, #4
 8011808:	e7ae      	b.n	8011768 <__gethex+0x15c>
 801180a:	45b1      	cmp	r9, r6
 801180c:	d8ea      	bhi.n	80117e4 <__gethex+0x1d8>
 801180e:	492b      	ldr	r1, [pc, #172]	@ (80118bc <__gethex+0x2b0>)
 8011810:	9303      	str	r3, [sp, #12]
 8011812:	2201      	movs	r2, #1
 8011814:	4630      	mov	r0, r6
 8011816:	f7ff fe35 	bl	8011484 <strncmp>
 801181a:	9b03      	ldr	r3, [sp, #12]
 801181c:	2800      	cmp	r0, #0
 801181e:	d1e1      	bne.n	80117e4 <__gethex+0x1d8>
 8011820:	e7a2      	b.n	8011768 <__gethex+0x15c>
 8011822:	1ea9      	subs	r1, r5, #2
 8011824:	4620      	mov	r0, r4
 8011826:	f7fe fdb7 	bl	8010398 <__any_on>
 801182a:	2800      	cmp	r0, #0
 801182c:	d0c2      	beq.n	80117b4 <__gethex+0x1a8>
 801182e:	f04f 0903 	mov.w	r9, #3
 8011832:	e7c1      	b.n	80117b8 <__gethex+0x1ac>
 8011834:	da09      	bge.n	801184a <__gethex+0x23e>
 8011836:	1b75      	subs	r5, r6, r5
 8011838:	4621      	mov	r1, r4
 801183a:	9801      	ldr	r0, [sp, #4]
 801183c:	462a      	mov	r2, r5
 801183e:	f7fe fb75 	bl	800ff2c <__lshift>
 8011842:	1b7f      	subs	r7, r7, r5
 8011844:	4604      	mov	r4, r0
 8011846:	f100 0a14 	add.w	sl, r0, #20
 801184a:	f04f 0900 	mov.w	r9, #0
 801184e:	e7b8      	b.n	80117c2 <__gethex+0x1b6>
 8011850:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011854:	42bd      	cmp	r5, r7
 8011856:	dd6f      	ble.n	8011938 <__gethex+0x32c>
 8011858:	1bed      	subs	r5, r5, r7
 801185a:	42ae      	cmp	r6, r5
 801185c:	dc34      	bgt.n	80118c8 <__gethex+0x2bc>
 801185e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011862:	2b02      	cmp	r3, #2
 8011864:	d022      	beq.n	80118ac <__gethex+0x2a0>
 8011866:	2b03      	cmp	r3, #3
 8011868:	d024      	beq.n	80118b4 <__gethex+0x2a8>
 801186a:	2b01      	cmp	r3, #1
 801186c:	d115      	bne.n	801189a <__gethex+0x28e>
 801186e:	42ae      	cmp	r6, r5
 8011870:	d113      	bne.n	801189a <__gethex+0x28e>
 8011872:	2e01      	cmp	r6, #1
 8011874:	d10b      	bne.n	801188e <__gethex+0x282>
 8011876:	9a02      	ldr	r2, [sp, #8]
 8011878:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801187c:	6013      	str	r3, [r2, #0]
 801187e:	2301      	movs	r3, #1
 8011880:	6123      	str	r3, [r4, #16]
 8011882:	f8ca 3000 	str.w	r3, [sl]
 8011886:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011888:	2562      	movs	r5, #98	@ 0x62
 801188a:	601c      	str	r4, [r3, #0]
 801188c:	e73a      	b.n	8011704 <__gethex+0xf8>
 801188e:	1e71      	subs	r1, r6, #1
 8011890:	4620      	mov	r0, r4
 8011892:	f7fe fd81 	bl	8010398 <__any_on>
 8011896:	2800      	cmp	r0, #0
 8011898:	d1ed      	bne.n	8011876 <__gethex+0x26a>
 801189a:	9801      	ldr	r0, [sp, #4]
 801189c:	4621      	mov	r1, r4
 801189e:	f7fe f935 	bl	800fb0c <_Bfree>
 80118a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80118a4:	2300      	movs	r3, #0
 80118a6:	6013      	str	r3, [r2, #0]
 80118a8:	2550      	movs	r5, #80	@ 0x50
 80118aa:	e72b      	b.n	8011704 <__gethex+0xf8>
 80118ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d1f3      	bne.n	801189a <__gethex+0x28e>
 80118b2:	e7e0      	b.n	8011876 <__gethex+0x26a>
 80118b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d1dd      	bne.n	8011876 <__gethex+0x26a>
 80118ba:	e7ee      	b.n	801189a <__gethex+0x28e>
 80118bc:	080127a7 	.word	0x080127a7
 80118c0:	0801273d 	.word	0x0801273d
 80118c4:	080127fe 	.word	0x080127fe
 80118c8:	1e6f      	subs	r7, r5, #1
 80118ca:	f1b9 0f00 	cmp.w	r9, #0
 80118ce:	d130      	bne.n	8011932 <__gethex+0x326>
 80118d0:	b127      	cbz	r7, 80118dc <__gethex+0x2d0>
 80118d2:	4639      	mov	r1, r7
 80118d4:	4620      	mov	r0, r4
 80118d6:	f7fe fd5f 	bl	8010398 <__any_on>
 80118da:	4681      	mov	r9, r0
 80118dc:	117a      	asrs	r2, r7, #5
 80118de:	2301      	movs	r3, #1
 80118e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80118e4:	f007 071f 	and.w	r7, r7, #31
 80118e8:	40bb      	lsls	r3, r7
 80118ea:	4213      	tst	r3, r2
 80118ec:	4629      	mov	r1, r5
 80118ee:	4620      	mov	r0, r4
 80118f0:	bf18      	it	ne
 80118f2:	f049 0902 	orrne.w	r9, r9, #2
 80118f6:	f7ff fe21 	bl	801153c <rshift>
 80118fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80118fe:	1b76      	subs	r6, r6, r5
 8011900:	2502      	movs	r5, #2
 8011902:	f1b9 0f00 	cmp.w	r9, #0
 8011906:	d047      	beq.n	8011998 <__gethex+0x38c>
 8011908:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801190c:	2b02      	cmp	r3, #2
 801190e:	d015      	beq.n	801193c <__gethex+0x330>
 8011910:	2b03      	cmp	r3, #3
 8011912:	d017      	beq.n	8011944 <__gethex+0x338>
 8011914:	2b01      	cmp	r3, #1
 8011916:	d109      	bne.n	801192c <__gethex+0x320>
 8011918:	f019 0f02 	tst.w	r9, #2
 801191c:	d006      	beq.n	801192c <__gethex+0x320>
 801191e:	f8da 3000 	ldr.w	r3, [sl]
 8011922:	ea49 0903 	orr.w	r9, r9, r3
 8011926:	f019 0f01 	tst.w	r9, #1
 801192a:	d10e      	bne.n	801194a <__gethex+0x33e>
 801192c:	f045 0510 	orr.w	r5, r5, #16
 8011930:	e032      	b.n	8011998 <__gethex+0x38c>
 8011932:	f04f 0901 	mov.w	r9, #1
 8011936:	e7d1      	b.n	80118dc <__gethex+0x2d0>
 8011938:	2501      	movs	r5, #1
 801193a:	e7e2      	b.n	8011902 <__gethex+0x2f6>
 801193c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801193e:	f1c3 0301 	rsb	r3, r3, #1
 8011942:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011944:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011946:	2b00      	cmp	r3, #0
 8011948:	d0f0      	beq.n	801192c <__gethex+0x320>
 801194a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801194e:	f104 0314 	add.w	r3, r4, #20
 8011952:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011956:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801195a:	f04f 0c00 	mov.w	ip, #0
 801195e:	4618      	mov	r0, r3
 8011960:	f853 2b04 	ldr.w	r2, [r3], #4
 8011964:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011968:	d01b      	beq.n	80119a2 <__gethex+0x396>
 801196a:	3201      	adds	r2, #1
 801196c:	6002      	str	r2, [r0, #0]
 801196e:	2d02      	cmp	r5, #2
 8011970:	f104 0314 	add.w	r3, r4, #20
 8011974:	d13c      	bne.n	80119f0 <__gethex+0x3e4>
 8011976:	f8d8 2000 	ldr.w	r2, [r8]
 801197a:	3a01      	subs	r2, #1
 801197c:	42b2      	cmp	r2, r6
 801197e:	d109      	bne.n	8011994 <__gethex+0x388>
 8011980:	1171      	asrs	r1, r6, #5
 8011982:	2201      	movs	r2, #1
 8011984:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011988:	f006 061f 	and.w	r6, r6, #31
 801198c:	fa02 f606 	lsl.w	r6, r2, r6
 8011990:	421e      	tst	r6, r3
 8011992:	d13a      	bne.n	8011a0a <__gethex+0x3fe>
 8011994:	f045 0520 	orr.w	r5, r5, #32
 8011998:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801199a:	601c      	str	r4, [r3, #0]
 801199c:	9b02      	ldr	r3, [sp, #8]
 801199e:	601f      	str	r7, [r3, #0]
 80119a0:	e6b0      	b.n	8011704 <__gethex+0xf8>
 80119a2:	4299      	cmp	r1, r3
 80119a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80119a8:	d8d9      	bhi.n	801195e <__gethex+0x352>
 80119aa:	68a3      	ldr	r3, [r4, #8]
 80119ac:	459b      	cmp	fp, r3
 80119ae:	db17      	blt.n	80119e0 <__gethex+0x3d4>
 80119b0:	6861      	ldr	r1, [r4, #4]
 80119b2:	9801      	ldr	r0, [sp, #4]
 80119b4:	3101      	adds	r1, #1
 80119b6:	f7fe f869 	bl	800fa8c <_Balloc>
 80119ba:	4681      	mov	r9, r0
 80119bc:	b918      	cbnz	r0, 80119c6 <__gethex+0x3ba>
 80119be:	4b1a      	ldr	r3, [pc, #104]	@ (8011a28 <__gethex+0x41c>)
 80119c0:	4602      	mov	r2, r0
 80119c2:	2184      	movs	r1, #132	@ 0x84
 80119c4:	e6c5      	b.n	8011752 <__gethex+0x146>
 80119c6:	6922      	ldr	r2, [r4, #16]
 80119c8:	3202      	adds	r2, #2
 80119ca:	f104 010c 	add.w	r1, r4, #12
 80119ce:	0092      	lsls	r2, r2, #2
 80119d0:	300c      	adds	r0, #12
 80119d2:	f7fd f95e 	bl	800ec92 <memcpy>
 80119d6:	4621      	mov	r1, r4
 80119d8:	9801      	ldr	r0, [sp, #4]
 80119da:	f7fe f897 	bl	800fb0c <_Bfree>
 80119de:	464c      	mov	r4, r9
 80119e0:	6923      	ldr	r3, [r4, #16]
 80119e2:	1c5a      	adds	r2, r3, #1
 80119e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80119e8:	6122      	str	r2, [r4, #16]
 80119ea:	2201      	movs	r2, #1
 80119ec:	615a      	str	r2, [r3, #20]
 80119ee:	e7be      	b.n	801196e <__gethex+0x362>
 80119f0:	6922      	ldr	r2, [r4, #16]
 80119f2:	455a      	cmp	r2, fp
 80119f4:	dd0b      	ble.n	8011a0e <__gethex+0x402>
 80119f6:	2101      	movs	r1, #1
 80119f8:	4620      	mov	r0, r4
 80119fa:	f7ff fd9f 	bl	801153c <rshift>
 80119fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011a02:	3701      	adds	r7, #1
 8011a04:	42bb      	cmp	r3, r7
 8011a06:	f6ff aee0 	blt.w	80117ca <__gethex+0x1be>
 8011a0a:	2501      	movs	r5, #1
 8011a0c:	e7c2      	b.n	8011994 <__gethex+0x388>
 8011a0e:	f016 061f 	ands.w	r6, r6, #31
 8011a12:	d0fa      	beq.n	8011a0a <__gethex+0x3fe>
 8011a14:	4453      	add	r3, sl
 8011a16:	f1c6 0620 	rsb	r6, r6, #32
 8011a1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011a1e:	f7fe f927 	bl	800fc70 <__hi0bits>
 8011a22:	42b0      	cmp	r0, r6
 8011a24:	dbe7      	blt.n	80119f6 <__gethex+0x3ea>
 8011a26:	e7f0      	b.n	8011a0a <__gethex+0x3fe>
 8011a28:	0801273d 	.word	0x0801273d

08011a2c <L_shift>:
 8011a2c:	f1c2 0208 	rsb	r2, r2, #8
 8011a30:	0092      	lsls	r2, r2, #2
 8011a32:	b570      	push	{r4, r5, r6, lr}
 8011a34:	f1c2 0620 	rsb	r6, r2, #32
 8011a38:	6843      	ldr	r3, [r0, #4]
 8011a3a:	6804      	ldr	r4, [r0, #0]
 8011a3c:	fa03 f506 	lsl.w	r5, r3, r6
 8011a40:	432c      	orrs	r4, r5
 8011a42:	40d3      	lsrs	r3, r2
 8011a44:	6004      	str	r4, [r0, #0]
 8011a46:	f840 3f04 	str.w	r3, [r0, #4]!
 8011a4a:	4288      	cmp	r0, r1
 8011a4c:	d3f4      	bcc.n	8011a38 <L_shift+0xc>
 8011a4e:	bd70      	pop	{r4, r5, r6, pc}

08011a50 <__match>:
 8011a50:	b530      	push	{r4, r5, lr}
 8011a52:	6803      	ldr	r3, [r0, #0]
 8011a54:	3301      	adds	r3, #1
 8011a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a5a:	b914      	cbnz	r4, 8011a62 <__match+0x12>
 8011a5c:	6003      	str	r3, [r0, #0]
 8011a5e:	2001      	movs	r0, #1
 8011a60:	bd30      	pop	{r4, r5, pc}
 8011a62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011a6a:	2d19      	cmp	r5, #25
 8011a6c:	bf98      	it	ls
 8011a6e:	3220      	addls	r2, #32
 8011a70:	42a2      	cmp	r2, r4
 8011a72:	d0f0      	beq.n	8011a56 <__match+0x6>
 8011a74:	2000      	movs	r0, #0
 8011a76:	e7f3      	b.n	8011a60 <__match+0x10>

08011a78 <__hexnan>:
 8011a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a7c:	680b      	ldr	r3, [r1, #0]
 8011a7e:	6801      	ldr	r1, [r0, #0]
 8011a80:	115e      	asrs	r6, r3, #5
 8011a82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011a86:	f013 031f 	ands.w	r3, r3, #31
 8011a8a:	b087      	sub	sp, #28
 8011a8c:	bf18      	it	ne
 8011a8e:	3604      	addne	r6, #4
 8011a90:	2500      	movs	r5, #0
 8011a92:	1f37      	subs	r7, r6, #4
 8011a94:	4682      	mov	sl, r0
 8011a96:	4690      	mov	r8, r2
 8011a98:	9301      	str	r3, [sp, #4]
 8011a9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8011a9e:	46b9      	mov	r9, r7
 8011aa0:	463c      	mov	r4, r7
 8011aa2:	9502      	str	r5, [sp, #8]
 8011aa4:	46ab      	mov	fp, r5
 8011aa6:	784a      	ldrb	r2, [r1, #1]
 8011aa8:	1c4b      	adds	r3, r1, #1
 8011aaa:	9303      	str	r3, [sp, #12]
 8011aac:	b342      	cbz	r2, 8011b00 <__hexnan+0x88>
 8011aae:	4610      	mov	r0, r2
 8011ab0:	9105      	str	r1, [sp, #20]
 8011ab2:	9204      	str	r2, [sp, #16]
 8011ab4:	f7ff fd94 	bl	80115e0 <__hexdig_fun>
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	d151      	bne.n	8011b60 <__hexnan+0xe8>
 8011abc:	9a04      	ldr	r2, [sp, #16]
 8011abe:	9905      	ldr	r1, [sp, #20]
 8011ac0:	2a20      	cmp	r2, #32
 8011ac2:	d818      	bhi.n	8011af6 <__hexnan+0x7e>
 8011ac4:	9b02      	ldr	r3, [sp, #8]
 8011ac6:	459b      	cmp	fp, r3
 8011ac8:	dd13      	ble.n	8011af2 <__hexnan+0x7a>
 8011aca:	454c      	cmp	r4, r9
 8011acc:	d206      	bcs.n	8011adc <__hexnan+0x64>
 8011ace:	2d07      	cmp	r5, #7
 8011ad0:	dc04      	bgt.n	8011adc <__hexnan+0x64>
 8011ad2:	462a      	mov	r2, r5
 8011ad4:	4649      	mov	r1, r9
 8011ad6:	4620      	mov	r0, r4
 8011ad8:	f7ff ffa8 	bl	8011a2c <L_shift>
 8011adc:	4544      	cmp	r4, r8
 8011ade:	d952      	bls.n	8011b86 <__hexnan+0x10e>
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	f1a4 0904 	sub.w	r9, r4, #4
 8011ae6:	f844 3c04 	str.w	r3, [r4, #-4]
 8011aea:	f8cd b008 	str.w	fp, [sp, #8]
 8011aee:	464c      	mov	r4, r9
 8011af0:	461d      	mov	r5, r3
 8011af2:	9903      	ldr	r1, [sp, #12]
 8011af4:	e7d7      	b.n	8011aa6 <__hexnan+0x2e>
 8011af6:	2a29      	cmp	r2, #41	@ 0x29
 8011af8:	d157      	bne.n	8011baa <__hexnan+0x132>
 8011afa:	3102      	adds	r1, #2
 8011afc:	f8ca 1000 	str.w	r1, [sl]
 8011b00:	f1bb 0f00 	cmp.w	fp, #0
 8011b04:	d051      	beq.n	8011baa <__hexnan+0x132>
 8011b06:	454c      	cmp	r4, r9
 8011b08:	d206      	bcs.n	8011b18 <__hexnan+0xa0>
 8011b0a:	2d07      	cmp	r5, #7
 8011b0c:	dc04      	bgt.n	8011b18 <__hexnan+0xa0>
 8011b0e:	462a      	mov	r2, r5
 8011b10:	4649      	mov	r1, r9
 8011b12:	4620      	mov	r0, r4
 8011b14:	f7ff ff8a 	bl	8011a2c <L_shift>
 8011b18:	4544      	cmp	r4, r8
 8011b1a:	d936      	bls.n	8011b8a <__hexnan+0x112>
 8011b1c:	f1a8 0204 	sub.w	r2, r8, #4
 8011b20:	4623      	mov	r3, r4
 8011b22:	f853 1b04 	ldr.w	r1, [r3], #4
 8011b26:	f842 1f04 	str.w	r1, [r2, #4]!
 8011b2a:	429f      	cmp	r7, r3
 8011b2c:	d2f9      	bcs.n	8011b22 <__hexnan+0xaa>
 8011b2e:	1b3b      	subs	r3, r7, r4
 8011b30:	f023 0303 	bic.w	r3, r3, #3
 8011b34:	3304      	adds	r3, #4
 8011b36:	3401      	adds	r4, #1
 8011b38:	3e03      	subs	r6, #3
 8011b3a:	42b4      	cmp	r4, r6
 8011b3c:	bf88      	it	hi
 8011b3e:	2304      	movhi	r3, #4
 8011b40:	4443      	add	r3, r8
 8011b42:	2200      	movs	r2, #0
 8011b44:	f843 2b04 	str.w	r2, [r3], #4
 8011b48:	429f      	cmp	r7, r3
 8011b4a:	d2fb      	bcs.n	8011b44 <__hexnan+0xcc>
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	b91b      	cbnz	r3, 8011b58 <__hexnan+0xe0>
 8011b50:	4547      	cmp	r7, r8
 8011b52:	d128      	bne.n	8011ba6 <__hexnan+0x12e>
 8011b54:	2301      	movs	r3, #1
 8011b56:	603b      	str	r3, [r7, #0]
 8011b58:	2005      	movs	r0, #5
 8011b5a:	b007      	add	sp, #28
 8011b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b60:	3501      	adds	r5, #1
 8011b62:	2d08      	cmp	r5, #8
 8011b64:	f10b 0b01 	add.w	fp, fp, #1
 8011b68:	dd06      	ble.n	8011b78 <__hexnan+0x100>
 8011b6a:	4544      	cmp	r4, r8
 8011b6c:	d9c1      	bls.n	8011af2 <__hexnan+0x7a>
 8011b6e:	2300      	movs	r3, #0
 8011b70:	f844 3c04 	str.w	r3, [r4, #-4]
 8011b74:	2501      	movs	r5, #1
 8011b76:	3c04      	subs	r4, #4
 8011b78:	6822      	ldr	r2, [r4, #0]
 8011b7a:	f000 000f 	and.w	r0, r0, #15
 8011b7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011b82:	6020      	str	r0, [r4, #0]
 8011b84:	e7b5      	b.n	8011af2 <__hexnan+0x7a>
 8011b86:	2508      	movs	r5, #8
 8011b88:	e7b3      	b.n	8011af2 <__hexnan+0x7a>
 8011b8a:	9b01      	ldr	r3, [sp, #4]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d0dd      	beq.n	8011b4c <__hexnan+0xd4>
 8011b90:	f1c3 0320 	rsb	r3, r3, #32
 8011b94:	f04f 32ff 	mov.w	r2, #4294967295
 8011b98:	40da      	lsrs	r2, r3
 8011b9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011b9e:	4013      	ands	r3, r2
 8011ba0:	f846 3c04 	str.w	r3, [r6, #-4]
 8011ba4:	e7d2      	b.n	8011b4c <__hexnan+0xd4>
 8011ba6:	3f04      	subs	r7, #4
 8011ba8:	e7d0      	b.n	8011b4c <__hexnan+0xd4>
 8011baa:	2004      	movs	r0, #4
 8011bac:	e7d5      	b.n	8011b5a <__hexnan+0xe2>

08011bae <__ascii_mbtowc>:
 8011bae:	b082      	sub	sp, #8
 8011bb0:	b901      	cbnz	r1, 8011bb4 <__ascii_mbtowc+0x6>
 8011bb2:	a901      	add	r1, sp, #4
 8011bb4:	b142      	cbz	r2, 8011bc8 <__ascii_mbtowc+0x1a>
 8011bb6:	b14b      	cbz	r3, 8011bcc <__ascii_mbtowc+0x1e>
 8011bb8:	7813      	ldrb	r3, [r2, #0]
 8011bba:	600b      	str	r3, [r1, #0]
 8011bbc:	7812      	ldrb	r2, [r2, #0]
 8011bbe:	1e10      	subs	r0, r2, #0
 8011bc0:	bf18      	it	ne
 8011bc2:	2001      	movne	r0, #1
 8011bc4:	b002      	add	sp, #8
 8011bc6:	4770      	bx	lr
 8011bc8:	4610      	mov	r0, r2
 8011bca:	e7fb      	b.n	8011bc4 <__ascii_mbtowc+0x16>
 8011bcc:	f06f 0001 	mvn.w	r0, #1
 8011bd0:	e7f8      	b.n	8011bc4 <__ascii_mbtowc+0x16>

08011bd2 <_realloc_r>:
 8011bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bd6:	4607      	mov	r7, r0
 8011bd8:	4614      	mov	r4, r2
 8011bda:	460d      	mov	r5, r1
 8011bdc:	b921      	cbnz	r1, 8011be8 <_realloc_r+0x16>
 8011bde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011be2:	4611      	mov	r1, r2
 8011be4:	f7fd bec6 	b.w	800f974 <_malloc_r>
 8011be8:	b92a      	cbnz	r2, 8011bf6 <_realloc_r+0x24>
 8011bea:	f7fd fe4f 	bl	800f88c <_free_r>
 8011bee:	4625      	mov	r5, r4
 8011bf0:	4628      	mov	r0, r5
 8011bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bf6:	f000 f840 	bl	8011c7a <_malloc_usable_size_r>
 8011bfa:	4284      	cmp	r4, r0
 8011bfc:	4606      	mov	r6, r0
 8011bfe:	d802      	bhi.n	8011c06 <_realloc_r+0x34>
 8011c00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011c04:	d8f4      	bhi.n	8011bf0 <_realloc_r+0x1e>
 8011c06:	4621      	mov	r1, r4
 8011c08:	4638      	mov	r0, r7
 8011c0a:	f7fd feb3 	bl	800f974 <_malloc_r>
 8011c0e:	4680      	mov	r8, r0
 8011c10:	b908      	cbnz	r0, 8011c16 <_realloc_r+0x44>
 8011c12:	4645      	mov	r5, r8
 8011c14:	e7ec      	b.n	8011bf0 <_realloc_r+0x1e>
 8011c16:	42b4      	cmp	r4, r6
 8011c18:	4622      	mov	r2, r4
 8011c1a:	4629      	mov	r1, r5
 8011c1c:	bf28      	it	cs
 8011c1e:	4632      	movcs	r2, r6
 8011c20:	f7fd f837 	bl	800ec92 <memcpy>
 8011c24:	4629      	mov	r1, r5
 8011c26:	4638      	mov	r0, r7
 8011c28:	f7fd fe30 	bl	800f88c <_free_r>
 8011c2c:	e7f1      	b.n	8011c12 <_realloc_r+0x40>

08011c2e <__ascii_wctomb>:
 8011c2e:	4603      	mov	r3, r0
 8011c30:	4608      	mov	r0, r1
 8011c32:	b141      	cbz	r1, 8011c46 <__ascii_wctomb+0x18>
 8011c34:	2aff      	cmp	r2, #255	@ 0xff
 8011c36:	d904      	bls.n	8011c42 <__ascii_wctomb+0x14>
 8011c38:	228a      	movs	r2, #138	@ 0x8a
 8011c3a:	601a      	str	r2, [r3, #0]
 8011c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c40:	4770      	bx	lr
 8011c42:	700a      	strb	r2, [r1, #0]
 8011c44:	2001      	movs	r0, #1
 8011c46:	4770      	bx	lr

08011c48 <fiprintf>:
 8011c48:	b40e      	push	{r1, r2, r3}
 8011c4a:	b503      	push	{r0, r1, lr}
 8011c4c:	4601      	mov	r1, r0
 8011c4e:	ab03      	add	r3, sp, #12
 8011c50:	4805      	ldr	r0, [pc, #20]	@ (8011c68 <fiprintf+0x20>)
 8011c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c56:	6800      	ldr	r0, [r0, #0]
 8011c58:	9301      	str	r3, [sp, #4]
 8011c5a:	f000 f83f 	bl	8011cdc <_vfiprintf_r>
 8011c5e:	b002      	add	sp, #8
 8011c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c64:	b003      	add	sp, #12
 8011c66:	4770      	bx	lr
 8011c68:	24000020 	.word	0x24000020

08011c6c <abort>:
 8011c6c:	b508      	push	{r3, lr}
 8011c6e:	2006      	movs	r0, #6
 8011c70:	f000 fa08 	bl	8012084 <raise>
 8011c74:	2001      	movs	r0, #1
 8011c76:	f7f0 ffb7 	bl	8002be8 <_exit>

08011c7a <_malloc_usable_size_r>:
 8011c7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c7e:	1f18      	subs	r0, r3, #4
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	bfbc      	itt	lt
 8011c84:	580b      	ldrlt	r3, [r1, r0]
 8011c86:	18c0      	addlt	r0, r0, r3
 8011c88:	4770      	bx	lr

08011c8a <__sfputc_r>:
 8011c8a:	6893      	ldr	r3, [r2, #8]
 8011c8c:	3b01      	subs	r3, #1
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	b410      	push	{r4}
 8011c92:	6093      	str	r3, [r2, #8]
 8011c94:	da08      	bge.n	8011ca8 <__sfputc_r+0x1e>
 8011c96:	6994      	ldr	r4, [r2, #24]
 8011c98:	42a3      	cmp	r3, r4
 8011c9a:	db01      	blt.n	8011ca0 <__sfputc_r+0x16>
 8011c9c:	290a      	cmp	r1, #10
 8011c9e:	d103      	bne.n	8011ca8 <__sfputc_r+0x1e>
 8011ca0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011ca4:	f000 b932 	b.w	8011f0c <__swbuf_r>
 8011ca8:	6813      	ldr	r3, [r2, #0]
 8011caa:	1c58      	adds	r0, r3, #1
 8011cac:	6010      	str	r0, [r2, #0]
 8011cae:	7019      	strb	r1, [r3, #0]
 8011cb0:	4608      	mov	r0, r1
 8011cb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011cb6:	4770      	bx	lr

08011cb8 <__sfputs_r>:
 8011cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cba:	4606      	mov	r6, r0
 8011cbc:	460f      	mov	r7, r1
 8011cbe:	4614      	mov	r4, r2
 8011cc0:	18d5      	adds	r5, r2, r3
 8011cc2:	42ac      	cmp	r4, r5
 8011cc4:	d101      	bne.n	8011cca <__sfputs_r+0x12>
 8011cc6:	2000      	movs	r0, #0
 8011cc8:	e007      	b.n	8011cda <__sfputs_r+0x22>
 8011cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cce:	463a      	mov	r2, r7
 8011cd0:	4630      	mov	r0, r6
 8011cd2:	f7ff ffda 	bl	8011c8a <__sfputc_r>
 8011cd6:	1c43      	adds	r3, r0, #1
 8011cd8:	d1f3      	bne.n	8011cc2 <__sfputs_r+0xa>
 8011cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011cdc <_vfiprintf_r>:
 8011cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ce0:	460d      	mov	r5, r1
 8011ce2:	b09d      	sub	sp, #116	@ 0x74
 8011ce4:	4614      	mov	r4, r2
 8011ce6:	4698      	mov	r8, r3
 8011ce8:	4606      	mov	r6, r0
 8011cea:	b118      	cbz	r0, 8011cf4 <_vfiprintf_r+0x18>
 8011cec:	6a03      	ldr	r3, [r0, #32]
 8011cee:	b90b      	cbnz	r3, 8011cf4 <_vfiprintf_r+0x18>
 8011cf0:	f7fc fe56 	bl	800e9a0 <__sinit>
 8011cf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011cf6:	07d9      	lsls	r1, r3, #31
 8011cf8:	d405      	bmi.n	8011d06 <_vfiprintf_r+0x2a>
 8011cfa:	89ab      	ldrh	r3, [r5, #12]
 8011cfc:	059a      	lsls	r2, r3, #22
 8011cfe:	d402      	bmi.n	8011d06 <_vfiprintf_r+0x2a>
 8011d00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d02:	f7fc ffc4 	bl	800ec8e <__retarget_lock_acquire_recursive>
 8011d06:	89ab      	ldrh	r3, [r5, #12]
 8011d08:	071b      	lsls	r3, r3, #28
 8011d0a:	d501      	bpl.n	8011d10 <_vfiprintf_r+0x34>
 8011d0c:	692b      	ldr	r3, [r5, #16]
 8011d0e:	b99b      	cbnz	r3, 8011d38 <_vfiprintf_r+0x5c>
 8011d10:	4629      	mov	r1, r5
 8011d12:	4630      	mov	r0, r6
 8011d14:	f000 f938 	bl	8011f88 <__swsetup_r>
 8011d18:	b170      	cbz	r0, 8011d38 <_vfiprintf_r+0x5c>
 8011d1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011d1c:	07dc      	lsls	r4, r3, #31
 8011d1e:	d504      	bpl.n	8011d2a <_vfiprintf_r+0x4e>
 8011d20:	f04f 30ff 	mov.w	r0, #4294967295
 8011d24:	b01d      	add	sp, #116	@ 0x74
 8011d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d2a:	89ab      	ldrh	r3, [r5, #12]
 8011d2c:	0598      	lsls	r0, r3, #22
 8011d2e:	d4f7      	bmi.n	8011d20 <_vfiprintf_r+0x44>
 8011d30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011d32:	f7fc ffad 	bl	800ec90 <__retarget_lock_release_recursive>
 8011d36:	e7f3      	b.n	8011d20 <_vfiprintf_r+0x44>
 8011d38:	2300      	movs	r3, #0
 8011d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011d3c:	2320      	movs	r3, #32
 8011d3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011d42:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d46:	2330      	movs	r3, #48	@ 0x30
 8011d48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011ef8 <_vfiprintf_r+0x21c>
 8011d4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011d50:	f04f 0901 	mov.w	r9, #1
 8011d54:	4623      	mov	r3, r4
 8011d56:	469a      	mov	sl, r3
 8011d58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d5c:	b10a      	cbz	r2, 8011d62 <_vfiprintf_r+0x86>
 8011d5e:	2a25      	cmp	r2, #37	@ 0x25
 8011d60:	d1f9      	bne.n	8011d56 <_vfiprintf_r+0x7a>
 8011d62:	ebba 0b04 	subs.w	fp, sl, r4
 8011d66:	d00b      	beq.n	8011d80 <_vfiprintf_r+0xa4>
 8011d68:	465b      	mov	r3, fp
 8011d6a:	4622      	mov	r2, r4
 8011d6c:	4629      	mov	r1, r5
 8011d6e:	4630      	mov	r0, r6
 8011d70:	f7ff ffa2 	bl	8011cb8 <__sfputs_r>
 8011d74:	3001      	adds	r0, #1
 8011d76:	f000 80a7 	beq.w	8011ec8 <_vfiprintf_r+0x1ec>
 8011d7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d7c:	445a      	add	r2, fp
 8011d7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8011d80:	f89a 3000 	ldrb.w	r3, [sl]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	f000 809f 	beq.w	8011ec8 <_vfiprintf_r+0x1ec>
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8011d90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d94:	f10a 0a01 	add.w	sl, sl, #1
 8011d98:	9304      	str	r3, [sp, #16]
 8011d9a:	9307      	str	r3, [sp, #28]
 8011d9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011da0:	931a      	str	r3, [sp, #104]	@ 0x68
 8011da2:	4654      	mov	r4, sl
 8011da4:	2205      	movs	r2, #5
 8011da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011daa:	4853      	ldr	r0, [pc, #332]	@ (8011ef8 <_vfiprintf_r+0x21c>)
 8011dac:	f7ee faa8 	bl	8000300 <memchr>
 8011db0:	9a04      	ldr	r2, [sp, #16]
 8011db2:	b9d8      	cbnz	r0, 8011dec <_vfiprintf_r+0x110>
 8011db4:	06d1      	lsls	r1, r2, #27
 8011db6:	bf44      	itt	mi
 8011db8:	2320      	movmi	r3, #32
 8011dba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011dbe:	0713      	lsls	r3, r2, #28
 8011dc0:	bf44      	itt	mi
 8011dc2:	232b      	movmi	r3, #43	@ 0x2b
 8011dc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011dc8:	f89a 3000 	ldrb.w	r3, [sl]
 8011dcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8011dce:	d015      	beq.n	8011dfc <_vfiprintf_r+0x120>
 8011dd0:	9a07      	ldr	r2, [sp, #28]
 8011dd2:	4654      	mov	r4, sl
 8011dd4:	2000      	movs	r0, #0
 8011dd6:	f04f 0c0a 	mov.w	ip, #10
 8011dda:	4621      	mov	r1, r4
 8011ddc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011de0:	3b30      	subs	r3, #48	@ 0x30
 8011de2:	2b09      	cmp	r3, #9
 8011de4:	d94b      	bls.n	8011e7e <_vfiprintf_r+0x1a2>
 8011de6:	b1b0      	cbz	r0, 8011e16 <_vfiprintf_r+0x13a>
 8011de8:	9207      	str	r2, [sp, #28]
 8011dea:	e014      	b.n	8011e16 <_vfiprintf_r+0x13a>
 8011dec:	eba0 0308 	sub.w	r3, r0, r8
 8011df0:	fa09 f303 	lsl.w	r3, r9, r3
 8011df4:	4313      	orrs	r3, r2
 8011df6:	9304      	str	r3, [sp, #16]
 8011df8:	46a2      	mov	sl, r4
 8011dfa:	e7d2      	b.n	8011da2 <_vfiprintf_r+0xc6>
 8011dfc:	9b03      	ldr	r3, [sp, #12]
 8011dfe:	1d19      	adds	r1, r3, #4
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	9103      	str	r1, [sp, #12]
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	bfbb      	ittet	lt
 8011e08:	425b      	neglt	r3, r3
 8011e0a:	f042 0202 	orrlt.w	r2, r2, #2
 8011e0e:	9307      	strge	r3, [sp, #28]
 8011e10:	9307      	strlt	r3, [sp, #28]
 8011e12:	bfb8      	it	lt
 8011e14:	9204      	strlt	r2, [sp, #16]
 8011e16:	7823      	ldrb	r3, [r4, #0]
 8011e18:	2b2e      	cmp	r3, #46	@ 0x2e
 8011e1a:	d10a      	bne.n	8011e32 <_vfiprintf_r+0x156>
 8011e1c:	7863      	ldrb	r3, [r4, #1]
 8011e1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011e20:	d132      	bne.n	8011e88 <_vfiprintf_r+0x1ac>
 8011e22:	9b03      	ldr	r3, [sp, #12]
 8011e24:	1d1a      	adds	r2, r3, #4
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	9203      	str	r2, [sp, #12]
 8011e2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011e2e:	3402      	adds	r4, #2
 8011e30:	9305      	str	r3, [sp, #20]
 8011e32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011f08 <_vfiprintf_r+0x22c>
 8011e36:	7821      	ldrb	r1, [r4, #0]
 8011e38:	2203      	movs	r2, #3
 8011e3a:	4650      	mov	r0, sl
 8011e3c:	f7ee fa60 	bl	8000300 <memchr>
 8011e40:	b138      	cbz	r0, 8011e52 <_vfiprintf_r+0x176>
 8011e42:	9b04      	ldr	r3, [sp, #16]
 8011e44:	eba0 000a 	sub.w	r0, r0, sl
 8011e48:	2240      	movs	r2, #64	@ 0x40
 8011e4a:	4082      	lsls	r2, r0
 8011e4c:	4313      	orrs	r3, r2
 8011e4e:	3401      	adds	r4, #1
 8011e50:	9304      	str	r3, [sp, #16]
 8011e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e56:	4829      	ldr	r0, [pc, #164]	@ (8011efc <_vfiprintf_r+0x220>)
 8011e58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011e5c:	2206      	movs	r2, #6
 8011e5e:	f7ee fa4f 	bl	8000300 <memchr>
 8011e62:	2800      	cmp	r0, #0
 8011e64:	d03f      	beq.n	8011ee6 <_vfiprintf_r+0x20a>
 8011e66:	4b26      	ldr	r3, [pc, #152]	@ (8011f00 <_vfiprintf_r+0x224>)
 8011e68:	bb1b      	cbnz	r3, 8011eb2 <_vfiprintf_r+0x1d6>
 8011e6a:	9b03      	ldr	r3, [sp, #12]
 8011e6c:	3307      	adds	r3, #7
 8011e6e:	f023 0307 	bic.w	r3, r3, #7
 8011e72:	3308      	adds	r3, #8
 8011e74:	9303      	str	r3, [sp, #12]
 8011e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e78:	443b      	add	r3, r7
 8011e7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e7c:	e76a      	b.n	8011d54 <_vfiprintf_r+0x78>
 8011e7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e82:	460c      	mov	r4, r1
 8011e84:	2001      	movs	r0, #1
 8011e86:	e7a8      	b.n	8011dda <_vfiprintf_r+0xfe>
 8011e88:	2300      	movs	r3, #0
 8011e8a:	3401      	adds	r4, #1
 8011e8c:	9305      	str	r3, [sp, #20]
 8011e8e:	4619      	mov	r1, r3
 8011e90:	f04f 0c0a 	mov.w	ip, #10
 8011e94:	4620      	mov	r0, r4
 8011e96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e9a:	3a30      	subs	r2, #48	@ 0x30
 8011e9c:	2a09      	cmp	r2, #9
 8011e9e:	d903      	bls.n	8011ea8 <_vfiprintf_r+0x1cc>
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d0c6      	beq.n	8011e32 <_vfiprintf_r+0x156>
 8011ea4:	9105      	str	r1, [sp, #20]
 8011ea6:	e7c4      	b.n	8011e32 <_vfiprintf_r+0x156>
 8011ea8:	fb0c 2101 	mla	r1, ip, r1, r2
 8011eac:	4604      	mov	r4, r0
 8011eae:	2301      	movs	r3, #1
 8011eb0:	e7f0      	b.n	8011e94 <_vfiprintf_r+0x1b8>
 8011eb2:	ab03      	add	r3, sp, #12
 8011eb4:	9300      	str	r3, [sp, #0]
 8011eb6:	462a      	mov	r2, r5
 8011eb8:	4b12      	ldr	r3, [pc, #72]	@ (8011f04 <_vfiprintf_r+0x228>)
 8011eba:	a904      	add	r1, sp, #16
 8011ebc:	4630      	mov	r0, r6
 8011ebe:	f7fb ff37 	bl	800dd30 <_printf_float>
 8011ec2:	4607      	mov	r7, r0
 8011ec4:	1c78      	adds	r0, r7, #1
 8011ec6:	d1d6      	bne.n	8011e76 <_vfiprintf_r+0x19a>
 8011ec8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011eca:	07d9      	lsls	r1, r3, #31
 8011ecc:	d405      	bmi.n	8011eda <_vfiprintf_r+0x1fe>
 8011ece:	89ab      	ldrh	r3, [r5, #12]
 8011ed0:	059a      	lsls	r2, r3, #22
 8011ed2:	d402      	bmi.n	8011eda <_vfiprintf_r+0x1fe>
 8011ed4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ed6:	f7fc fedb 	bl	800ec90 <__retarget_lock_release_recursive>
 8011eda:	89ab      	ldrh	r3, [r5, #12]
 8011edc:	065b      	lsls	r3, r3, #25
 8011ede:	f53f af1f 	bmi.w	8011d20 <_vfiprintf_r+0x44>
 8011ee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011ee4:	e71e      	b.n	8011d24 <_vfiprintf_r+0x48>
 8011ee6:	ab03      	add	r3, sp, #12
 8011ee8:	9300      	str	r3, [sp, #0]
 8011eea:	462a      	mov	r2, r5
 8011eec:	4b05      	ldr	r3, [pc, #20]	@ (8011f04 <_vfiprintf_r+0x228>)
 8011eee:	a904      	add	r1, sp, #16
 8011ef0:	4630      	mov	r0, r6
 8011ef2:	f7fc f9a5 	bl	800e240 <_printf_i>
 8011ef6:	e7e4      	b.n	8011ec2 <_vfiprintf_r+0x1e6>
 8011ef8:	080127a9 	.word	0x080127a9
 8011efc:	080127b3 	.word	0x080127b3
 8011f00:	0800dd31 	.word	0x0800dd31
 8011f04:	08011cb9 	.word	0x08011cb9
 8011f08:	080127af 	.word	0x080127af

08011f0c <__swbuf_r>:
 8011f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f0e:	460e      	mov	r6, r1
 8011f10:	4614      	mov	r4, r2
 8011f12:	4605      	mov	r5, r0
 8011f14:	b118      	cbz	r0, 8011f1e <__swbuf_r+0x12>
 8011f16:	6a03      	ldr	r3, [r0, #32]
 8011f18:	b90b      	cbnz	r3, 8011f1e <__swbuf_r+0x12>
 8011f1a:	f7fc fd41 	bl	800e9a0 <__sinit>
 8011f1e:	69a3      	ldr	r3, [r4, #24]
 8011f20:	60a3      	str	r3, [r4, #8]
 8011f22:	89a3      	ldrh	r3, [r4, #12]
 8011f24:	071a      	lsls	r2, r3, #28
 8011f26:	d501      	bpl.n	8011f2c <__swbuf_r+0x20>
 8011f28:	6923      	ldr	r3, [r4, #16]
 8011f2a:	b943      	cbnz	r3, 8011f3e <__swbuf_r+0x32>
 8011f2c:	4621      	mov	r1, r4
 8011f2e:	4628      	mov	r0, r5
 8011f30:	f000 f82a 	bl	8011f88 <__swsetup_r>
 8011f34:	b118      	cbz	r0, 8011f3e <__swbuf_r+0x32>
 8011f36:	f04f 37ff 	mov.w	r7, #4294967295
 8011f3a:	4638      	mov	r0, r7
 8011f3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f3e:	6823      	ldr	r3, [r4, #0]
 8011f40:	6922      	ldr	r2, [r4, #16]
 8011f42:	1a98      	subs	r0, r3, r2
 8011f44:	6963      	ldr	r3, [r4, #20]
 8011f46:	b2f6      	uxtb	r6, r6
 8011f48:	4283      	cmp	r3, r0
 8011f4a:	4637      	mov	r7, r6
 8011f4c:	dc05      	bgt.n	8011f5a <__swbuf_r+0x4e>
 8011f4e:	4621      	mov	r1, r4
 8011f50:	4628      	mov	r0, r5
 8011f52:	f7ff fa55 	bl	8011400 <_fflush_r>
 8011f56:	2800      	cmp	r0, #0
 8011f58:	d1ed      	bne.n	8011f36 <__swbuf_r+0x2a>
 8011f5a:	68a3      	ldr	r3, [r4, #8]
 8011f5c:	3b01      	subs	r3, #1
 8011f5e:	60a3      	str	r3, [r4, #8]
 8011f60:	6823      	ldr	r3, [r4, #0]
 8011f62:	1c5a      	adds	r2, r3, #1
 8011f64:	6022      	str	r2, [r4, #0]
 8011f66:	701e      	strb	r6, [r3, #0]
 8011f68:	6962      	ldr	r2, [r4, #20]
 8011f6a:	1c43      	adds	r3, r0, #1
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d004      	beq.n	8011f7a <__swbuf_r+0x6e>
 8011f70:	89a3      	ldrh	r3, [r4, #12]
 8011f72:	07db      	lsls	r3, r3, #31
 8011f74:	d5e1      	bpl.n	8011f3a <__swbuf_r+0x2e>
 8011f76:	2e0a      	cmp	r6, #10
 8011f78:	d1df      	bne.n	8011f3a <__swbuf_r+0x2e>
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	4628      	mov	r0, r5
 8011f7e:	f7ff fa3f 	bl	8011400 <_fflush_r>
 8011f82:	2800      	cmp	r0, #0
 8011f84:	d0d9      	beq.n	8011f3a <__swbuf_r+0x2e>
 8011f86:	e7d6      	b.n	8011f36 <__swbuf_r+0x2a>

08011f88 <__swsetup_r>:
 8011f88:	b538      	push	{r3, r4, r5, lr}
 8011f8a:	4b29      	ldr	r3, [pc, #164]	@ (8012030 <__swsetup_r+0xa8>)
 8011f8c:	4605      	mov	r5, r0
 8011f8e:	6818      	ldr	r0, [r3, #0]
 8011f90:	460c      	mov	r4, r1
 8011f92:	b118      	cbz	r0, 8011f9c <__swsetup_r+0x14>
 8011f94:	6a03      	ldr	r3, [r0, #32]
 8011f96:	b90b      	cbnz	r3, 8011f9c <__swsetup_r+0x14>
 8011f98:	f7fc fd02 	bl	800e9a0 <__sinit>
 8011f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fa0:	0719      	lsls	r1, r3, #28
 8011fa2:	d422      	bmi.n	8011fea <__swsetup_r+0x62>
 8011fa4:	06da      	lsls	r2, r3, #27
 8011fa6:	d407      	bmi.n	8011fb8 <__swsetup_r+0x30>
 8011fa8:	2209      	movs	r2, #9
 8011faa:	602a      	str	r2, [r5, #0]
 8011fac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011fb0:	81a3      	strh	r3, [r4, #12]
 8011fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8011fb6:	e033      	b.n	8012020 <__swsetup_r+0x98>
 8011fb8:	0758      	lsls	r0, r3, #29
 8011fba:	d512      	bpl.n	8011fe2 <__swsetup_r+0x5a>
 8011fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011fbe:	b141      	cbz	r1, 8011fd2 <__swsetup_r+0x4a>
 8011fc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011fc4:	4299      	cmp	r1, r3
 8011fc6:	d002      	beq.n	8011fce <__swsetup_r+0x46>
 8011fc8:	4628      	mov	r0, r5
 8011fca:	f7fd fc5f 	bl	800f88c <_free_r>
 8011fce:	2300      	movs	r3, #0
 8011fd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8011fd2:	89a3      	ldrh	r3, [r4, #12]
 8011fd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011fd8:	81a3      	strh	r3, [r4, #12]
 8011fda:	2300      	movs	r3, #0
 8011fdc:	6063      	str	r3, [r4, #4]
 8011fde:	6923      	ldr	r3, [r4, #16]
 8011fe0:	6023      	str	r3, [r4, #0]
 8011fe2:	89a3      	ldrh	r3, [r4, #12]
 8011fe4:	f043 0308 	orr.w	r3, r3, #8
 8011fe8:	81a3      	strh	r3, [r4, #12]
 8011fea:	6923      	ldr	r3, [r4, #16]
 8011fec:	b94b      	cbnz	r3, 8012002 <__swsetup_r+0x7a>
 8011fee:	89a3      	ldrh	r3, [r4, #12]
 8011ff0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011ff8:	d003      	beq.n	8012002 <__swsetup_r+0x7a>
 8011ffa:	4621      	mov	r1, r4
 8011ffc:	4628      	mov	r0, r5
 8011ffe:	f000 f883 	bl	8012108 <__smakebuf_r>
 8012002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012006:	f013 0201 	ands.w	r2, r3, #1
 801200a:	d00a      	beq.n	8012022 <__swsetup_r+0x9a>
 801200c:	2200      	movs	r2, #0
 801200e:	60a2      	str	r2, [r4, #8]
 8012010:	6962      	ldr	r2, [r4, #20]
 8012012:	4252      	negs	r2, r2
 8012014:	61a2      	str	r2, [r4, #24]
 8012016:	6922      	ldr	r2, [r4, #16]
 8012018:	b942      	cbnz	r2, 801202c <__swsetup_r+0xa4>
 801201a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801201e:	d1c5      	bne.n	8011fac <__swsetup_r+0x24>
 8012020:	bd38      	pop	{r3, r4, r5, pc}
 8012022:	0799      	lsls	r1, r3, #30
 8012024:	bf58      	it	pl
 8012026:	6962      	ldrpl	r2, [r4, #20]
 8012028:	60a2      	str	r2, [r4, #8]
 801202a:	e7f4      	b.n	8012016 <__swsetup_r+0x8e>
 801202c:	2000      	movs	r0, #0
 801202e:	e7f7      	b.n	8012020 <__swsetup_r+0x98>
 8012030:	24000020 	.word	0x24000020

08012034 <_raise_r>:
 8012034:	291f      	cmp	r1, #31
 8012036:	b538      	push	{r3, r4, r5, lr}
 8012038:	4605      	mov	r5, r0
 801203a:	460c      	mov	r4, r1
 801203c:	d904      	bls.n	8012048 <_raise_r+0x14>
 801203e:	2316      	movs	r3, #22
 8012040:	6003      	str	r3, [r0, #0]
 8012042:	f04f 30ff 	mov.w	r0, #4294967295
 8012046:	bd38      	pop	{r3, r4, r5, pc}
 8012048:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801204a:	b112      	cbz	r2, 8012052 <_raise_r+0x1e>
 801204c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012050:	b94b      	cbnz	r3, 8012066 <_raise_r+0x32>
 8012052:	4628      	mov	r0, r5
 8012054:	f000 f830 	bl	80120b8 <_getpid_r>
 8012058:	4622      	mov	r2, r4
 801205a:	4601      	mov	r1, r0
 801205c:	4628      	mov	r0, r5
 801205e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012062:	f000 b817 	b.w	8012094 <_kill_r>
 8012066:	2b01      	cmp	r3, #1
 8012068:	d00a      	beq.n	8012080 <_raise_r+0x4c>
 801206a:	1c59      	adds	r1, r3, #1
 801206c:	d103      	bne.n	8012076 <_raise_r+0x42>
 801206e:	2316      	movs	r3, #22
 8012070:	6003      	str	r3, [r0, #0]
 8012072:	2001      	movs	r0, #1
 8012074:	e7e7      	b.n	8012046 <_raise_r+0x12>
 8012076:	2100      	movs	r1, #0
 8012078:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801207c:	4620      	mov	r0, r4
 801207e:	4798      	blx	r3
 8012080:	2000      	movs	r0, #0
 8012082:	e7e0      	b.n	8012046 <_raise_r+0x12>

08012084 <raise>:
 8012084:	4b02      	ldr	r3, [pc, #8]	@ (8012090 <raise+0xc>)
 8012086:	4601      	mov	r1, r0
 8012088:	6818      	ldr	r0, [r3, #0]
 801208a:	f7ff bfd3 	b.w	8012034 <_raise_r>
 801208e:	bf00      	nop
 8012090:	24000020 	.word	0x24000020

08012094 <_kill_r>:
 8012094:	b538      	push	{r3, r4, r5, lr}
 8012096:	4d07      	ldr	r5, [pc, #28]	@ (80120b4 <_kill_r+0x20>)
 8012098:	2300      	movs	r3, #0
 801209a:	4604      	mov	r4, r0
 801209c:	4608      	mov	r0, r1
 801209e:	4611      	mov	r1, r2
 80120a0:	602b      	str	r3, [r5, #0]
 80120a2:	f7f0 fd91 	bl	8002bc8 <_kill>
 80120a6:	1c43      	adds	r3, r0, #1
 80120a8:	d102      	bne.n	80120b0 <_kill_r+0x1c>
 80120aa:	682b      	ldr	r3, [r5, #0]
 80120ac:	b103      	cbz	r3, 80120b0 <_kill_r+0x1c>
 80120ae:	6023      	str	r3, [r4, #0]
 80120b0:	bd38      	pop	{r3, r4, r5, pc}
 80120b2:	bf00      	nop
 80120b4:	240050ac 	.word	0x240050ac

080120b8 <_getpid_r>:
 80120b8:	f7f0 bd7e 	b.w	8002bb8 <_getpid>

080120bc <__swhatbuf_r>:
 80120bc:	b570      	push	{r4, r5, r6, lr}
 80120be:	460c      	mov	r4, r1
 80120c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120c4:	2900      	cmp	r1, #0
 80120c6:	b096      	sub	sp, #88	@ 0x58
 80120c8:	4615      	mov	r5, r2
 80120ca:	461e      	mov	r6, r3
 80120cc:	da0d      	bge.n	80120ea <__swhatbuf_r+0x2e>
 80120ce:	89a3      	ldrh	r3, [r4, #12]
 80120d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80120d4:	f04f 0100 	mov.w	r1, #0
 80120d8:	bf14      	ite	ne
 80120da:	2340      	movne	r3, #64	@ 0x40
 80120dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80120e0:	2000      	movs	r0, #0
 80120e2:	6031      	str	r1, [r6, #0]
 80120e4:	602b      	str	r3, [r5, #0]
 80120e6:	b016      	add	sp, #88	@ 0x58
 80120e8:	bd70      	pop	{r4, r5, r6, pc}
 80120ea:	466a      	mov	r2, sp
 80120ec:	f000 f848 	bl	8012180 <_fstat_r>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	dbec      	blt.n	80120ce <__swhatbuf_r+0x12>
 80120f4:	9901      	ldr	r1, [sp, #4]
 80120f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80120fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80120fe:	4259      	negs	r1, r3
 8012100:	4159      	adcs	r1, r3
 8012102:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012106:	e7eb      	b.n	80120e0 <__swhatbuf_r+0x24>

08012108 <__smakebuf_r>:
 8012108:	898b      	ldrh	r3, [r1, #12]
 801210a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801210c:	079d      	lsls	r5, r3, #30
 801210e:	4606      	mov	r6, r0
 8012110:	460c      	mov	r4, r1
 8012112:	d507      	bpl.n	8012124 <__smakebuf_r+0x1c>
 8012114:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012118:	6023      	str	r3, [r4, #0]
 801211a:	6123      	str	r3, [r4, #16]
 801211c:	2301      	movs	r3, #1
 801211e:	6163      	str	r3, [r4, #20]
 8012120:	b003      	add	sp, #12
 8012122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012124:	ab01      	add	r3, sp, #4
 8012126:	466a      	mov	r2, sp
 8012128:	f7ff ffc8 	bl	80120bc <__swhatbuf_r>
 801212c:	9f00      	ldr	r7, [sp, #0]
 801212e:	4605      	mov	r5, r0
 8012130:	4639      	mov	r1, r7
 8012132:	4630      	mov	r0, r6
 8012134:	f7fd fc1e 	bl	800f974 <_malloc_r>
 8012138:	b948      	cbnz	r0, 801214e <__smakebuf_r+0x46>
 801213a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801213e:	059a      	lsls	r2, r3, #22
 8012140:	d4ee      	bmi.n	8012120 <__smakebuf_r+0x18>
 8012142:	f023 0303 	bic.w	r3, r3, #3
 8012146:	f043 0302 	orr.w	r3, r3, #2
 801214a:	81a3      	strh	r3, [r4, #12]
 801214c:	e7e2      	b.n	8012114 <__smakebuf_r+0xc>
 801214e:	89a3      	ldrh	r3, [r4, #12]
 8012150:	6020      	str	r0, [r4, #0]
 8012152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012156:	81a3      	strh	r3, [r4, #12]
 8012158:	9b01      	ldr	r3, [sp, #4]
 801215a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801215e:	b15b      	cbz	r3, 8012178 <__smakebuf_r+0x70>
 8012160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012164:	4630      	mov	r0, r6
 8012166:	f000 f81d 	bl	80121a4 <_isatty_r>
 801216a:	b128      	cbz	r0, 8012178 <__smakebuf_r+0x70>
 801216c:	89a3      	ldrh	r3, [r4, #12]
 801216e:	f023 0303 	bic.w	r3, r3, #3
 8012172:	f043 0301 	orr.w	r3, r3, #1
 8012176:	81a3      	strh	r3, [r4, #12]
 8012178:	89a3      	ldrh	r3, [r4, #12]
 801217a:	431d      	orrs	r5, r3
 801217c:	81a5      	strh	r5, [r4, #12]
 801217e:	e7cf      	b.n	8012120 <__smakebuf_r+0x18>

08012180 <_fstat_r>:
 8012180:	b538      	push	{r3, r4, r5, lr}
 8012182:	4d07      	ldr	r5, [pc, #28]	@ (80121a0 <_fstat_r+0x20>)
 8012184:	2300      	movs	r3, #0
 8012186:	4604      	mov	r4, r0
 8012188:	4608      	mov	r0, r1
 801218a:	4611      	mov	r1, r2
 801218c:	602b      	str	r3, [r5, #0]
 801218e:	f7f0 fd7b 	bl	8002c88 <_fstat>
 8012192:	1c43      	adds	r3, r0, #1
 8012194:	d102      	bne.n	801219c <_fstat_r+0x1c>
 8012196:	682b      	ldr	r3, [r5, #0]
 8012198:	b103      	cbz	r3, 801219c <_fstat_r+0x1c>
 801219a:	6023      	str	r3, [r4, #0]
 801219c:	bd38      	pop	{r3, r4, r5, pc}
 801219e:	bf00      	nop
 80121a0:	240050ac 	.word	0x240050ac

080121a4 <_isatty_r>:
 80121a4:	b538      	push	{r3, r4, r5, lr}
 80121a6:	4d06      	ldr	r5, [pc, #24]	@ (80121c0 <_isatty_r+0x1c>)
 80121a8:	2300      	movs	r3, #0
 80121aa:	4604      	mov	r4, r0
 80121ac:	4608      	mov	r0, r1
 80121ae:	602b      	str	r3, [r5, #0]
 80121b0:	f7f0 fd7a 	bl	8002ca8 <_isatty>
 80121b4:	1c43      	adds	r3, r0, #1
 80121b6:	d102      	bne.n	80121be <_isatty_r+0x1a>
 80121b8:	682b      	ldr	r3, [r5, #0]
 80121ba:	b103      	cbz	r3, 80121be <_isatty_r+0x1a>
 80121bc:	6023      	str	r3, [r4, #0]
 80121be:	bd38      	pop	{r3, r4, r5, pc}
 80121c0:	240050ac 	.word	0x240050ac

080121c4 <_init>:
 80121c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121c6:	bf00      	nop
 80121c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121ca:	bc08      	pop	{r3}
 80121cc:	469e      	mov	lr, r3
 80121ce:	4770      	bx	lr

080121d0 <_fini>:
 80121d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121d2:	bf00      	nop
 80121d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121d6:	bc08      	pop	{r3}
 80121d8:	469e      	mov	lr, r3
 80121da:	4770      	bx	lr
