# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_receiver_time_impl.v" \
"../../../../../../Source Code/Controller src/baud_controller_r.v" \
"../../../../../../Source Code/Controller src/baud_controller_t.v" \
"../../../../../../Optional Source Code/Optional src/synchronizer.v" \
"../../../../../../Source Code/UART src/uart_receiver.v" \
"../../../../../../Source Code/Testbenches/receive_tb.v" \

# Do not sort compile order
nosort
