Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 13 15:00:18 2024
| Host         : MajiLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     677         
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (941)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1759)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (941)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[4]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: clk1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1759)
---------------------------------------------------
 There are 1759 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.918        0.000                      0                   33        0.302        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.918        0.000                      0                   33        0.302        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 2.397ns (58.621%)  route 1.692ns (41.379%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.226    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.474    clk1/counter_reg_n_0_[2]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.148 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.148    clk1/counter_reg[4]_i_2_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.262    clk1/counter_reg[8]_i_2_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk1/counter_reg[12]_i_2_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.490    clk1/counter_reg[16]_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.604    clk1/counter_reg[20]_i_2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.718    clk1/counter_reg[24]_i_2_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.832 r  clk1/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.832    clk1/counter_reg[28]_i_2_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.054 r  clk1/counter_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.962     9.016    clk1/data0[29]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.299     9.315 r  clk1/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.315    clk1/counter[29]
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[29]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.081    15.232    clk1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 2.381ns (58.361%)  route 1.699ns (41.639%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.226    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.474    clk1/counter_reg_n_0_[2]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.148 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.148    clk1/counter_reg[4]_i_2_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.262    clk1/counter_reg[8]_i_2_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk1/counter_reg[12]_i_2_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.490    clk1/counter_reg[16]_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.604    clk1/counter_reg[20]_i_2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.718    clk1/counter_reg[24]_i_2_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.031 r  clk1/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.968     8.999    clk1/data0[28]
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.306     9.305 r  clk1/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.305    clk1/counter[28]
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.077    15.228    clk1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 clk1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.890ns (21.905%)  route 3.173ns (78.095%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  clk1/counter_reg[28]/Q
                         net (fo=2, routed)           0.822     6.569    clk1/counter_reg_n_0_[28]
    SLICE_X56Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk1/counter[31]_i_9/O
                         net (fo=1, routed)           0.436     7.129    clk1/counter[31]_i_9_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          1.915     9.168    clk1/counter[31]_i_4_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.124     9.292 r  clk1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.292    clk1/counter[5]
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[5]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.077    15.226    clk1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 clk1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.890ns (21.959%)  route 3.163ns (78.041%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  clk1/counter_reg[28]/Q
                         net (fo=2, routed)           0.822     6.569    clk1/counter_reg_n_0_[28]
    SLICE_X56Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk1/counter[31]_i_9/O
                         net (fo=1, routed)           0.436     7.129    clk1/counter[31]_i_9_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          1.905     9.158    clk1/counter[31]_i_4_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.124     9.282 r  clk1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.282    clk1/counter[7]
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[7]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.081    15.230    clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 clk1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.890ns (22.020%)  route 3.152ns (77.980%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.745 f  clk1/counter_reg[4]/Q
                         net (fo=2, routed)           0.989     6.733    clk1/counter_reg_n_0_[4]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  clk1/counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.285    clk1/counter[31]_i_8_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.409 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.736     9.144    clk1/counter[31]_i_3_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I1_O)        0.124     9.268 r  clk1/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.268    clk1/counter[30]
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.079    15.247    clk1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.890ns (22.128%)  route 3.132ns (77.872%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.745 f  clk1/counter_reg[4]/Q
                         net (fo=2, routed)           0.989     6.733    clk1/counter_reg_n_0_[4]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  clk1/counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.285    clk1/counter[31]_i_8_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.409 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.716     9.125    clk1/counter[31]_i_3_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.124     9.249 r  clk1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.249    clk1/counter[31]
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.079    15.229    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.399ns (60.945%)  route 1.537ns (39.055%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.226    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.518     5.744 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.730     6.474    clk1/counter_reg_n_0_[2]
    SLICE_X55Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.148 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.148    clk1/counter_reg[4]_i_2_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.262    clk1/counter_reg[8]_i_2_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.376    clk1/counter_reg[12]_i_2_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.490    clk1/counter_reg[16]_i_2_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.604    clk1/counter_reg[20]_i_2_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.718    clk1/counter_reg[24]_i_2_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.052 r  clk1/counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.807     8.859    clk1/data0[26]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.303     9.162 r  clk1/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.162    clk1/counter[26]
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[26]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.077    15.244    clk1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 clk1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.890ns (22.927%)  route 2.992ns (77.073%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.745 f  clk1/counter_reg[4]/Q
                         net (fo=2, routed)           0.989     6.733    clk1/counter_reg_n_0_[4]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  clk1/counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.285    clk1/counter[31]_i_8_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.409 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.576     8.985    clk1/counter[31]_i_3_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.109 r  clk1/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.109    clk1/counter[25]
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[25]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.079    15.229    clk1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 clk1/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.890ns (23.002%)  route 2.979ns (76.998%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.229    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  clk1/counter_reg[28]/Q
                         net (fo=2, routed)           0.822     6.569    clk1/counter_reg_n_0_[28]
    SLICE_X56Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk1/counter[31]_i_9/O
                         net (fo=1, routed)           0.436     7.129    clk1/counter[31]_i_9_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.253 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          1.721     8.974    clk1/counter[31]_i_4_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.098 r  clk1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.098    clk1/counter[1]
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.925    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[1]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X54Y90         FDCE (Setup_fdce_C_D)        0.077    15.225    clk1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 clk1/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.890ns (23.040%)  route 2.973ns (76.960%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.518     5.745 f  clk1/counter_reg[4]/Q
                         net (fo=2, routed)           0.989     6.733    clk1/counter_reg_n_0_[4]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.857 r  clk1/counter[31]_i_8/O
                         net (fo=1, routed)           0.427     7.285    clk1/counter[31]_i_8_n_0
    SLICE_X54Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.409 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.557     8.966    clk1/counter[31]_i_3_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.124     9.090 r  clk1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.090    clk1/counter[24]
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.079    15.229    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.576%)  route 0.213ns (50.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/clk_out_reg/Q
                         net (fo=2, routed)           0.213     1.860    clk1/clk_slow
    SLICE_X54Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.905 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.905    clk1/clk_out_i_1_n_0
    SLICE_X54Y95         FDCE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/clk_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.120     1.603    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  clk1/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.881    clk1/counter_reg_n_0_[0]
    SLICE_X56Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.926    clk1/counter[0]
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.121     1.604    clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clk1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.254ns (48.222%)  route 0.273ns (51.778%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     1.646 f  clk1/counter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.770    clk1/counter_reg_n_0_[1]
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          0.149     1.964    clk1/counter[31]_i_3_n_0
    SLICE_X56Y90         LUT5 (Prop_lut5_I1_O)        0.045     2.009 r  clk1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.009    clk1/counter[4]
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.120     1.639    clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 clk1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.509%)  route 0.317ns (55.491%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.771    clk1/counter_reg_n_0_[17]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.193     2.009    clk1/counter[31]_i_5_n_0
    SLICE_X56Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.054 r  clk1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.054    clk1/counter[20]
    SLICE_X56Y94         FDCE                                         r  clk1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X56Y94         FDCE                                         r  clk1/counter_reg[20]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X56Y94         FDCE (Hold_fdce_C_D)         0.120     1.640    clk1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clk1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.284%)  route 0.283ns (52.716%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.771    clk1/counter_reg_n_0_[17]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.159     1.976    clk1/counter[31]_i_5_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  clk1/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.021    clk1/counter[19]
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y94         FDCE (Hold_fdce_C_D)         0.121     1.604    clk1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 clk1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.254ns (43.699%)  route 0.327ns (56.301%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[25]/Q
                         net (fo=2, routed)           0.180     1.827    clk1/counter_reg_n_0_[25]
    SLICE_X54Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          0.147     2.020    clk1/counter[31]_i_4_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.065 r  clk1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     2.065    clk1/counter[31]
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[31]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.121     1.620    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 clk1/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.095%)  route 0.349ns (57.905%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk1/CLK
    SLICE_X54Y92         FDCE                                         r  clk1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.164     1.646 f  clk1/counter_reg[10]/Q
                         net (fo=2, routed)           0.200     1.847    clk1/counter_reg_n_0_[10]
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.892 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          0.149     2.041    clk1/counter[31]_i_2_n_0
    SLICE_X56Y92         LUT5 (Prop_lut5_I0_O)        0.045     2.086 r  clk1/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.086    clk1/counter[12]
    SLICE_X56Y92         FDCE                                         r  clk1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X56Y92         FDCE                                         r  clk1/counter_reg[12]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.120     1.639    clk1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 clk1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.324%)  route 0.346ns (57.676%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.771    clk1/counter_reg_n_0_[17]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.222     2.038    clk1/counter[31]_i_5_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.083 r  clk1/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.083    clk1/counter[25]
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[25]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121     1.620    clk1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.254ns (42.183%)  route 0.348ns (57.817%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.771    clk1/counter_reg_n_0_[17]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.224     2.040    clk1/counter[31]_i_5_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.085 r  clk1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.085    clk1/counter[21]
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[21]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121     1.620    clk1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk1/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.254ns (42.183%)  route 0.348ns (57.817%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X54Y94         FDCE                                         r  clk1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clk1/counter_reg[17]/Q
                         net (fo=2, routed)           0.124     1.771    clk1/counter_reg_n_0_[17]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.224     2.040    clk1/counter[31]_i_5_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.085 r  clk1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.085    clk1/counter[24]
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X54Y95         FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X54Y95         FDCE (Hold_fdce_C_D)         0.121     1.620    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    clk1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y90    clk1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y92    clk1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y92    clk1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y92    clk1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93    clk1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93    clk1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93    clk1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y93    clk1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    clk1/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    clk1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y90    clk1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y90    clk1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    clk1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    clk1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    clk1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    clk1/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y90    clk1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y90    clk1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y92    clk1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    clk1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y92    clk1/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1775 Endpoints
Min Delay          1775 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[13][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.161ns  (logic 3.256ns (13.476%)  route 20.905ns (86.524%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.472    24.161    DP/rb/D[30]
    SLICE_X5Y100         FDRE                                         r  DP/rb/R_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[14][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.073ns  (logic 3.256ns (13.526%)  route 20.817ns (86.474%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.384    24.073    DP/rb/D[30]
    SLICE_X5Y98          FDRE                                         r  DP/rb/R_reg[14][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[9][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.043ns  (logic 3.256ns (13.543%)  route 20.787ns (86.457%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.354    24.043    DP/rb/D[30]
    SLICE_X7Y98          FDRE                                         r  DP/rb/R_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[8][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.020ns  (logic 3.256ns (13.555%)  route 20.764ns (86.445%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.331    24.020    DP/rb/D[30]
    SLICE_X1Y99          FDRE                                         r  DP/rb/R_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[7][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.914ns  (logic 3.256ns (13.616%)  route 20.658ns (86.384%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.225    23.914    DP/rb/D[30]
    SLICE_X5Y97          FDRE                                         r  DP/rb/R_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.881ns  (logic 3.256ns (13.634%)  route 20.625ns (86.366%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.192    23.881    DP/rb/D[30]
    SLICE_X0Y98          FDRE                                         r  DP/rb/R_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.866ns  (logic 3.256ns (13.643%)  route 20.610ns (86.357%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.177    23.866    DP/rb/D[30]
    SLICE_X0Y99          FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[3][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.756ns  (logic 3.256ns (13.706%)  route 20.500ns (86.294%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.067    23.756    DP/rb/D[30]
    SLICE_X9Y97          FDRE                                         r  DP/rb/R_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[15][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.739ns  (logic 3.256ns (13.716%)  route 20.483ns (86.284%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.050    23.739    DP/rb/D[30]
    SLICE_X2Y98          FDRE                                         r  DP/rb/R_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[2][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.739ns  (logic 3.256ns (13.716%)  route 20.483ns (86.284%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=4 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X1Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.377     4.138    DP/rb/d1_i_212
    SLICE_X12Y75         LUT3 (Prop_lut3_I1_O)        0.124     4.262 f  DP/rb/d1_i_63/O
                         net (fo=53, routed)          2.382     6.644    DP/pc1/m3_out[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.124     6.768 r  DP/pc1/d1_i_225/O
                         net (fo=6, routed)           0.880     7.648    DP/rb/cy_out_2_31
    SLICE_X4Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.772 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           0.444     8.216    DP/pc1/C2_30
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.340 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.574     9.914    DP/rb/cy_out_30
    SLICE_X10Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.038 r  DP/rb/R[15][18]_i_26/O
                         net (fo=1, routed)           0.576    10.614    DP/pc1/C2_29
    SLICE_X12Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.738 r  DP/pc1/R[15][18]_i_24/O
                         net (fo=3, routed)           0.953    11.691    DP/pc1/cy_out_0_15
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.815 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.849    12.664    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.788 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.658    13.446    DP/rb/cy_out_1_29
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.570 r  DP/rb/R[15][31]_i_35/O
                         net (fo=1, routed)           0.990    14.561    DP/pc1/C2_28
    SLICE_X13Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.685 r  DP/pc1/R[15][31]_i_32/O
                         net (fo=2, routed)           0.979    15.663    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/upper_adder/cy_out_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    15.787 r  DP/pc1/R[15][31]_i_27/O
                         net (fo=2, routed)           0.545    16.332    DP/pc1/cy_out_0_14
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124    16.456 r  DP/pc1/R[15][31]_i_23/O
                         net (fo=4, routed)           1.300    17.757    DP/pc1/cy_out_2_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.124    17.881 r  DP/pc1/R[15][30]_i_18/O
                         net (fo=3, routed)           1.249    19.130    DP/rb/cy_out_0_27
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    19.254 r  DP/rb/R[15][30]_i_15/O
                         net (fo=1, routed)           0.899    20.153    DP/in_reg/partial[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124    20.277 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    20.277    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.212    20.489 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.770    21.258    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I5_O)        0.299    21.557 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           1.008    22.565    DP/pc1/R_reg[1][30]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124    22.689 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.050    23.739    DP/rb/D[30]
    SLICE_X3Y98          FDRE                                         r  DP/rb/R_reg[2][30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[0]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          0.168     0.309    DP/in_reg/Q[0]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  DP/in_reg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    DP/pc1/D[0]
    SLICE_X5Y85          FDRE                                         r  DP/pc1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[3]/C
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[3]/Q
                         net (fo=8, routed)           0.179     0.320    DP/pc1/Q[3]
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  DP/pc1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    DP/pc1/npc__0[3]
    SLICE_X9Y76          FDRE                                         r  DP/pc1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[1]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[1]/Q
                         net (fo=15, routed)          0.180     0.321    DP/pc1/Q[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  DP/pc1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    DP/pc1/npc__0[1]
    SLICE_X5Y79          FDRE                                         r  DP/pc1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[0][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.303ns (82.508%)  route 0.064ns (17.492%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE                         0.000     0.000 r  DP/rb/R_reg[0][12]/C
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DP/rb/R_reg[0][12]/Q
                         net (fo=2, routed)           0.064     0.228    DP/rb/R_reg[0]_15[12]
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  DP/rb/out1[12]_i_4/O
                         net (fo=1, routed)           0.000     0.273    DP/rb/out1[12]_i_4_n_0
    SLICE_X13Y90         MUXF7 (Prop_muxf7_I0_O)      0.071     0.344 r  DP/rb/out1_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     0.344    DP/rb/out1_reg[12]_i_2_n_0
    SLICE_X13Y90         MUXF8 (Prop_muxf8_I0_O)      0.023     0.367 r  DP/rb/out1_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.367    DP/rb/R[12]
    SLICE_X13Y90         FDRE                                         r  DP/rb/out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[6][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.306ns (83.310%)  route 0.061ns (16.690%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE                         0.000     0.000 r  DP/rb/R_reg[6][5]/C
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DP/rb/R_reg[6][5]/Q
                         net (fo=2, routed)           0.061     0.225    DP/rb/R_reg[6]_9[5]
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  DP/rb/out2[5]_i_5/O
                         net (fo=1, routed)           0.000     0.270    DP/rb/out2[5]_i_5_n_0
    SLICE_X13Y72         MUXF7 (Prop_muxf7_I1_O)      0.074     0.344 r  DP/rb/out2_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     0.344    DP/rb/out2_reg[5]_i_2_n_0
    SLICE_X13Y72         MUXF8 (Prop_muxf8_I0_O)      0.023     0.367 r  DP/rb/out2_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.367    DP/rb/out2_reg[5]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  DP/rb/out2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[11][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.267ns (72.116%)  route 0.103ns (27.884%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  DP/rb/R_reg[11][4]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[11][4]/Q
                         net (fo=2, routed)           0.103     0.244    DP/rb/R_reg[11]_4[4]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  DP/rb/out1[4]_i_6/O
                         net (fo=1, routed)           0.000     0.289    DP/rb/out1[4]_i_6_n_0
    SLICE_X2Y73          MUXF7 (Prop_muxf7_I0_O)      0.062     0.351 r  DP/rb/out1_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.351    DP/rb/out1_reg[4]_i_3_n_0
    SLICE_X2Y73          MUXF8 (Prop_muxf8_I1_O)      0.019     0.370 r  DP/rb/out1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.370    DP/rb/R[4]
    SLICE_X2Y73          FDRE                                         r  DP/rb/out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[8][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.267ns (72.103%)  route 0.103ns (27.897%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE                         0.000     0.000 r  DP/rb/R_reg[8][19]/C
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[8][19]/Q
                         net (fo=2, routed)           0.103     0.244    DP/rb/R_reg[8]_7[19]
    SLICE_X10Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.289 r  DP/rb/out2[19]_i_6/O
                         net (fo=1, routed)           0.000     0.289    DP/rb/out2[19]_i_6_n_0
    SLICE_X10Y98         MUXF7 (Prop_muxf7_I0_O)      0.062     0.351 r  DP/rb/out2_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     0.351    DP/rb/out2_reg[19]_i_3_n_0
    SLICE_X10Y98         MUXF8 (Prop_muxf8_I1_O)      0.019     0.370 r  DP/rb/out2_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.370    DP/rb/out2_reg[19]_i_1_n_0
    SLICE_X10Y98         FDRE                                         r  DP/rb/out2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[9][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.267ns (72.057%)  route 0.104ns (27.943%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE                         0.000     0.000 r  DP/rb/R_reg[9][5]/C
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[9][5]/Q
                         net (fo=2, routed)           0.104     0.245    DP/rb/R_reg[9]_6[5]
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.290 r  DP/rb/out1[5]_i_6/O
                         net (fo=1, routed)           0.000     0.290    DP/rb/out1[5]_i_6_n_0
    SLICE_X13Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     0.352 r  DP/rb/out1_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     0.352    DP/rb/out1_reg[5]_i_3_n_0
    SLICE_X13Y73         MUXF8 (Prop_muxf8_I1_O)      0.019     0.371 r  DP/rb/out1_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    DP/rb/R[5]
    SLICE_X13Y73         FDRE                                         r  DP/rb/out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/R_reg[9][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/rb/out1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.267ns (71.681%)  route 0.105ns (28.319%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  DP/rb/R_reg[9][30]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/rb/R_reg[9][30]/Q
                         net (fo=2, routed)           0.105     0.246    DP/rb/R_reg[9]_6[30]
    SLICE_X5Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.291 r  DP/rb/out1[30]_i_6/O
                         net (fo=1, routed)           0.000     0.291    DP/rb/out1[30]_i_6_n_0
    SLICE_X5Y99          MUXF7 (Prop_muxf7_I0_O)      0.062     0.353 r  DP/rb/out1_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     0.353    DP/rb/out1_reg[30]_i_3_n_0
    SLICE_X5Y99          MUXF8 (Prop_muxf8_I1_O)      0.019     0.372 r  DP/rb/out1_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.372    DP/rb/R[30]
    SLICE_X5Y99          FDRE                                         r  DP/rb/out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/LoadLMD_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/lmd/d_out_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.178ns (47.277%)  route 0.199ns (52.723%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          LDCE                         0.000     0.000 r  CP/LoadLMD_reg/G
    SLICE_X2Y89          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CP/LoadLMD_reg/Q
                         net (fo=32, routed)          0.199     0.377    DP/lmd/d_out_reg[0]_0[0]
    SLICE_X7Y89          FDRE                                         r  DP/lmd/d_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.486ns (23.246%)  route 4.906ns (76.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.906     6.392    clk1/SR[0]
    SLICE_X56Y96         FDCE                                         f  clk1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.486ns (23.246%)  route 4.906ns (76.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.906     6.392    clk1/SR[0]
    SLICE_X56Y96         FDCE                                         f  clk1/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.486ns (23.246%)  route 4.906ns (76.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.906     6.392    clk1/SR[0]
    SLICE_X56Y96         FDCE                                         f  clk1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y96         FDCE                                         r  clk1/counter_reg[30]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.253ns  (logic 1.486ns (23.760%)  route 4.768ns (76.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.768     6.253    clk1/SR[0]
    SLICE_X56Y95         FDCE                                         f  clk1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y95         FDCE                                         r  clk1/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.253ns  (logic 1.486ns (23.760%)  route 4.768ns (76.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.768     6.253    clk1/SR[0]
    SLICE_X56Y95         FDCE                                         f  clk1/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y95         FDCE                                         r  clk1/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.105ns  (logic 1.486ns (24.337%)  route 4.619ns (75.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.619     6.105    clk1/SR[0]
    SLICE_X56Y94         FDCE                                         f  clk1/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y94         FDCE                                         r  clk1/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.081ns  (logic 1.486ns (24.432%)  route 4.596ns (75.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.596     6.081    clk1/SR[0]
    SLICE_X54Y96         FDCE                                         f  clk1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.081ns  (logic 1.486ns (24.432%)  route 4.596ns (75.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.596     6.081    clk1/SR[0]
    SLICE_X54Y96         FDCE                                         f  clk1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.081ns  (logic 1.486ns (24.432%)  route 4.596ns (75.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.596     6.081    clk1/SR[0]
    SLICE_X54Y96         FDCE                                         f  clk1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.927    clk1/CLK
    SLICE_X54Y96         FDCE                                         r  clk1/counter_reg[31]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.957ns  (logic 1.486ns (24.943%)  route 4.471ns (75.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         4.471     5.957    clk1/SR[0]
    SLICE_X56Y93         FDCE                                         f  clk1/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X56Y93         FDCE                                         r  clk1/counter_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.254ns (13.344%)  route 1.647ns (86.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.647     1.900    clk1/SR[0]
    SLICE_X54Y90         FDCE                                         f  clk1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.254ns (13.344%)  route 1.647ns (86.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.647     1.900    clk1/SR[0]
    SLICE_X54Y90         FDCE                                         f  clk1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.254ns (13.344%)  route 1.647ns (86.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.647     1.900    clk1/SR[0]
    SLICE_X54Y90         FDCE                                         f  clk1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y90         FDCE                                         r  clk1/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.254ns (12.914%)  route 1.710ns (87.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.710     1.964    clk1/SR[0]
    SLICE_X54Y91         FDCE                                         f  clk1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.254ns (12.914%)  route 1.710ns (87.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.710     1.964    clk1/SR[0]
    SLICE_X54Y91         FDCE                                         f  clk1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.254ns (12.914%)  route 1.710ns (87.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.710     1.964    clk1/SR[0]
    SLICE_X54Y91         FDCE                                         f  clk1/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y91         FDCE                                         r  clk1/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.254ns (12.543%)  route 1.768ns (87.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.768     2.022    clk1/SR[0]
    SLICE_X56Y90         FDCE                                         f  clk1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.254ns (12.543%)  route 1.768ns (87.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.768     2.022    clk1/SR[0]
    SLICE_X56Y90         FDCE                                         f  clk1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X56Y90         FDCE                                         r  clk1/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.254ns (12.511%)  route 1.773ns (87.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.773     2.027    clk1/SR[0]
    SLICE_X54Y92         FDCE                                         f  clk1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y92         FDCE                                         r  clk1/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.254ns (12.511%)  route 1.773ns (87.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=315, routed)         1.773     2.027    clk1/SR[0]
    SLICE_X54Y92         FDCE                                         f  clk1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X54Y92         FDCE                                         r  clk1/counter_reg[11]/C





