; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 not 1 18
20 and 1 6 19
21 state 1
22 state 1
23 sort bitvec 32
24 state 23 wrapper.uut.cpu.rvfi_rs1_rdata
25 redor 1 24
26 not 1 25
27 sort bitvec 5
28 state 27 wrapper.uut.cpu.rvfi_rs1_addr
29 redor 1 28
30 not 1 29
31 ite 1 30 26 22
32 sort bitvec 8
33 const 32 00000000
34 state 32 cycle_reg
35 init 32 34 33
36 ite 32 4 33 34
37 uext 32 5 7
38 ult 1 36 37
39 not 1 38
40 and 1 39 2
41 ite 1 40 31 21
42 ite 1 30 5 6
43 ite 1 40 42 6
44 not 1 41
45 and 1 43 44
46 state 1
47 state 1
48 state 23 wrapper.uut.cpu.rvfi_rs2_rdata
49 redor 1 48
50 not 1 49
51 state 27 wrapper.uut.cpu.rvfi_rs2_addr
52 redor 1 51
53 not 1 52
54 ite 1 53 50 47
55 ite 1 40 54 46
56 ite 1 53 5 6
57 ite 1 40 56 6
58 not 1 55
59 and 1 57 58
60 state 1
61 state 1
62 const 23 00000000000000000000000000000000
63 state 23 wrapper.uut.cpu.rvfi_insn
64 init 23 63 62
65 slice 27 63 19 15
66 eq 1 65 28
67 redor 1 65
68 ite 1 67 66 61
69 state 1
70 ite 23 67 24 62
71 sort bitvec 12
72 slice 71 63 31 20
73 slice 1 63 31 31
74 sort bitvec 13
75 concat 74 73 72
76 slice 1 63 31 31
77 sort bitvec 14
78 concat 77 76 75
79 slice 1 63 31 31
80 sort bitvec 15
81 concat 80 79 78
82 slice 1 63 31 31
83 sort bitvec 16
84 concat 83 82 81
85 slice 1 63 31 31
86 sort bitvec 17
87 concat 86 85 84
88 slice 1 63 31 31
89 sort bitvec 18
90 concat 89 88 87
91 slice 1 63 31 31
92 sort bitvec 19
93 concat 92 91 90
94 slice 1 63 31 31
95 sort bitvec 20
96 concat 95 94 93
97 slice 1 63 31 31
98 sort bitvec 21
99 concat 98 97 96
100 slice 1 63 31 31
101 sort bitvec 22
102 concat 101 100 99
103 slice 1 63 31 31
104 sort bitvec 23
105 concat 104 103 102
106 slice 1 63 31 31
107 sort bitvec 24
108 concat 107 106 105
109 slice 1 63 31 31
110 sort bitvec 25
111 concat 110 109 108
112 slice 1 63 31 31
113 sort bitvec 26
114 concat 113 112 111
115 slice 1 63 31 31
116 sort bitvec 27
117 concat 116 115 114
118 slice 1 63 31 31
119 sort bitvec 28
120 concat 119 118 117
121 slice 1 63 31 31
122 sort bitvec 29
123 concat 122 121 120
124 slice 1 63 31 31
125 sort bitvec 30
126 concat 125 124 123
127 slice 1 63 31 31
128 sort bitvec 31
129 concat 128 127 126
130 slice 1 63 31 31
131 concat 23 130 129
132 add 23 70 131
133 slice 1 132 1 1
134 ite 1 133 69 68
135 ite 1 40 134 60
136 ite 1 67 5 6
137 ite 1 133 6 136
138 ite 1 40 137 6
139 not 1 135
140 and 1 138 139
141 state 1
142 slice 27 63 11 7
143 state 27 wrapper.uut.cpu.rvfi_rd_addr
144 eq 1 142 143
145 state 1
146 ite 1 133 145 144
147 ite 1 40 146 141
148 ite 1 133 6 5
149 ite 1 40 148 6
150 not 1 147
151 and 1 149 150
152 state 1
153 state 23 wrapper.uut.cpu.rvfi_pc_rdata
154 sort bitvec 3
155 const 154 100
156 uext 23 155 29
157 add 23 153 156
158 redor 1 142
159 ite 23 158 157 62
160 state 23 wrapper.uut.cpu.rvfi_rd_wdata
161 eq 1 159 160
162 state 1
163 ite 1 133 162 161
164 ite 1 40 163 152
165 not 1 164
166 and 1 149 165
167 state 1
168 slice 128 132 31 1
169 concat 23 168 6
170 state 23 wrapper.uut.cpu.ctrl.o_ibus_adr
171 eq 1 169 170
172 state 1
173 ite 1 133 172 171
174 ite 1 40 173 167
175 not 1 174
176 and 1 149 175
177 state 1
178 state 1
179 sort bitvec 4
180 state 179 wrapper.uut.cpu.rvfi_mem_rmask
181 slice 1 180 0 0
182 state 179 wrapper.uut.cpu.rvfi_mem_wmask
183 slice 1 182 0 0
184 ite 1 183 181 178
185 state 1
186 ite 1 133 185 184
187 ite 1 40 186 177
188 ite 1 183 5 6
189 ite 1 133 6 188
190 ite 1 40 189 6
191 not 1 187
192 and 1 190 191
193 state 1
194 state 1
195 slice 1 180 1 1
196 slice 1 182 1 1
197 ite 1 196 195 194
198 state 1
199 ite 1 133 198 197
200 ite 1 40 199 193
201 ite 1 196 5 6
202 ite 1 133 6 201
203 ite 1 40 202 6
204 not 1 200
205 and 1 203 204
206 state 1
207 state 1
208 slice 1 180 2 2
209 slice 1 182 2 2
210 ite 1 209 208 207
211 state 1
212 ite 1 133 211 210
213 ite 1 40 212 206
214 ite 1 209 5 6
215 ite 1 133 6 214
216 ite 1 40 215 6
217 not 1 213
218 and 1 216 217
219 state 1
220 state 1
221 slice 1 180 3 3
222 slice 1 182 3 3
223 ite 1 222 221 220
224 state 1
225 ite 1 133 224 223
226 ite 1 40 225 219
227 ite 1 222 5 6
228 ite 1 133 6 227
229 ite 1 40 228 6
230 not 1 226
231 and 1 229 230
232 state 1
233 state 1
234 state 23 wrapper.uut.cpu.rvfi_mem_rdata
235 slice 32 234 7 0
236 state 23 wrapper.uut.cpu.rvfi_mem_wdata
237 slice 32 236 7 0
238 eq 1 235 237
239 ite 1 183 238 233
240 state 1
241 ite 1 133 240 239
242 ite 1 40 241 232
243 not 1 242
244 and 1 190 243
245 state 1
246 state 1
247 slice 32 234 15 8
248 slice 32 236 15 8
249 eq 1 247 248
250 ite 1 196 249 246
251 state 1
252 ite 1 133 251 250
253 ite 1 40 252 245
254 not 1 253
255 and 1 203 254
256 state 1
257 state 1
258 slice 32 234 23 16
259 slice 32 236 23 16
260 eq 1 258 259
261 ite 1 209 260 257
262 state 1
263 ite 1 133 262 261
264 ite 1 40 263 256
265 not 1 264
266 and 1 216 265
267 state 1
268 state 1
269 slice 32 234 31 24
270 slice 32 236 31 24
271 eq 1 269 270
272 ite 1 222 271 268
273 state 1
274 ite 1 133 273 272
275 ite 1 40 274 267
276 not 1 275
277 and 1 229 276
278 state 1
279 state 1 wrapper.uut.cpu.rvfi_trap
280 init 1 279 6
281 eq 1 133 279
282 ite 1 40 281 278
283 ite 1 40 5 6
284 not 1 282
285 and 1 283 284
286 state 1
287 state 1 wrapper.uut.cpu.rvfi_valid
288 init 1 287 6
289 and 1 39 287
290 slice 154 63 14 12
291 redor 1 290
292 not 1 291
293 and 1 289 292
294 sort bitvec 7
295 slice 294 63 6 0
296 const 294 1100111
297 eq 1 295 296
298 and 1 293 297
299 ite 1 40 298 286
300 not 1 283
301 or 1 299 300
302 constraint 301
303 state 1
304 state 1
305 not 1 304
306 ite 1 4 305 303
307 ite 1 4 5 6
308 not 1 307
309 or 1 306 308
310 constraint 309
311 state 1
312 state 1 wrapper.uut.cpu.state.ibus_cyc
313 not 1 4
314 and 1 312 313
315 ite 1 314 311 305
316 ite 1 314 6 5
317 not 1 316
318 or 1 315 317
319 constraint 318
320 state 1
321 state 1
322 not 1 321
323 ite 1 4 322 320
324 not 1 307
325 or 1 323 324
326 constraint 325
327 state 1
328 state 179 wrapper.uut.cpu.state.cnt_r
329 redor 1 328
330 not 1 329
331 state 1 wrapper.uut.cpu.state.init_done
332 and 1 330 331
333 state 27 wrapper.uut.cpu.decode.opcode
334 slice 1 333 2 2
335 not 1 334
336 slice 1 333 4 4
337 not 1 336
338 and 1 335 337
339 and 1 332 338
340 sort bitvec 2
341 state 340 wrapper.uut.cpu.bufreg.lsb
342 slice 1 341 0 0
343 state 154 wrapper.uut.cpu.decode.funct3
344 slice 1 343 1 1
345 slice 1 343 0 0
346 or 1 344 345
347 and 1 342 346
348 slice 1 341 1 1
349 and 1 348 344
350 or 1 347 349
351 not 1 350
352 and 1 339 351
353 ite 1 352 327 322
354 ite 1 352 6 5
355 not 1 354
356 or 1 353 355
357 constraint 356
358 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_1914
359 uext 1 22 0 _witness_.anyseq_auto_setundef_cc_533_execute_1916
360 uext 1 21 0 _witness_.anyseq_auto_setundef_cc_533_execute_1918
361 uext 1 47 0 _witness_.anyseq_auto_setundef_cc_533_execute_1920
362 uext 1 46 0 _witness_.anyseq_auto_setundef_cc_533_execute_1922
363 uext 1 61 0 _witness_.anyseq_auto_setundef_cc_533_execute_1924
364 uext 1 69 0 _witness_.anyseq_auto_setundef_cc_533_execute_1926
365 uext 1 60 0 _witness_.anyseq_auto_setundef_cc_533_execute_1928
366 uext 1 145 0 _witness_.anyseq_auto_setundef_cc_533_execute_1930
367 uext 1 141 0 _witness_.anyseq_auto_setundef_cc_533_execute_1932
368 uext 1 162 0 _witness_.anyseq_auto_setundef_cc_533_execute_1934
369 uext 1 152 0 _witness_.anyseq_auto_setundef_cc_533_execute_1936
370 uext 1 172 0 _witness_.anyseq_auto_setundef_cc_533_execute_1938
371 uext 1 167 0 _witness_.anyseq_auto_setundef_cc_533_execute_1940
372 uext 1 178 0 _witness_.anyseq_auto_setundef_cc_533_execute_1942
373 uext 1 185 0 _witness_.anyseq_auto_setundef_cc_533_execute_1944
374 uext 1 177 0 _witness_.anyseq_auto_setundef_cc_533_execute_1946
375 uext 1 233 0 _witness_.anyseq_auto_setundef_cc_533_execute_1948
376 uext 1 240 0 _witness_.anyseq_auto_setundef_cc_533_execute_1950
377 uext 1 232 0 _witness_.anyseq_auto_setundef_cc_533_execute_1952
378 uext 1 194 0 _witness_.anyseq_auto_setundef_cc_533_execute_1954
379 uext 1 198 0 _witness_.anyseq_auto_setundef_cc_533_execute_1956
380 uext 1 193 0 _witness_.anyseq_auto_setundef_cc_533_execute_1958
381 uext 1 246 0 _witness_.anyseq_auto_setundef_cc_533_execute_1960
382 uext 1 251 0 _witness_.anyseq_auto_setundef_cc_533_execute_1962
383 uext 1 245 0 _witness_.anyseq_auto_setundef_cc_533_execute_1964
384 uext 1 207 0 _witness_.anyseq_auto_setundef_cc_533_execute_1966
385 uext 1 211 0 _witness_.anyseq_auto_setundef_cc_533_execute_1968
386 uext 1 206 0 _witness_.anyseq_auto_setundef_cc_533_execute_1970
387 uext 1 257 0 _witness_.anyseq_auto_setundef_cc_533_execute_1972
388 uext 1 262 0 _witness_.anyseq_auto_setundef_cc_533_execute_1974
389 uext 1 256 0 _witness_.anyseq_auto_setundef_cc_533_execute_1976
390 uext 1 220 0 _witness_.anyseq_auto_setundef_cc_533_execute_1978
391 uext 1 224 0 _witness_.anyseq_auto_setundef_cc_533_execute_1980
392 uext 1 219 0 _witness_.anyseq_auto_setundef_cc_533_execute_1982
393 uext 1 268 0 _witness_.anyseq_auto_setundef_cc_533_execute_1984
394 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_1986
395 uext 1 267 0 _witness_.anyseq_auto_setundef_cc_533_execute_1988
396 uext 1 278 0 _witness_.anyseq_auto_setundef_cc_533_execute_1990
397 uext 1 286 0 _witness_.anyseq_auto_setundef_cc_533_execute_1992
398 uext 1 320 0 _witness_.anyseq_auto_setundef_cc_533_execute_1994
399 uext 1 327 0 _witness_.anyseq_auto_setundef_cc_533_execute_1996
400 uext 1 303 0 _witness_.anyseq_auto_setundef_cc_533_execute_1998
401 uext 1 311 0 _witness_.anyseq_auto_setundef_cc_533_execute_2000
402 state 1
403 uext 1 402 0 _witness_.anyseq_auto_setundef_cc_533_execute_2002
404 state 340
405 uext 340 404 0 _witness_.anyseq_auto_setundef_cc_533_execute_2004
406 sort bitvec 10
407 state 406
408 uext 406 407 0 _witness_.anyseq_auto_setundef_cc_533_execute_2006
409 state 340
410 uext 340 409 0 _witness_.anyseq_auto_setundef_cc_533_execute_2008
411 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
412 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
413 uext 1 6 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
414 uext 23 63 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
415 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
416 uext 1 6 0 checker_inst.insn_spec.ialign16 ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:45.8-45.16|rvfi_insn_check.sv:71.18-95.4
417 uext 154 290 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:32.14-32.25|rvfi_insn_check.sv:71.18-95.4
418 uext 23 131 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:30.17-30.25|rvfi_insn_check.sv:71.18-95.4
419 uext 294 295 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:34.14-34.25|rvfi_insn_check.sv:71.18-95.4
420 uext 23 62 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:29.17-29.29|rvfi_insn_check.sv:71.18-95.4
421 uext 27 142 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:33.14-33.21|rvfi_insn_check.sv:71.18-95.4
422 uext 27 65 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:31.14-31.22|rvfi_insn_check.sv:71.18-95.4
423 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:41.8-41.15|rvfi_insn_check.sv:71.18-95.4
424 uext 23 169 0 checker_inst.insn_spec.next_pc ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:50.17-50.24|rvfi_insn_check.sv:71.18-95.4
425 uext 23 63 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:5.25-5.34|rvfi_insn_check.sv:71.18-95.4
426 uext 23 234 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:9.25-9.39|rvfi_insn_check.sv:71.18-95.4
427 uext 23 153 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:6.25-6.38|rvfi_insn_check.sv:71.18-95.4
428 uext 23 70 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:7.25-7.39|rvfi_insn_check.sv:71.18-95.4
429 uext 23 62 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:8.25-8.39|rvfi_insn_check.sv:71.18-95.4
430 uext 1 289 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:4.41-4.51|rvfi_insn_check.sv:71.18-95.4
431 uext 23 62 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:22.25-22.38|rvfi_insn_check.sv:71.18-95.4
432 const 179 0000
433 uext 179 432 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:23.25-23.39|rvfi_insn_check.sv:71.18-95.4
434 uext 23 62 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:25.25-25.39|rvfi_insn_check.sv:71.18-95.4
435 uext 179 432 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:24.25-24.39|rvfi_insn_check.sv:71.18-95.4
436 uext 23 169 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:21.25-21.38|rvfi_insn_check.sv:71.18-95.4
437 uext 27 142 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:19.41-19.53|rvfi_insn_check.sv:71.18-95.4
438 uext 23 159 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:20.25-20.38|rvfi_insn_check.sv:71.18-95.4
439 uext 27 65 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:17.41-17.54|rvfi_insn_check.sv:71.18-95.4
440 const 27 00000
441 uext 27 440 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:18.41-18.54|rvfi_insn_check.sv:71.18-95.4
442 uext 1 133 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:16.41-16.50|rvfi_insn_check.sv:71.18-95.4
443 uext 1 298 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_jalr.v:15.41-15.51|rvfi_insn_check.sv:71.18-95.4
444 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
445 uext 1 6 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
446 state 23 wrapper.uut.cpu.rvfi_mem_addr
447 uext 23 446 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
448 const 340 00
449 uext 340 448 0 checker_inst.mem_log2len ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:99.14-99.25
450 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
451 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
452 uext 23 234 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
453 uext 179 180 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
454 uext 23 236 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
455 uext 179 182 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
456 uext 23 153 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
457 uext 23 170 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
458 uext 27 143 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
459 uext 23 160 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
460 uext 1 38 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
461 uext 27 28 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
462 uext 23 24 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
463 uext 23 70 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
464 uext 27 51 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
465 uext 23 48 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
466 uext 23 62 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
467 uext 1 6 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
468 uext 23 63 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
469 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
470 const 340 01
471 uext 340 470 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
472 uext 23 446 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
473 uext 23 234 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
474 uext 179 180 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
475 uext 23 236 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
476 uext 179 182 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
477 const 340 11
478 uext 340 477 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
479 sort bitvec 64
480 const 479 0000000000000000000000000000000000000000000000000000000000000000
481 state 479 wrapper.uut.cpu.rvfi_order
482 init 479 481 480
483 uext 479 481 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
484 uext 23 153 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
485 uext 23 170 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
486 uext 27 143 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
487 uext 23 160 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
488 uext 27 28 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
489 uext 23 24 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
490 uext 27 51 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
491 uext 23 48 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
492 uext 1 279 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
493 uext 1 287 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
494 uext 23 62 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
495 uext 179 432 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
496 uext 23 62 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
497 uext 179 432 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
498 uext 23 169 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
499 uext 27 142 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
500 uext 23 159 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
501 uext 27 65 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
502 uext 27 440 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
503 uext 1 133 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
504 uext 1 298 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
505 uext 1 279 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
506 uext 1 289 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
507 uext 32 36 0 cycle ; rvfi_testbench.sv:34.13-34.18
508 uext 1 6 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
509 uext 23 63 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
510 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
511 uext 340 470 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
512 uext 23 446 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
513 uext 23 234 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
514 uext 179 180 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
515 uext 23 236 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
516 uext 179 182 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
517 uext 340 477 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
518 uext 479 481 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
519 uext 23 153 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
520 uext 23 170 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
521 uext 27 143 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
522 uext 23 160 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
523 uext 27 28 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
524 uext 23 24 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
525 uext 27 51 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
526 uext 23 48 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
527 uext 1 279 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
528 uext 1 287 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
529 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:2.8-2.13
530 uext 1 321 0 wrapper.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:19.30-19.38
531 state 125 wrapper.uut.cpu.bufreg.data
532 concat 23 531 448
533 uext 23 532 0 wrapper.dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:13.30-13.38
534 uext 1 352 0 wrapper.dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:17.30-17.38
535 state 23 wrapper.uut.cpu.bufreg2.dat
536 uext 23 535 0 wrapper.dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:14.30-14.38
537 state 23
538 uext 23 537 0 wrapper.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:18.30-18.38
539 redor 1 341
540 not 1 539
541 uext 340 5 1
542 eq 1 341 541
543 or 1 542 344
544 not 1 348
545 and 1 345 544
546 or 1 543 545
547 const 340 10
548 eq 1 341 547
549 or 1 548 344
550 eq 1 341 477
551 or 1 550 344
552 and 1 345 348
553 or 1 551 552
554 concat 340 546 540
555 concat 154 549 554
556 concat 179 553 555
557 uext 179 556 0 wrapper.dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:15.30-15.38
558 slice 1 333 3 3
559 uext 1 558 0 wrapper.dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:16.30-16.37
560 uext 1 304 0 wrapper.ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:10.30-10.38
561 uext 23 170 0 wrapper.ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:7.30-7.38
562 uext 1 314 0 wrapper.ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:8.30-8.38
563 state 23
564 uext 23 563 0 wrapper.ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:9.30-9.38
565 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:3.8-3.13
566 uext 1 6 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.275-4.284
567 uext 23 63 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.153-4.162
568 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.336-4.345
569 uext 340 470 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.458-4.466
570 uext 23 446 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.911-4.924
571 uext 23 234 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1046-4.1060
572 uext 179 180 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.956-4.970
573 uext 23 236 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1091-4.1105
574 uext 179 182 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1001-4.1015
575 uext 340 477 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.397-4.406
576 uext 479 481 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.108-4.118
577 uext 23 153 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.821-4.834
578 uext 23 170 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.866-4.879
579 uext 27 143 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.731-4.743
580 uext 23 160 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.776-4.789
581 uext 27 28 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.519-4.532
582 uext 23 24 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.625-4.639
583 uext 27 51 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.580-4.593
584 uext 23 48 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.670-4.684
585 uext 1 279 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.214-4.223
586 uext 1 287 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.47-4.57
587 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:34.22-34.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
588 state 27 wrapper.uut.cpu.immdec.imm24_20
589 slice 1 588 0 0
590 state 27 wrapper.uut.cpu.immdec.imm11_7
591 slice 1 590 0 0
592 slice 179 333 3 0
593 const 179 1000
594 eq 1 592 593
595 ite 1 594 591 589
596 state 1 wrapper.uut.cpu.immdec.imm31
597 and 1 336 334
598 slice 1 343 2 2
599 and 1 597 598
600 not 1 599
601 and 1 596 600
602 state 154 wrapper.uut.cpu.state.o_cnt
603 const 154 111
604 eq 1 602 603
605 slice 1 328 3 3
606 and 1 604 605
607 ite 1 606 601 595
608 state 1 wrapper.uut.rf_ram_if.rdata1
609 state 340 wrapper.uut.rf_ram.rdata
610 state 1 wrapper.uut.rf_ram.regzero
611 concat 340 610 610
612 not 340 611
613 and 340 609 612
614 slice 1 613 0 0
615 state 1 wrapper.uut.rf_ram_if.rtrig1
616 ite 1 615 614 608
617 ite 1 558 616 607
618 state 1 wrapper.uut.cpu.decode.imm30
619 and 1 558 618
620 or 1 346 619
621 or 1 620 336
622 xor 1 617 621
623 uext 1 622 0 wrapper.uut.cpu.alu.add_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:37.15-37.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
624 state 340 wrapper.uut.rf_ram_if.rdata0
625 slice 1 624 0 0
626 uext 340 625 1
627 uext 340 622 1
628 add 340 626 627
629 state 1 wrapper.uut.cpu.alu.add_cy_r
630 uext 340 629 1
631 add 340 628 630
632 slice 1 631 1 1
633 uext 1 632 0 wrapper.uut.cpu.alu.add_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:30.16-30.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
634 uext 1 3 0 wrapper.uut.cpu.alu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:8.20-8.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
635 state 1 wrapper.uut.cpu.alu.cmp_r
636 slice 340 343 1 0
637 uext 340 636 0 wrapper.uut.cpu.alu.i_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:15.21-15.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
638 not 1 344
639 and 1 345 638
640 slice 1 333 0 0
641 not 1 640
642 and 1 639 641
643 and 1 642 337
644 or 1 335 643
645 not 1 598
646 and 1 344 645
647 and 1 646 641
648 and 1 647 337
649 or 1 644 648
650 state 1 wrapper.uut.cpu.gen_csr.csr.o_new_irq
651 not 1 650
652 and 1 649 651
653 not 1 331
654 and 1 652 653
655 state 1 wrapper.uut.cpu.decode.op21
656 not 1 655
657 and 1 597 656
658 redor 1 343
659 not 1 658
660 and 1 657 659
661 or 1 650 660
662 state 1 wrapper.uut.cpu.state.gen_csr.misalign_trap_sync_r
663 or 1 661 662
664 or 1 663 336
665 and 1 664 649
666 or 1 654 665
667 and 1 329 666
668 and 1 334 638
669 state 1 wrapper.uut.cpu.state.stage_two_req
670 not 1 669
671 and 1 668 670
672 slice 1 535 5 5
673 or 1 598 672
674 and 1 671 673
675 and 1 674 331
676 or 1 667 675
677 and 1 342 676
678 uext 1 677 0 wrapper.uut.cpu.alu.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:22.22-22.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
679 slice 340 343 2 1
680 redor 1 679
681 not 1 680
682 uext 1 681 0 wrapper.uut.cpu.alu.i_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:16.20-16.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
683 and 1 345 344
684 and 1 344 598
685 or 1 683 684
686 not 1 685
687 uext 1 686 0 wrapper.uut.cpu.alu.i_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:17.20-17.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
688 redor 1 602
689 not 1 688
690 slice 1 328 0 0
691 and 1 689 690
692 uext 1 691 0 wrapper.uut.cpu.alu.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
693 uext 1 329 0 wrapper.uut.cpu.alu.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:10.20-10.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
694 uext 1 617 0 wrapper.uut.cpu.alu.i_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
695 redor 1 343
696 not 1 695
697 uext 340 5 1
698 eq 1 679 697
699 concat 340 698 696
700 slice 1 343 2 2
701 concat 154 700 699
702 uext 154 701 0 wrapper.uut.cpu.alu.i_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:18.21-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
703 uext 1 625 0 wrapper.uut.cpu.alu.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:20.22-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
704 uext 1 621 0 wrapper.uut.cpu.alu.i_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:14.20-14.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
705 and 1 625 686
706 and 1 617 686
707 not 1 706
708 add 1 705 707
709 add 1 708 632
710 slice 1 631 0 0
711 not 1 710
712 or 1 635 691
713 and 1 711 712
714 ite 1 681 713 709
715 uext 1 714 0 wrapper.uut.cpu.alu.o_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:12.21-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
716 and 1 696 710
717 or 1 677 716
718 and 1 635 691
719 and 1 698 718
720 or 1 717 719
721 xor 1 625 617
722 not 1 345
723 and 1 721 722
724 and 1 344 617
725 and 1 724 625
726 or 1 723 725
727 and 1 598 726
728 or 1 720 727
729 uext 1 728 0 wrapper.uut.cpu.alu.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
730 uext 1 706 0 wrapper.uut.cpu.alu.op_b_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:35.9-35.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
731 uext 1 710 0 wrapper.uut.cpu.alu.result_add ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:25.16-25.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
732 uext 1 726 0 wrapper.uut.cpu.alu.result_bool ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:59.15-59.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
733 uext 1 713 0 wrapper.uut.cpu.alu.result_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:43.9-43.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
734 uext 1 709 0 wrapper.uut.cpu.alu.result_lt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:41.9-41.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
735 uext 1 718 0 wrapper.uut.cpu.alu.result_slt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:26.16-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
736 uext 1 705 0 wrapper.uut.cpu.alu.rs1_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:34.9-34.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
737 uext 340 636 0 wrapper.uut.cpu.alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:134.17-134.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
738 uext 1 714 0 wrapper.uut.cpu.alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:137.18-137.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
739 uext 1 681 0 wrapper.uut.cpu.alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:135.18-135.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
740 uext 1 686 0 wrapper.uut.cpu.alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:136.18-136.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
741 uext 1 728 0 wrapper.uut.cpu.alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:96.18-96.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
742 uext 154 701 0 wrapper.uut.cpu.alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:138.18-138.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
743 uext 1 621 0 wrapper.uut.cpu.alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:133.18-133.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
744 slice 154 333 2 0
745 redor 1 744
746 not 1 745
747 slice 340 333 1 0
748 eq 1 747 477
749 or 1 746 748
750 state 1 wrapper.uut.cpu.decode.op20
751 and 1 597 750
752 or 1 749 751
753 slice 340 333 4 3
754 redor 1 753
755 not 1 754
756 or 1 752 755
757 slice 1 170 0 0
758 and 1 756 757
759 uext 340 758 1
760 slice 1 602 2 2
761 slice 340 602 1 0
762 eq 1 761 477
763 or 1 760 762
764 and 1 607 763
765 not 1 336
766 and 1 765 334
767 and 1 766 640
768 ite 1 767 764 677
769 uext 340 768 1
770 add 340 759 769
771 state 1 wrapper.uut.cpu.ctrl.pc_plus_offset_cy_r
772 uext 340 771 1
773 add 340 770 772
774 slice 1 773 0 0
775 not 1 691
776 and 1 774 775
777 uext 1 776 0 wrapper.uut.cpu.bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:157.11-157.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
778 uext 1 345 0 wrapper.uut.cpu.bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:81.11-81.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
779 uext 1 336 0 wrapper.uut.cpu.branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:86.11-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
780 slice 1 333 1 1
781 not 1 780
782 and 1 781 640
783 or 1 765 782
784 and 1 625 783
785 uext 340 784 1
786 not 1 334
787 and 1 607 786
788 redor 1 747
789 not 1 788
790 or 1 789 748
791 and 1 336 790
792 and 1 691 791
793 not 1 792
794 and 1 787 793
795 uext 340 794 1
796 add 340 785 795
797 state 1 wrapper.uut.cpu.bufreg.c_r
798 uext 340 797 1
799 add 340 796 798
800 slice 1 799 1 1
801 uext 1 800 0 wrapper.uut.cpu.bufreg.c ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.16-26.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
802 uext 1 792 0 wrapper.uut.cpu.bufreg.clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:31.16-31.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
803 uext 1 3 0 wrapper.uut.cpu.bufreg.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:4.22-4.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
804 uext 1 791 0 wrapper.uut.cpu.bufreg.i_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:15.22-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
805 uext 1 691 0 wrapper.uut.cpu.bufreg.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
806 slice 1 328 1 1
807 and 1 689 806
808 uext 1 807 0 wrapper.uut.cpu.bufreg.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:7.22-7.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
809 uext 1 676 0 wrapper.uut.cpu.bufreg.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:8.22-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
810 uext 1 607 0 wrapper.uut.cpu.bufreg.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:19.22-19.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
811 uext 1 786 0 wrapper.uut.cpu.bufreg.i_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:14.22-14.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
812 uext 1 654 0 wrapper.uut.cpu.bufreg.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:9.22-9.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
813 uext 1 6 0 wrapper.uut.cpu.bufreg.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:10.25-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
814 uext 1 625 0 wrapper.uut.cpu.bufreg.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
815 uext 1 783 0 wrapper.uut.cpu.bufreg.i_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:13.22-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
816 uext 1 618 0 wrapper.uut.cpu.bufreg.i_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:16.22-16.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
817 uext 23 532 0 wrapper.uut.cpu.bufreg.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
818 concat 23 531 341
819 uext 23 818 0 wrapper.uut.cpu.bufreg.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:24.23-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
820 uext 340 341 0 wrapper.uut.cpu.bufreg.o_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:11.25-11.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
821 uext 1 677 0 wrapper.uut.cpu.bufreg.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:20.23-20.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
822 slice 1 799 0 0
823 uext 1 822 0 wrapper.uut.cpu.bufreg.q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.19-26.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
824 not 1 342
825 and 1 824 544
826 slice 1 602 1 1
827 not 1 826
828 not 1 760
829 and 1 827 828
830 or 1 825 829
831 and 1 828 544
832 or 1 830 831
833 and 1 828 824
834 or 1 832 833
835 and 1 827 544
836 or 1 834 835
837 and 1 329 836
838 or 1 668 837
839 uext 1 838 0 wrapper.uut.cpu.bufreg2.dat_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:29.11-29.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
840 sort bitvec 6
841 slice 1 535 6 6
842 and 1 668 606
843 not 1 842
844 and 1 841 843
845 slice 27 535 5 1
846 concat 840 844 845
847 slice 840 535 5 0
848 uext 840 5 5
849 sub 840 847 848
850 not 1 654
851 and 1 668 850
852 ite 840 851 849 846
853 uext 840 852 0 wrapper.uut.cpu.bufreg2.dat_shamt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:43.15-43.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
854 uext 1 836 0 wrapper.uut.cpu.bufreg2.i_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:9.22-9.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
855 uext 1 3 0 wrapper.uut.cpu.bufreg2.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:3.22-3.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
856 uext 1 606 0 wrapper.uut.cpu.bufreg2.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:7.22-7.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
857 uext 23 537 0 wrapper.uut.cpu.bufreg2.i_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:23.23-23.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
858 uext 1 329 0 wrapper.uut.cpu.bufreg2.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:5.22-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
859 uext 1 607 0 wrapper.uut.cpu.bufreg2.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:17.22-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
860 uext 1 654 0 wrapper.uut.cpu.bufreg2.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
861 uext 1 321 0 wrapper.uut.cpu.bufreg2.i_load ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:22.22-22.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
862 uext 340 341 0 wrapper.uut.cpu.bufreg2.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:8.23-8.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
863 uext 1 558 0 wrapper.uut.cpu.bufreg2.i_op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:13.22-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
864 uext 1 616 0 wrapper.uut.cpu.bufreg2.i_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:16.22-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
865 uext 1 668 0 wrapper.uut.cpu.bufreg2.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
866 uext 23 535 0 wrapper.uut.cpu.bufreg2.o_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:21.23-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
867 uext 1 617 0 wrapper.uut.cpu.bufreg2.o_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
868 slice 1 535 24 24
869 and 1 550 868
870 slice 1 535 16 16
871 and 1 548 870
872 or 1 869 871
873 slice 1 535 8 8
874 and 1 542 873
875 or 1 872 874
876 slice 1 535 0 0
877 and 1 540 876
878 or 1 875 877
879 uext 1 878 0 wrapper.uut.cpu.bufreg2.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:19.23-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
880 slice 1 852 5 5
881 uext 1 880 0 wrapper.uut.cpu.bufreg2.o_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
882 uext 1 672 0 wrapper.uut.cpu.bufreg2.o_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:11.23-11.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
883 uext 1 878 0 wrapper.uut.cpu.bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:129.11-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
884 uext 1 791 0 wrapper.uut.cpu.bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:127.11-127.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
885 uext 1 676 0 wrapper.uut.cpu.bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:123.11-123.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
886 uext 1 786 0 wrapper.uut.cpu.bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:126.11-126.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
887 uext 1 677 0 wrapper.uut.cpu.bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:128.11-128.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
888 uext 1 783 0 wrapper.uut.cpu.bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:125.11-125.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
889 uext 1 618 0 wrapper.uut.cpu.bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:124.18-124.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
890 uext 1 836 0 wrapper.uut.cpu.byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:153.11-153.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
891 uext 1 3 0 wrapper.uut.cpu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:12.23-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
892 uext 1 691 0 wrapper.uut.cpu.cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:115.18-115.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
893 uext 1 689 0 wrapper.uut.cpu.cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:113.11-113.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
894 uext 1 807 0 wrapper.uut.cpu.cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:116.18-116.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
895 uext 1 763 0 wrapper.uut.cpu.cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:114.11-114.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
896 slice 1 328 2 2
897 and 1 689 896
898 uext 1 897 0 wrapper.uut.cpu.cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:117.18-117.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
899 and 1 689 605
900 uext 1 899 0 wrapper.uut.cpu.cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:118.18-118.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
901 uext 1 606 0 wrapper.uut.cpu.cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:121.11-121.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
902 uext 1 329 0 wrapper.uut.cpu.cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:112.18-112.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
903 state 1 wrapper.uut.cpu.decode.op26
904 not 1 903
905 or 1 904 655
906 and 1 903 750
907 concat 340 906 905
908 uext 340 907 0 wrapper.uut.cpu.csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:166.17-166.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
909 uext 1 598 0 wrapper.uut.cpu.csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:164.11-164.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
910 and 1 597 658
911 and 1 903 656
912 or 1 750 911
913 and 1 910 912
914 uext 1 913 0 wrapper.uut.cpu.csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:165.11-165.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
915 sort bitvec 9
916 state 915 wrapper.uut.cpu.immdec.imm19_12_20
917 slice 1 916 4 4
918 uext 1 917 0 wrapper.uut.cpu.csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:163.11-163.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
919 uext 1 599 0 wrapper.uut.cpu.csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:168.11-168.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
920 and 1 910 904
921 state 1 wrapper.uut.cpu.decode.op22
922 not 1 921
923 and 1 920 922
924 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mie
925 and 1 923 924
926 and 1 925 899
927 and 1 616 913
928 or 1 926 927
929 and 1 910 655
930 not 1 750
931 and 1 929 930
932 and 1 931 329
933 state 1 wrapper.uut.cpu.gen_csr.csr.mcause31
934 ite 1 606 933 6
935 state 179 wrapper.uut.cpu.gen_csr.csr.mcause3_0
936 slice 1 935 0 0
937 ite 1 689 936 934
938 and 1 932 937
939 or 1 928 938
940 redor 1 636
941 not 1 940
942 ite 1 941 939 402
943 ite 1 598 917 625
944 not 1 943
945 and 1 939 944
946 eq 1 636 477
947 ite 1 946 945 942
948 or 1 939 943
949 eq 1 636 547
950 ite 1 949 948 947
951 uext 340 5 1
952 eq 1 636 951
953 ite 1 952 943 950
954 uext 1 953 0 wrapper.uut.cpu.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:169.11-169.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
955 uext 1 931 0 wrapper.uut.cpu.csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:161.11-161.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
956 uext 1 923 0 wrapper.uut.cpu.csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:159.11-159.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
957 uext 1 616 0 wrapper.uut.cpu.csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:167.11-167.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
958 uext 1 939 0 wrapper.uut.cpu.csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:98.18-98.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
959 uext 340 636 0 wrapper.uut.cpu.csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:162.16-162.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
960 uext 1 3 0 wrapper.uut.cpu.ctrl.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:7.21-7.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
961 uext 1 677 0 wrapper.uut.cpu.ctrl.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:24.21-24.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
962 uext 1 691 0 wrapper.uut.cpu.ctrl.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:12.21-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
963 uext 1 807 0 wrapper.uut.cpu.ctrl.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:13.22-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
964 uext 1 763 0 wrapper.uut.cpu.ctrl.i_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:11.21-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
965 uext 1 897 0 wrapper.uut.cpu.ctrl.i_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
966 uext 1 616 0 wrapper.uut.cpu.ctrl.i_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:25.21-25.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
967 uext 1 607 0 wrapper.uut.cpu.ctrl.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:23.21-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
968 uext 1 6 0 wrapper.uut.cpu.ctrl.i_iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
969 and 1 336 640
970 uext 1 969 0 wrapper.uut.cpu.ctrl.i_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:17.21-17.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
971 state 1 wrapper.uut.cpu.state.o_ctrl_jump
972 uext 1 971 0 wrapper.uut.cpu.ctrl.i_jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:16.21-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
973 and 1 329 850
974 uext 1 973 0 wrapper.uut.cpu.ctrl.i_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:10.21-10.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
975 uext 1 756 0 wrapper.uut.cpu.ctrl.i_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:19.21-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
976 uext 1 4 0 wrapper.uut.cpu.ctrl.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:8.21-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
977 and 1 597 655
978 and 1 977 659
979 or 1 663 978
980 uext 1 979 0 wrapper.uut.cpu.ctrl.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:20.21-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
981 uext 1 767 0 wrapper.uut.cpu.ctrl.i_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:18.21-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
982 uext 340 757 1
983 uext 340 897 1
984 add 340 982 983
985 state 1 wrapper.uut.cpu.ctrl.pc_plus_4_cy_r
986 uext 340 985 1
987 add 340 984 986
988 slice 1 987 0 0
989 ite 1 971 776 988
990 and 1 616 775
991 ite 1 979 990 989
992 uext 1 991 0 wrapper.uut.cpu.ctrl.new_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:42.15-42.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
993 uext 1 776 0 wrapper.uut.cpu.ctrl.o_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:27.22-27.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
994 and 1 767 776
995 and 1 988 969
996 or 1 994 995
997 uext 1 996 0 wrapper.uut.cpu.ctrl.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:26.22-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
998 uext 1 758 0 wrapper.uut.cpu.ctrl.offset_a ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:44.15-44.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
999 uext 1 768 0 wrapper.uut.cpu.ctrl.offset_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:45.15-45.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1000 uext 1 757 0 wrapper.uut.cpu.ctrl.pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:40.15-40.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1001 uext 1 988 0 wrapper.uut.cpu.ctrl.pc_plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:31.15-31.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1002 slice 1 987 1 1
1003 uext 1 1002 0 wrapper.uut.cpu.ctrl.pc_plus_4_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:32.15-32.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1004 uext 1 774 0 wrapper.uut.cpu.ctrl.pc_plus_offset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:34.15-34.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1005 uext 1 776 0 wrapper.uut.cpu.ctrl.pc_plus_offset_aligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:37.15-37.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1006 slice 1 773 1 1
1007 uext 1 1006 0 wrapper.uut.cpu.ctrl.pc_plus_offset_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:35.15-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1008 uext 1 897 0 wrapper.uut.cpu.ctrl.plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:38.15-38.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1009 uext 1 973 0 wrapper.uut.cpu.ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:101.18-101.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1010 uext 1 996 0 wrapper.uut.cpu.ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:95.18-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1011 uext 1 321 0 wrapper.uut.cpu.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:131.16-131.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1012 uext 1 338 0 wrapper.uut.cpu.dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:171.11-171.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1013 uext 23 537 0 wrapper.uut.cpu.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:130.16-130.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1014 uext 1 3 0 wrapper.uut.cpu.decode.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:6.22-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1015 uext 340 636 0 wrapper.uut.cpu.decode.co_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:208.15-208.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1016 uext 1 681 0 wrapper.uut.cpu.decode.co_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:200.9-200.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1017 uext 1 686 0 wrapper.uut.cpu.decode.co_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:202.9-202.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1018 uext 154 701 0 wrapper.uut.cpu.decode.co_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:226.15-226.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1019 uext 1 621 0 wrapper.uut.cpu.decode.co_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:161.9-161.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1020 uext 1 345 0 wrapper.uut.cpu.decode.co_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:130.9-130.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1021 uext 1 336 0 wrapper.uut.cpu.decode.co_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:83.9-83.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1022 uext 1 791 0 wrapper.uut.cpu.decode.co_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:101.9-101.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1023 uext 1 786 0 wrapper.uut.cpu.decode.co_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:96.9-96.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1024 uext 1 783 0 wrapper.uut.cpu.decode.co_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:95.9-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1025 uext 1 618 0 wrapper.uut.cpu.decode.co_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:149.9-149.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1026 uext 340 907 0 wrapper.uut.cpu.decode.co_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:198.15-198.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1027 uext 1 598 0 wrapper.uut.cpu.decode.co_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:196.9-196.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1028 uext 1 913 0 wrapper.uut.cpu.decode.co_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:190.9-190.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1029 uext 1 599 0 wrapper.uut.cpu.decode.co_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:197.9-197.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1030 uext 1 931 0 wrapper.uut.cpu.decode.co_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:193.9-193.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1031 uext 1 923 0 wrapper.uut.cpu.decode.co_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:191.9-191.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1032 uext 340 636 0 wrapper.uut.cpu.decode.co_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:195.15-195.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1033 uext 1 969 0 wrapper.uut.cpu.decode.co_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:109.9-109.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1034 uext 1 978 0 wrapper.uut.cpu.decode.co_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:142.9-142.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1035 uext 1 756 0 wrapper.uut.cpu.decode.co_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:114.9-114.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1036 uext 1 767 0 wrapper.uut.cpu.decode.co_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:108.9-108.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1037 uext 1 338 0 wrapper.uut.cpu.decode.co_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:84.9-84.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1038 uext 1 660 0 wrapper.uut.cpu.decode.co_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:145.9-145.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1039 uext 1 750 0 wrapper.uut.cpu.decode.co_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:137.9-137.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1040 uext 154 343 0 wrapper.uut.cpu.decode.co_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:89.15-89.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1041 slice 340 333 2 1
1042 redor 1 1041
1043 not 1 1042
1044 or 1 789 1043
1045 not 1 640
1046 and 1 336 1045
1047 concat 340 1044 594
1048 concat 154 1046 1047
1049 slice 1 333 4 4
1050 concat 179 1049 1048
1051 uext 179 1050 0 wrapper.uut.cpu.decode.co_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:210.15-210.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1052 and 1 786 336
1053 and 1 1052 640
1054 or 1 334 1053
1055 not 1 558
1056 and 1 786 1055
1057 and 1 1056 1045
1058 or 1 1054 1057
1059 not 1 1058
1060 uext 340 5 1
1061 eq 1 1041 1060
1062 and 1 334 640
1063 or 1 1061 1062
1064 or 1 1063 599
1065 or 1 597 1055
1066 or 1 1065 640
1067 or 1 336 558
1068 or 1 1067 334
1069 or 1 1068 1045
1070 concat 340 1064 1059
1071 concat 154 1066 1070
1072 concat 179 1069 1071
1073 uext 179 1072 0 wrapper.uut.cpu.decode.co_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:220.15-220.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1074 uext 1 6 0 wrapper.uut.cpu.decode.co_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:76.9-76.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1075 uext 1 558 0 wrapper.uut.cpu.decode.co_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:204.9-204.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1076 uext 1 345 0 wrapper.uut.cpu.decode.co_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:206.9-206.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1077 uext 1 645 0 wrapper.uut.cpu.decode.co_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:205.9-205.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1078 uext 1 344 0 wrapper.uut.cpu.decode.co_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:86.9-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1079 uext 1 336 0 wrapper.uut.cpu.decode.co_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:85.9-85.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1080 uext 1 558 0 wrapper.uut.cpu.decode.co_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:233.9-233.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1081 and 1 1045 334
1082 and 1 1081 765
1083 uext 1 1082 0 wrapper.uut.cpu.decode.co_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:87.9-87.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1084 uext 1 910 0 wrapper.uut.cpu.decode.co_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:188.9-188.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1085 and 1 786 1045
1086 uext 1 1085 0 wrapper.uut.cpu.decode.co_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:88.9-88.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1087 uext 1 1058 0 wrapper.uut.cpu.decode.co_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:121.9-121.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1088 uext 1 598 0 wrapper.uut.cpu.decode.co_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:129.9-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1089 uext 1 668 0 wrapper.uut.cpu.decode.co_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:81.9-81.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1090 and 1 344 334
1091 or 1 336 1090
1092 and 1 618 334
1093 and 1 1092 558
1094 and 1 1093 645
1095 or 1 1091 1094
1096 uext 1 1095 0 wrapper.uut.cpu.decode.co_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:82.9-82.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1097 uext 1 649 0 wrapper.uut.cpu.decode.co_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:78.9-78.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1098 uext 1 910 0 wrapper.uut.cpu.decode.csr_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:133.9-133.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1099 uext 1 912 0 wrapper.uut.cpu.decode.csr_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:186.9-186.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1100 uext 1 304 0 wrapper.uut.cpu.decode.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:9.22-9.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1101 slice 125 563 31 2
1102 uext 125 1101 0 wrapper.uut.cpu.decode.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:8.22-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1103 uext 340 636 0 wrapper.uut.cpu.decode.o_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:38.21-38.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1104 uext 1 681 0 wrapper.uut.cpu.decode.o_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:39.21-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1105 uext 1 686 0 wrapper.uut.cpu.decode.o_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:40.21-40.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1106 uext 154 701 0 wrapper.uut.cpu.decode.o_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:41.21-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1107 uext 1 621 0 wrapper.uut.cpu.decode.o_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:37.21-37.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1108 uext 1 345 0 wrapper.uut.cpu.decode.o_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:12.21-12.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1109 uext 1 336 0 wrapper.uut.cpu.decode.o_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:16.21-16.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1110 uext 1 791 0 wrapper.uut.cpu.decode.o_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:29.21-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1111 uext 1 786 0 wrapper.uut.cpu.decode.o_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1112 uext 1 783 0 wrapper.uut.cpu.decode.o_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:27.21-27.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1113 uext 1 618 0 wrapper.uut.cpu.decode.o_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:30.21-30.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1114 uext 340 907 0 wrapper.uut.cpu.decode.o_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:49.21-49.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1115 uext 1 598 0 wrapper.uut.cpu.decode.o_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:54.21-54.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1116 uext 1 913 0 wrapper.uut.cpu.decode.o_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:48.21-48.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1117 uext 1 599 0 wrapper.uut.cpu.decode.o_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:55.21-55.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1118 uext 1 931 0 wrapper.uut.cpu.decode.o_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:52.21-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1119 uext 1 923 0 wrapper.uut.cpu.decode.o_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:50.21-50.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1120 uext 340 636 0 wrapper.uut.cpu.decode.o_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:53.21-53.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1121 uext 1 969 0 wrapper.uut.cpu.decode.o_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:32.21-32.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1122 uext 1 978 0 wrapper.uut.cpu.decode.o_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:35.21-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1123 uext 1 756 0 wrapper.uut.cpu.decode.o_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:34.21-34.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1124 uext 1 767 0 wrapper.uut.cpu.decode.o_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:33.21-33.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1125 uext 1 338 0 wrapper.uut.cpu.decode.o_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:21.21-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1126 uext 1 660 0 wrapper.uut.cpu.decode.o_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1127 uext 1 750 0 wrapper.uut.cpu.decode.o_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1128 uext 154 343 0 wrapper.uut.cpu.decode.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1129 uext 179 1050 0 wrapper.uut.cpu.decode.o_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:58.21-58.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1130 uext 179 1072 0 wrapper.uut.cpu.decode.o_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:59.21-59.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1131 uext 1 6 0 wrapper.uut.cpu.decode.o_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:23.21-23.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1132 uext 1 558 0 wrapper.uut.cpu.decode.o_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:46.21-46.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1133 uext 1 345 0 wrapper.uut.cpu.decode.o_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:45.21-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1134 uext 1 645 0 wrapper.uut.cpu.decode.o_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:43.21-43.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1135 uext 1 344 0 wrapper.uut.cpu.decode.o_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:44.21-44.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1136 uext 1 336 0 wrapper.uut.cpu.decode.o_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:56.21-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1137 uext 1 558 0 wrapper.uut.cpu.decode.o_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:60.21-60.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1138 uext 1 1082 0 wrapper.uut.cpu.decode.o_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:64.21-64.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1139 uext 1 910 0 wrapper.uut.cpu.decode.o_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:63.21-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1140 uext 1 1085 0 wrapper.uut.cpu.decode.o_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:62.21-62.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1141 uext 1 1058 0 wrapper.uut.cpu.decode.o_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:19.21-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1142 uext 1 598 0 wrapper.uut.cpu.decode.o_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:11.21-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1143 uext 1 668 0 wrapper.uut.cpu.decode.o_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:17.21-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1144 uext 1 1095 0 wrapper.uut.cpu.decode.o_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:18.21-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1145 uext 1 649 0 wrapper.uut.cpu.decode.o_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:20.21-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1146 uext 1 660 0 wrapper.uut.cpu.e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:84.11-84.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1147 uext 1 750 0 wrapper.uut.cpu.ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:85.11-85.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1148 uext 1 953 0 wrapper.uut.cpu.gen_csr.csr.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:49.10-49.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1149 uext 1 939 0 wrapper.uut.cpu.gen_csr.csr.csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:50.10-50.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1150 uext 1 943 0 wrapper.uut.cpu.gen_csr.csr.d ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:54.10-54.11|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1151 uext 1 3 0 wrapper.uut.cpu.gen_csr.csr.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:5.20-5.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1152 uext 1 689 0 wrapper.uut.cpu.gen_csr.csr.i_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:10.20-10.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1153 uext 1 899 0 wrapper.uut.cpu.gen_csr.csr.i_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1154 uext 1 606 0 wrapper.uut.cpu.gen_csr.csr.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:13.20-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1155 uext 1 598 0 wrapper.uut.cpu.gen_csr.csr.i_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:27.20-27.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1156 uext 1 917 0 wrapper.uut.cpu.gen_csr.csr.i_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:31.20-31.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1157 uext 340 636 0 wrapper.uut.cpu.gen_csr.csr.i_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1158 uext 1 660 0 wrapper.uut.cpu.gen_csr.csr.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:19.20-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1159 uext 1 750 0 wrapper.uut.cpu.gen_csr.csr.i_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:20.20-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1160 uext 1 329 0 wrapper.uut.cpu.gen_csr.csr.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:9.20-9.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1161 uext 1 931 0 wrapper.uut.cpu.gen_csr.csr.i_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:24.20-24.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1162 uext 1 558 0 wrapper.uut.cpu.gen_csr.csr.i_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:21.20-21.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1163 uext 1 765 0 wrapper.uut.cpu.gen_csr.csr.i_mem_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:14.20-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1164 uext 1 978 0 wrapper.uut.cpu.gen_csr.csr.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:26.20-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1165 uext 1 923 0 wrapper.uut.cpu.gen_csr.csr.i_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:22.20-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1166 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.i_mtip ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:15.20-15.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1167 uext 1 927 0 wrapper.uut.cpu.gen_csr.csr.i_rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:29.20-29.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1168 uext 1 625 0 wrapper.uut.cpu.gen_csr.csr.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:32.20-32.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1169 uext 1 4 0 wrapper.uut.cpu.gen_csr.csr.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:6.20-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1170 uext 1 663 0 wrapper.uut.cpu.gen_csr.csr.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:16.20-16.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1171 uext 1 304 0 wrapper.uut.cpu.gen_csr.csr.i_trig_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:8.20-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1172 uext 1 937 0 wrapper.uut.cpu.gen_csr.csr.mcause ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:47.10-47.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1173 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mpie
1174 uext 1 953 0 wrapper.uut.cpu.gen_csr.csr.o_csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:30.21-30.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1175 uext 1 939 0 wrapper.uut.cpu.gen_csr.csr.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:33.21-33.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1176 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:68.10-68.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1177 uext 1 321 0 wrapper.uut.cpu.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:63.23-63.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1178 uext 23 537 0 wrapper.uut.cpu.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:62.29-62.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1179 uext 1 304 0 wrapper.uut.cpu.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:56.23-56.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1180 uext 23 563 0 wrapper.uut.cpu.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:55.29-55.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1181 uext 1 625 0 wrapper.uut.cpu.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:50.23-50.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1182 uext 1 616 0 wrapper.uut.cpu.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:51.23-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1183 state 1 wrapper.uut.rf_ram_if.rgnt
1184 not 1 662
1185 and 1 1184 330
1186 and 1 1185 331
1187 not 1 598
1188 or 1 880 1187
1189 and 1 668 1188
1190 or 1 1189 321
1191 or 1 1190 1095
1192 and 1 1186 1191
1193 or 1 1183 1192
1194 uext 1 1193 0 wrapper.uut.cpu.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:41.23-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1195 uext 1 4 0 wrapper.uut.cpu.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:13.23-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1196 uext 1 6 0 wrapper.uut.cpu.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:14.23-14.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1197 uext 23 563 0 wrapper.uut.cpu.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:177.16-177.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1198 uext 1 607 0 wrapper.uut.cpu.imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:106.18-106.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1199 uext 1 3 0 wrapper.uut.cpu.immdec.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:5.21-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1200 uext 1 606 0 wrapper.uut.cpu.immdec.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:8.21-8.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1201 uext 1 329 0 wrapper.uut.cpu.immdec.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:7.21-7.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1202 uext 1 599 0 wrapper.uut.cpu.immdec.i_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:11.21-11.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1203 uext 179 1050 0 wrapper.uut.cpu.immdec.i_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:12.22-12.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1204 uext 179 1072 0 wrapper.uut.cpu.immdec.i_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:10.22-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1205 uext 1 304 0 wrapper.uut.cpu.immdec.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:20.21-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1206 slice 110 563 31 7
1207 uext 110 1206 0 wrapper.uut.cpu.immdec.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1208 state 840 wrapper.uut.cpu.immdec.imm30_25
1209 state 1 wrapper.uut.cpu.immdec.imm7
1210 uext 1 917 0 wrapper.uut.cpu.immdec.o_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:17.22-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1211 uext 1 607 0 wrapper.uut.cpu.immdec.o_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1212 uext 27 590 0 wrapper.uut.cpu.immdec.o_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:13.22-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1213 slice 27 916 8 4
1214 uext 27 1213 0 wrapper.uut.cpu.immdec.o_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1215 uext 27 588 0 wrapper.uut.cpu.immdec.o_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:15.22-15.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1216 uext 1 601 0 wrapper.uut.cpu.immdec.signbit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:33.15-33.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1217 uext 179 1050 0 wrapper.uut.cpu.immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:77.17-77.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1218 uext 179 1072 0 wrapper.uut.cpu.immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:78.16-78.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1219 uext 1 654 0 wrapper.uut.cpu.init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:111.18-111.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1220 uext 1 6 0 wrapper.uut.cpu.iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:109.18-109.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1221 uext 1 969 0 wrapper.uut.cpu.jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:103.18-103.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1222 uext 1 971 0 wrapper.uut.cpu.jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:102.18-102.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1223 uext 340 341 0 wrapper.uut.cpu.lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:175.17-175.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1224 uext 1 6 0 wrapper.uut.cpu.mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:90.11-90.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1225 slice 340 602 2 1
1226 uext 340 1225 0 wrapper.uut.cpu.mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:150.17-150.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1227 uext 1 345 0 wrapper.uut.cpu.mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:149.18-149.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1228 redor 1 1225
1229 not 1 1228
1230 or 1 344 1229
1231 and 1 345 828
1232 or 1 1230 1231
1233 uext 1 1232 0 wrapper.uut.cpu.mem_if.dat_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:44.9-44.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1234 uext 1 878 0 wrapper.uut.cpu.mem_if.i_bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:22.21-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1235 uext 340 1225 0 wrapper.uut.cpu.mem_if.i_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:11.22-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1236 uext 1 3 0 wrapper.uut.cpu.mem_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1237 uext 1 345 0 wrapper.uut.cpu.mem_if.i_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:18.21-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1238 uext 340 341 0 wrapper.uut.cpu.mem_if.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:12.22-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1239 uext 1 6 0 wrapper.uut.cpu.mem_if.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:20.21-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1240 uext 1 645 0 wrapper.uut.cpu.mem_if.i_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:16.21-16.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1241 uext 1 344 0 wrapper.uut.cpu.mem_if.i_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:17.21-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1242 uext 1 836 0 wrapper.uut.cpu.mem_if.o_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:13.22-13.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1243 uext 1 350 0 wrapper.uut.cpu.mem_if.o_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1244 state 1 wrapper.uut.cpu.mem_if.signbit
1245 and 1 645 1244
1246 ite 1 1232 878 1245
1247 uext 1 1246 0 wrapper.uut.cpu.mem_if.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1248 uext 179 556 0 wrapper.uut.cpu.mem_if.o_wb_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:25.22-25.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1249 uext 1 350 0 wrapper.uut.cpu.mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:155.11-155.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1250 uext 1 1246 0 wrapper.uut.cpu.mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:97.18-97.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1251 uext 1 645 0 wrapper.uut.cpu.mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:147.18-147.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1252 uext 1 344 0 wrapper.uut.cpu.mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:148.18-148.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1253 uext 1 978 0 wrapper.uut.cpu.mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:105.11-105.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1254 uext 1 336 0 wrapper.uut.cpu.mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:99.11-99.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1255 uext 1 650 0 wrapper.uut.cpu.new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:173.11-173.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1256 uext 23 532 0 wrapper.uut.cpu.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:57.30-57.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1257 uext 1 352 0 wrapper.uut.cpu.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:61.24-61.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1258 uext 23 535 0 wrapper.uut.cpu.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:58.30-58.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1259 uext 179 556 0 wrapper.uut.cpu.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:59.29-59.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1260 uext 1 558 0 wrapper.uut.cpu.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:60.24-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1261 uext 154 343 0 wrapper.uut.cpu.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:65.23-65.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1262 uext 23 818 0 wrapper.uut.cpu.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:68.23-68.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1263 uext 23 535 0 wrapper.uut.cpu.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:69.23-69.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1264 uext 23 170 0 wrapper.uut.cpu.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:53.30-53.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1265 uext 1 314 0 wrapper.uut.cpu.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:54.24-54.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1266 uext 1 6 0 wrapper.uut.cpu.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:71.23-71.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1267 and 1 669 662
1268 or 1 304 1267
1269 uext 1 1268 0 wrapper.uut.cpu.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:39.24-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1270 uext 1 1192 0 wrapper.uut.cpu.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:40.24-40.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1271 slice 27 916 8 4
1272 concat 840 6 1271
1273 uext 840 1272 0 wrapper.uut.cpu.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:48.31-48.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1274 uext 340 663 1
1275 concat 340 978 6
1276 or 340 1274 1275
1277 concat 340 913 913
1278 and 340 1277 907
1279 or 340 1276 1278
1280 or 1 979 913
1281 not 1 1280
1282 concat 340 1281 1281
1283 slice 340 588 1 0
1284 and 340 1282 1283
1285 or 340 1279 1284
1286 slice 154 588 4 2
1287 concat 340 1281 1281
1288 concat 154 1281 1287
1289 and 154 1286 1288
1290 concat 27 1289 1285
1291 concat 840 1280 1290
1292 uext 840 1291 0 wrapper.uut.cpu.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:49.31-49.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1293 and 1 728 1082
1294 or 1 996 1293
1295 and 1 939 910
1296 or 1 1294 1295
1297 and 1 1246 1085
1298 or 1 1296 1297
1299 ite 1 336 776 677
1300 ite 1 663 1299 1298
1301 uext 1 1300 0 wrapper.uut.cpu.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:46.24-46.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1302 ite 1 663 757 953
1303 uext 1 1302 0 wrapper.uut.cpu.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:47.24-47.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1304 and 1 1058 850
1305 redor 1 590
1306 and 1 1304 1305
1307 or 1 663 1306
1308 and 1 329 1307
1309 uext 1 1308 0 wrapper.uut.cpu.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:44.24-44.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1310 or 1 663 913
1311 and 1 329 1310
1312 uext 1 1311 0 wrapper.uut.cpu.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:45.24-45.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1313 concat 840 6 590
1314 const 840 100011
1315 ite 840 663 1314 1313
1316 uext 840 1315 0 wrapper.uut.cpu.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:42.31-42.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1317 ite 340 663 547 907
1318 concat 840 593 1317
1319 uext 840 1318 0 wrapper.uut.cpu.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:43.31-43.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1320 uext 1 617 0 wrapper.uut.cpu.op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:144.18-144.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1321 uext 1 558 0 wrapper.uut.cpu.op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:145.18-145.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1322 state 23 wrapper.uut.cpu.pc
1323 init 23 1322 62
1324 uext 1 756 0 wrapper.uut.cpu.pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:108.11-108.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1325 uext 27 590 0 wrapper.uut.cpu.rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:73.18-73.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1326 uext 1 1082 0 wrapper.uut.cpu.rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:92.11-92.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1327 uext 1 910 0 wrapper.uut.cpu.rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:93.11-93.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1328 uext 1 1304 0 wrapper.uut.cpu.rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:142.18-142.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1329 uext 1 1085 0 wrapper.uut.cpu.rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:94.11-94.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1330 uext 1 1058 0 wrapper.uut.cpu.rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:89.11-89.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1331 uext 1 927 0 wrapper.uut.cpu.rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:170.11-170.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1332 uext 1 1299 0 wrapper.uut.cpu.rf_if.gen_csr.mtval ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:62.15-62.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1333 uext 1 1298 0 wrapper.uut.cpu.rf_if.gen_csr.rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:57.15-57.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1334 uext 1 1281 0 wrapper.uut.cpu.rf_if.gen_csr.sel_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:112.9-112.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1335 uext 1 728 0 wrapper.uut.cpu.rf_if.i_alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:34.23-34.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1336 uext 1 776 0 wrapper.uut.cpu.rf_if.i_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:23.23-23.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1337 uext 1 677 0 wrapper.uut.cpu.rf_if.i_bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1338 uext 1 329 0 wrapper.uut.cpu.rf_if.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:5.23-5.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1339 uext 1 953 0 wrapper.uut.cpu.rf_if.i_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:28.23-28.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1340 uext 340 907 0 wrapper.uut.cpu.rf_if.i_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:27.28-27.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1341 uext 1 913 0 wrapper.uut.cpu.rf_if.i_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:26.23-26.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1342 uext 1 939 0 wrapper.uut.cpu.rf_if.i_csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:36.23-36.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1343 uext 1 996 0 wrapper.uut.cpu.rf_if.i_ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:33.23-33.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1344 uext 1 1246 0 wrapper.uut.cpu.rf_if.i_mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:38.23-38.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1345 uext 1 757 0 wrapper.uut.cpu.rf_if.i_mepc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:20.23-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1346 uext 1 978 0 wrapper.uut.cpu.rf_if.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:19.23-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1347 uext 1 336 0 wrapper.uut.cpu.rf_if.i_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:21.23-21.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1348 uext 1 1082 0 wrapper.uut.cpu.rf_if.i_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:35.23-35.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1349 uext 1 910 0 wrapper.uut.cpu.rf_if.i_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:37.23-37.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1350 uext 1 1085 0 wrapper.uut.cpu.rf_if.i_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:39.23-39.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1351 uext 27 590 0 wrapper.uut.cpu.rf_if.i_rd_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:32.28-32.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1352 uext 1 1304 0 wrapper.uut.cpu.rf_if.i_rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:31.23-31.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1353 uext 1 625 0 wrapper.uut.cpu.rf_if.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:14.23-14.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1354 uext 1 616 0 wrapper.uut.cpu.rf_if.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1355 uext 27 1213 0 wrapper.uut.cpu.rf_if.i_rs1_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:42.28-42.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1356 uext 27 588 0 wrapper.uut.cpu.rf_if.i_rs2_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:45.28-45.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1357 uext 1 663 0 wrapper.uut.cpu.rf_if.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1358 uext 1 927 0 wrapper.uut.cpu.rf_if.o_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:29.24-29.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1359 uext 1 616 0 wrapper.uut.cpu.rf_if.o_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:24.24-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1360 uext 840 1272 0 wrapper.uut.cpu.rf_if.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:12.31-12.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1361 uext 840 1291 0 wrapper.uut.cpu.rf_if.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:13.31-13.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1362 uext 1 625 0 wrapper.uut.cpu.rf_if.o_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:43.24-43.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1363 uext 1 616 0 wrapper.uut.cpu.rf_if.o_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:46.24-46.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1364 uext 1 1300 0 wrapper.uut.cpu.rf_if.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:10.24-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1365 uext 1 1302 0 wrapper.uut.cpu.rf_if.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:11.24-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1366 uext 1 1308 0 wrapper.uut.cpu.rf_if.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:8.24-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1367 uext 1 1311 0 wrapper.uut.cpu.rf_if.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:9.24-9.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1368 uext 840 1315 0 wrapper.uut.cpu.rf_if.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:6.31-6.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1369 uext 840 1318 0 wrapper.uut.cpu.rf_if.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:7.31-7.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1370 uext 1 1306 0 wrapper.uut.cpu.rf_if.rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:53.15-53.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1371 uext 1 625 0 wrapper.uut.cpu.rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:140.18-140.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1372 uext 27 1213 0 wrapper.uut.cpu.rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:74.18-74.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1373 uext 1 616 0 wrapper.uut.cpu.rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:141.18-141.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1374 uext 27 588 0 wrapper.uut.cpu.rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:75.18-75.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1375 ite 1 649 654 973
1376 uext 1 1375 0 wrapper.uut.cpu.rs_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:581.9-581.14|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1377 uext 1 6 0 wrapper.uut.cpu.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:20.23-20.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1378 uext 1 6 0 wrapper.uut.cpu.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:21.23-21.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1379 uext 340 470 0 wrapper.uut.cpu.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:23.28-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1380 uext 340 477 0 wrapper.uut.cpu.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:22.28-22.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1381 uext 23 170 0 wrapper.uut.cpu.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:31.29-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1382 uext 1 880 0 wrapper.uut.cpu.sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:151.11-151.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1383 uext 1 672 0 wrapper.uut.cpu.sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:152.11-152.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1384 uext 1 598 0 wrapper.uut.cpu.sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:80.18-80.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1385 uext 1 668 0 wrapper.uut.cpu.shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:87.11-87.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1386 uext 1 1095 0 wrapper.uut.cpu.slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:88.11-88.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1387 xor 1 714 345
1388 or 1 640 1387
1389 and 1 336 1388
1390 and 1 1389 348
1391 and 1 338 350
1392 or 1 1390 1391
1393 uext 1 1392 0 wrapper.uut.cpu.state.gen_csr.trap_pending ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:212.8-212.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1394 uext 1 714 0 wrapper.uut.cpu.state.i_alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:13.21-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1395 uext 1 345 0 wrapper.uut.cpu.state.i_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:34.21-34.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1396 uext 1 336 0 wrapper.uut.cpu.state.i_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:38.21-38.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1397 uext 1 3 0 wrapper.uut.cpu.state.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1398 uext 1 348 0 wrapper.uut.cpu.state.i_ctrl_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1399 uext 1 321 0 wrapper.uut.cpu.state.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:51.21-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1400 uext 1 338 0 wrapper.uut.cpu.state.i_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:36.21-36.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1401 uext 1 660 0 wrapper.uut.cpu.state.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:42.21-42.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1402 uext 1 304 0 wrapper.uut.cpu.state.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:53.21-53.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1403 uext 1 6 0 wrapper.uut.cpu.state.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:45.21-45.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1404 uext 1 350 0 wrapper.uut.cpu.state.i_mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:32.21-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1405 uext 1 650 0 wrapper.uut.cpu.state.i_new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:12.21-12.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1406 uext 1 1058 0 wrapper.uut.cpu.state.i_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:43.21-43.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1407 uext 1 1193 0 wrapper.uut.cpu.state.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:57.21-57.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1408 uext 1 4 0 wrapper.uut.cpu.state.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1409 uext 1 880 0 wrapper.uut.cpu.state.i_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:29.21-29.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1410 uext 1 672 0 wrapper.uut.cpu.state.i_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:30.21-30.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1411 uext 1 598 0 wrapper.uut.cpu.state.i_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:40.21-40.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1412 uext 1 668 0 wrapper.uut.cpu.state.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:39.21-39.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1413 uext 1 1095 0 wrapper.uut.cpu.state.i_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:41.21-41.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1414 uext 1 649 0 wrapper.uut.cpu.state.i_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:37.21-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1415 uext 1 662 0 wrapper.uut.cpu.state.misalign_trap_sync ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:62.9-62.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1416 uext 1 676 0 wrapper.uut.cpu.state.o_bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:24.22-24.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1417 uext 1 691 0 wrapper.uut.cpu.state.o_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:18.22-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1418 uext 1 689 0 wrapper.uut.cpu.state.o_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:16.22-16.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1419 uext 1 807 0 wrapper.uut.cpu.state.o_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:19.22-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1420 uext 1 763 0 wrapper.uut.cpu.state.o_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:17.22-17.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1421 uext 1 897 0 wrapper.uut.cpu.state.o_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:20.22-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1422 uext 1 899 0 wrapper.uut.cpu.state.o_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1423 uext 1 606 0 wrapper.uut.cpu.state.o_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:23.22-23.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1424 uext 1 329 0 wrapper.uut.cpu.state.o_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1425 uext 1 973 0 wrapper.uut.cpu.state.o_ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:25.22-25.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1426 uext 1 663 0 wrapper.uut.cpu.state.o_ctrl_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:27.22-27.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1427 uext 1 352 0 wrapper.uut.cpu.state.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:50.22-50.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1428 uext 1 314 0 wrapper.uut.cpu.state.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:52.22-52.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1429 uext 1 654 0 wrapper.uut.cpu.state.o_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:14.22-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1430 uext 1 6 0 wrapper.uut.cpu.state.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:46.22-46.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1431 uext 340 1225 0 wrapper.uut.cpu.state.o_mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:31.22-31.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1432 uext 1 1304 0 wrapper.uut.cpu.state.o_rf_rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:58.22-58.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1433 uext 1 1268 0 wrapper.uut.cpu.state.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:55.22-55.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1434 uext 1 1192 0 wrapper.uut.cpu.state.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:56.22-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1435 uext 1 1389 0 wrapper.uut.cpu.state.take_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:87.14-87.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1436 uext 1 663 0 wrapper.uut.cpu.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:107.11-107.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1437 uext 1 649 0 wrapper.uut.cpu.two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:83.11-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1438 uext 1 767 0 wrapper.uut.cpu.utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:104.18-104.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1439 uext 1 304 0 wrapper.uut.cpu.wb_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:182.16-182.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1440 uext 23 170 0 wrapper.uut.cpu.wb_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:179.16-179.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1441 uext 1 314 0 wrapper.uut.cpu.wb_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:180.16-180.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1442 uext 23 563 0 wrapper.uut.cpu.wb_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:181.16-181.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1443 uext 1 321 0 wrapper.uut.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:70.22-70.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1444 uext 23 537 0 wrapper.uut.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:69.23-69.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1445 uext 1 304 0 wrapper.uut.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:63.22-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1446 uext 23 563 0 wrapper.uut.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:62.23-62.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1447 uext 1 4 0 wrapper.uut.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:35.22-35.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1448 uext 1 6 0 wrapper.uut.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:36.22-36.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1449 uext 23 532 0 wrapper.uut.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:64.23-64.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1450 uext 1 352 0 wrapper.uut.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:68.23-68.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1451 uext 23 535 0 wrapper.uut.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:65.23-65.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1452 uext 179 556 0 wrapper.uut.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:66.23-66.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1453 uext 1 558 0 wrapper.uut.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:67.23-67.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1454 uext 154 343 0 wrapper.uut.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:75.23-75.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1455 uext 23 818 0 wrapper.uut.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:73.23-73.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1456 uext 23 535 0 wrapper.uut.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:74.23-74.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1457 uext 23 170 0 wrapper.uut.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:60.23-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1458 uext 1 314 0 wrapper.uut.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:61.23-61.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1459 uext 1 6 0 wrapper.uut.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:79.23-79.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1460 state 27 wrapper.uut.rf_ram_if.rcnt
1461 slice 1 1460 0 0
1462 ite 840 1461 1291 1272
1463 slice 179 1460 4 1
1464 concat 406 1462 1463
1465 uext 406 1464 0 wrapper.uut.raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:100.24-100.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1466 uext 340 613 0 wrapper.uut.rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:102.24-102.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1467 uext 1 625 0 wrapper.uut.rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:94.16-94.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1468 uext 1 616 0 wrapper.uut.rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:95.16-95.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1469 state 1 wrapper.uut.rf_ram_if.rgate
1470 uext 1 1469 0 wrapper.uut.ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:101.17-101.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1471 uext 1 3 0 wrapper.uut.rf_ram.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:5.16-5.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1472 uext 406 1464 0 wrapper.uut.rf_ram.i_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:9.36-9.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1473 uext 1 1469 0 wrapper.uut.rf_ram.i_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1474 uext 27 155 2
1475 sub 27 1460 1474
1476 slice 1 1475 0 0
1477 ite 840 1476 1318 1315
1478 slice 179 1475 4 1
1479 concat 406 1477 1478
1480 uext 406 1479 0 wrapper.uut.rf_ram.i_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:6.36-6.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1481 state 340 wrapper.uut.rf_ram_if.wdata0_r
1482 state 154 wrapper.uut.rf_ram_if.wdata1_r
1483 slice 340 1482 1 0
1484 ite 340 1476 1483 1481
1485 uext 340 1484 0 wrapper.uut.rf_ram.i_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:7.32-7.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1486 state 1 wrapper.uut.rf_ram_if.wen0_r
1487 and 1 615 1486
1488 state 1 wrapper.uut.rf_ram_if.wen1_r
1489 and 1 1476 1488
1490 or 1 1487 1489
1491 uext 1 1490 0 wrapper.uut.rf_ram.i_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:8.22-8.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1492 uext 340 613 0 wrapper.uut.rf_ram.o_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:11.33-11.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1493 uext 1 3 0 wrapper.uut.rf_ram_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:21.19-21.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1494 uext 340 613 0 wrapper.uut.rf_ram_if.i_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:42.28-42.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1495 uext 840 1272 0 wrapper.uut.rf_ram_if.i_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:32.28-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1496 uext 840 1291 0 wrapper.uut.rf_ram_if.i_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:33.28-33.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1497 uext 1 1268 0 wrapper.uut.rf_ram_if.i_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:24.19-24.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1498 uext 1 4 0 wrapper.uut.rf_ram_if.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:22.19-22.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1499 uext 1 1300 0 wrapper.uut.rf_ram_if.i_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:30.19-30.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1500 uext 1 1302 0 wrapper.uut.rf_ram_if.i_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:31.19-31.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1501 uext 1 1308 0 wrapper.uut.rf_ram_if.i_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:28.19-28.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1502 uext 1 1311 0 wrapper.uut.rf_ram_if.i_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:29.19-29.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1503 uext 840 1315 0 wrapper.uut.rf_ram_if.i_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:26.28-26.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1504 uext 840 1318 0 wrapper.uut.rf_ram_if.i_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:27.28-27.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1505 uext 1 1192 0 wrapper.uut.rf_ram_if.i_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:23.19-23.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1506 uext 406 1464 0 wrapper.uut.rf_ram_if.o_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:40.28-40.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1507 uext 1 625 0 wrapper.uut.rf_ram_if.o_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:34.20-34.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1508 uext 1 616 0 wrapper.uut.rf_ram_if.o_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:35.20-35.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1509 uext 1 1193 0 wrapper.uut.rf_ram_if.o_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:25.20-25.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1510 uext 1 1469 0 wrapper.uut.rf_ram_if.o_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:41.20-41.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1511 uext 406 1479 0 wrapper.uut.rf_ram_if.o_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:37.28-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1512 uext 340 1484 0 wrapper.uut.rf_ram_if.o_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:38.28-38.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1513 uext 1 1490 0 wrapper.uut.rf_ram_if.o_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:39.20-39.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1514 uext 840 1462 0 wrapper.uut.rf_ram_if.rreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:108.19-108.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1515 state 1 wrapper.uut.rf_ram_if.rreq_r
1516 uext 1 1461 0 wrapper.uut.rf_ram_if.rtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:106.12-106.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1517 uext 27 1475 0 wrapper.uut.rf_ram_if.wcnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:53.21-53.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1518 uext 840 1477 0 wrapper.uut.rf_ram_if.wreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:78.19-78.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1519 uext 1 615 0 wrapper.uut.rf_ram_if.wtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:60.15-60.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1520 uext 1 1476 0 wrapper.uut.rf_ram_if.wtrig1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:61.15-61.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1521 uext 1 1193 0 wrapper.uut.rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:93.16-93.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1522 uext 1 1268 0 wrapper.uut.rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:84.16-84.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1523 uext 1 1192 0 wrapper.uut.rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:83.16-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1524 uext 840 1272 0 wrapper.uut.rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:91.24-91.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1525 uext 840 1291 0 wrapper.uut.rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:92.24-92.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1526 uext 1 6 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:42.23-42.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1527 uext 23 63 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:40.23-40.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1528 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:43.23-43.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1529 uext 340 470 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:45.23-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1530 uext 23 446 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:54.23-54.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1531 uext 23 234 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:57.23-57.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1532 uext 179 180 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:55.23-55.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1533 uext 23 236 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:58.23-58.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1534 uext 179 182 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:56.23-56.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1535 uext 340 477 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:44.23-44.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1536 uext 479 481 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:39.23-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1537 uext 23 153 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:52.23-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1538 uext 23 170 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:53.23-53.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1539 uext 27 143 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:50.23-50.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1540 uext 23 160 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:51.23-51.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1541 uext 27 28 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:46.23-46.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1542 uext 23 24 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:48.23-48.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1543 uext 27 51 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:47.23-47.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1544 uext 23 48 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:49.23-49.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1545 uext 1 279 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:41.23-41.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1546 uext 1 287 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:38.23-38.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1547 uext 406 1479 0 wrapper.uut.waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:97.24-97.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1548 uext 340 1484 0 wrapper.uut.wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:98.24-98.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1549 uext 1 1300 0 wrapper.uut.wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:89.16-89.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1550 uext 1 1302 0 wrapper.uut.wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:90.16-90.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1551 uext 1 1490 0 wrapper.uut.wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:99.17-99.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1552 uext 1 1308 0 wrapper.uut.wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:87.16-87.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1553 uext 1 1311 0 wrapper.uut.wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:88.16-88.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1554 uext 840 1315 0 wrapper.uut.wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:85.24-85.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1555 uext 840 1318 0 wrapper.uut.wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:86.24-86.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1556 not 1 1064
1557 and 1 1556 625
1558 slice 128 24 31 1
1559 concat 23 1557 1558
1560 ite 23 1375 1559 24
1561 next 23 24 1560
1562 ite 27 1064 440 1213
1563 ite 27 1193 1562 28
1564 next 27 28 1563
1565 const 32 11111111
1566 neq 1 34 1565
1567 uext 32 1566 7
1568 add 32 34 1567
1569 const 32 00000001
1570 ite 32 4 1569 1568
1571 next 32 34 1570
1572 not 1 1066
1573 and 1 1572 616
1574 slice 128 48 31 1
1575 concat 23 1573 1574
1576 ite 23 1375 1575 48
1577 next 23 48 1576
1578 ite 27 1066 440 588
1579 ite 27 1193 1578 51
1580 next 27 51 1579
1581 and 1 314 304
1582 ite 23 1581 563 63
1583 next 23 63 1582
1584 ite 27 1306 143 440
1585 and 1 606 973
1586 ite 27 1585 1584 143
1587 ite 27 1193 590 1586
1588 next 27 143 1587
1589 ite 23 1585 1322 153
1590 next 23 153 1589
1591 slice 128 160 31 1
1592 concat 23 1300 1591
1593 ite 23 1308 1592 160
1594 ite 23 1306 1593 62
1595 ite 23 1585 1594 1593
1596 next 23 160 1595
1597 slice 128 170 31 1
1598 concat 23 991 1597
1599 ite 23 4 62 1598
1600 or 1 973 4
1601 ite 23 1600 1599 170
1602 next 23 170 1601
1603 ite 179 558 432 556
1604 ite 179 321 1603 180
1605 ite 179 304 432 1604
1606 next 179 180 1605
1607 ite 179 558 556 432
1608 ite 179 321 1607 182
1609 ite 179 304 432 1608
1610 next 179 182 1609
1611 ite 23 321 537 234
1612 next 23 234 1611
1613 ite 23 321 535 236
1614 next 23 236 1613
1615 ite 1 287 6 663
1616 next 1 279 1615
1617 and 1 1585 313
1618 next 1 287 1617
1619 or 1 304 606
1620 or 1 1619 4
1621 ite 1 1620 1600 312
1622 next 1 312 1621
1623 not 1 606
1624 and 1 605 1623
1625 and 1 1193 330
1626 or 1 1624 1625
1627 slice 154 328 2 0
1628 concat 179 1627 1626
1629 ite 179 4 432 1628
1630 next 179 328 1629
1631 and 1 654 653
1632 ite 1 606 1631 331
1633 ite 1 4 6 1632
1634 next 1 331 1633
1635 slice 27 563 6 2
1636 ite 27 304 1635 333
1637 next 27 333 1636
1638 slice 1 531 0 0
1639 ite 1 654 822 1638
1640 slice 1 341 1 1
1641 concat 340 1639 1640
1642 or 1 691 807
1643 ite 1 654 1642 676
1644 ite 340 1643 1641 341
1645 next 340 341 1644
1646 slice 154 563 14 12
1647 ite 154 304 1646 343
1648 next 154 343 1647
1649 ite 23 321 532 446
1650 next 23 446 1649
1651 uext 479 287 63
1652 add 479 481 1651
1653 next 479 481 1652
1654 slice 1 531 29 29
1655 and 1 1654 618
1656 ite 1 654 822 1655
1657 slice 122 531 29 1
1658 concat 125 1656 1657
1659 ite 125 676 1658 531
1660 next 125 531 1659
1661 slice 110 535 31 7
1662 concat 128 1661 852
1663 concat 23 617 1662
1664 ite 23 321 537 1663
1665 or 1 838 321
1666 ite 23 1665 1664 535
1667 next 23 535 1666
1668 slice 179 588 4 1
1669 slice 1 1208 0 0
1670 concat 27 1669 1668
1671 slice 27 563 24 20
1672 ite 27 304 1671 1670
1673 and 1 329 1066
1674 or 1 304 1673
1675 ite 27 1674 1672 588
1676 next 27 588 1675
1677 slice 179 590 4 1
1678 slice 1 1208 0 0
1679 concat 27 1678 1677
1680 slice 27 563 11 7
1681 ite 27 304 1680 1679
1682 and 1 329 1059
1683 or 1 304 1682
1684 ite 27 1683 1681 590
1685 next 27 590 1684
1686 slice 1 563 31 31
1687 ite 1 304 1686 596
1688 next 1 596 1687
1689 uext 154 605 2
1690 add 154 602 1689
1691 const 154 000
1692 ite 154 4 1691 1690
1693 next 154 602 1692
1694 slice 1 613 1 1
1695 ite 1 615 1694 608
1696 next 1 608 1695
1697 sort array 406 340
1698 state 1697 wrapper.uut.rf_ram.memory
1699 read 340 1698 1464
1700 ite 340 1469 1699 409
1701 next 340 609 1700
1702 redor 1 1462
1703 not 1 1702
1704 next 1 610 1703
1705 next 1 615 1461
1706 slice 1 563 30 30
1707 ite 1 304 1706 618
1708 next 1 618 1707
1709 slice 1 624 1 1
1710 concat 340 6 1709
1711 ite 340 1461 613 1710
1712 next 340 624 1711
1713 ite 1 329 632 621
1714 next 1 629 1713
1715 ite 1 329 714 635
1716 next 1 635 1715
1717 ite 1 304 6 650
1718 ite 1 4 6 1717
1719 next 1 650 1718
1720 slice 1 563 21 21
1721 ite 1 304 1720 655
1722 next 1 655 1721
1723 or 1 304 4
1724 not 1 1723
1725 and 1 1392 654
1726 or 1 1725 662
1727 and 1 1724 1726
1728 ite 1 1620 1727 662
1729 next 1 662 1728
1730 and 1 606 654
1731 ite 1 4 6 1730
1732 next 1 669 1731
1733 slice 1 563 20 20
1734 ite 1 304 1733 750
1735 next 1 750 1734
1736 and 1 973 1006
1737 next 1 771 1736
1738 and 1 800 676
1739 next 1 797 1738
1740 slice 1 563 26 26
1741 ite 1 304 1740 903
1742 next 1 903 1741
1743 ite 1 336 601 589
1744 slice 32 916 8 1
1745 concat 915 1743 1744
1746 slice 1 563 20 20
1747 slice 32 563 19 12
1748 concat 915 1747 1746
1749 ite 915 304 1748 1745
1750 and 1 329 1064
1751 or 1 304 1750
1752 ite 915 1751 1749 916
1753 next 915 916 1752
1754 slice 1 563 22 22
1755 ite 1 304 1754 921
1756 next 1 921 1755
1757 not 1 663
1758 ite 1 978 1173 953
1759 and 1 1757 1758
1760 and 1 663 606
1761 and 1 923 899
1762 or 1 1760 1761
1763 or 1 1762 978
1764 ite 1 1763 1759 924
1765 next 1 924 1764
1766 ite 1 663 650 953
1767 and 1 931 606
1768 or 1 1767 663
1769 ite 1 1768 1766 933
1770 next 1 933 1769
1771 slice 1 935 1 1
1772 and 1 1757 1771
1773 or 1 661 1772
1774 and 1 932 689
1775 or 1 1774 1760
1776 ite 1 1775 1773 936
1777 and 1 765 558
1778 or 1 661 1777
1779 slice 1 935 2 2
1780 and 1 1757 1779
1781 or 1 1778 1780
1782 ite 1 1775 1781 1771
1783 or 1 650 765
1784 slice 1 935 3 3
1785 and 1 1757 1784
1786 or 1 1783 1785
1787 ite 1 1775 1786 1779
1788 and 1 660 930
1789 and 1 1757 953
1790 or 1 1788 1789
1791 ite 1 1775 1790 1784
1792 concat 340 1782 1776
1793 concat 154 1787 1792
1794 concat 179 1791 1793
1795 next 179 935 1794
1796 and 1 654 1389
1797 ite 1 606 1796 971
1798 ite 1 4 6 1797
1799 next 1 971 1798
1800 and 1 973 1002
1801 next 1 985 1800
1802 ite 1 1760 924 1173
1803 next 1 1173 1802
1804 ite 1 4 6 1515
1805 next 1 1183 1804
1806 slice 1 916 0 0
1807 ite 1 1044 601 1806
1808 ite 1 1046 1209 1807
1809 slice 27 1208 5 1
1810 concat 840 1808 1809
1811 slice 840 563 30 25
1812 ite 840 304 1811 1810
1813 and 1 329 1069
1814 or 1 304 1813
1815 ite 840 1814 1812 1208
1816 next 840 1208 1815
1817 slice 1 563 7 7
1818 ite 1 304 1817 601
1819 or 1 304 329
1820 ite 1 1819 1818 1209
1821 next 1 1209 1820
1822 ite 1 1232 878 1244
1823 next 1 1244 1822
1824 ite 23 287 170 1322
1825 next 23 1322 1824
1826 uext 27 5 4
1827 add 27 1460 1826
1828 concat 340 1192 6
1829 concat 27 1691 1828
1830 or 1 1268 1192
1831 ite 27 1830 1829 1827
1832 ite 27 4 440 1831
1833 next 27 1460 1832
1834 redand 1 1460
1835 or 1 1834 1268
1836 ite 1 1835 1268 1469
1837 ite 1 4 6 1836
1838 next 1 1469 1837
1839 slice 1 1481 1 1
1840 concat 340 1300 1839
1841 next 340 1481 1840
1842 slice 340 1482 2 1
1843 concat 154 1302 1842
1844 next 154 1482 1843
1845 ite 1 1476 1308 1486
1846 next 1 1486 1845
1847 ite 1 1476 1311 1488
1848 next 1 1488 1847
1849 ite 1 4 6 1268
1850 next 1 1515 1849
1851 ite 406 1490 1479 407
1852 ite 340 1490 1484 404
1853 ite 1 1490 5 6
1854 concat 340 1853 1853
1855 read 340 1698 1851
1856 not 340 1854
1857 and 340 1855 1856
1858 and 340 1852 1854
1859 or 340 1858 1857
1860 write 1697 1698 1851 1859
1861 redor 1 1854
1862 ite 1697 1861 1860 1698
1863 next 1697 1698 1862 wrapper.uut.rf_ram.memory ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:13.25-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1864 or 1 20 45
1865 or 1 59 140
1866 or 1 151 166
1867 or 1 176 192
1868 or 1 205 218
1869 or 1 231 244
1870 or 1 255 266
1871 or 1 277 285
1872 or 1 1864 1865
1873 or 1 1866 1867
1874 or 1 1868 1869
1875 or 1 1870 1871
1876 or 1 1872 1873
1877 or 1 1874 1875
1878 or 1 1876 1877
1879 bad 1878
; end of yosys output
