
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 20:35:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aa/FPGA_space/FIR/build_linux'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1932
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2185.508 ; gain = 418.828 ; free physical = 7853 ; free virtual = 14418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:528]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_imp_auto_pc_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/synth/design_1_axi_mem_intercon_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_r_axi3_conv' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_r_axi3_conv' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_imp_auto_pc_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/synth/design_1_axi_mem_intercon_imp_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:528]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:660]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:692]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:692]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:692]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:692]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:692]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:660]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:701]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/opt/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:701]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:943]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:943]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1519]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:299]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 59 connections declared, but only 57 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:299]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_top_0_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_fir_top_0_0/synth/design_1_fir_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir_top' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_fir_top_Pipeline_VITIS_LOOP_40_1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_40_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_flow_control_loop_pipe_sequential_init' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_fir_top_Pipeline_VITIS_LOOP_40_1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_40_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_fir_top_Pipeline_VITIS_LOOP_46_2' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_46_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_mul_32s_32s_32_2_1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_mul_32s_32s_32_2_1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_fir_top_Pipeline_VITIS_LOOP_46_2' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_46_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_control_s_axi' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_control_s_axi.v:234]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_control_s_axi' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_store' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_mem' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_mem' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized2' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl__parameterized1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl__parameterized1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized2' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_store' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:815]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_load' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized3' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_mem__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_mem__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2811]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized3' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_load' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:323]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_write' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_burst_converter' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_reg_slice' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_reg_slice' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_burst_converter' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1945]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized4' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl__parameterized2' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl__parameterized2' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized4' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_throttle' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized5' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl__parameterized3' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl__parameterized3' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized5' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized6' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_srl__parameterized4' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_srl__parameterized4' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2757]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_fifo__parameterized6' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2579]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_throttle' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2251]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_write' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1625]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_read' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1433]
INFO: [Synth 8-6157] synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized2' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:2477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi_read' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:1433]
INFO: [Synth 8-6155] done synthesizing module 'fir_top_gmem_m_axi' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_gmem_m_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fir_top' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_top_0_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_fir_top_0_0/synth/design_1_fir_top_0_0.v:53]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_fir_top_0_0' is unconnected for instance 'fir_top_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:357]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_fir_top_0_0' is unconnected for instance 'fir_top_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:357]
WARNING: [Synth 8-7023] instance 'fir_top_0' of module 'design_1_fir_top_0_0' has 60 connections declared, but only 58 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:357]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2323]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (0#1) [/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:123980]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:152]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:452]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:53]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:416]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:416]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 104 connections declared, but only 102 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:416]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:519]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:519]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:519]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:519]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:519]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:852]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:636]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:676]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_control_s_axi.v:316]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module fir_top_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module fir_top_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module fir_top_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module fir_top_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module fir_top_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module fir_top_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module fir_top_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module fir_top_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_top_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_AWREADY in module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_ARREADY in module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RLAST in module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RID[0] in module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_0_RFIFONUM[8] in module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.984 ; gain = 791.305 ; free physical = 7456 ; free virtual = 14028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.984 ; gain = 791.305 ; free physical = 7456 ; free virtual = 14028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.984 ; gain = 791.305 ; free physical = 7456 ; free virtual = 14028
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2557.984 ; gain = 0.000 ; free physical = 7457 ; free virtual = 14028
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.691 ; gain = 0.000 ; free physical = 7361 ; free virtual = 13948
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2753.691 ; gain = 0.000 ; free physical = 7360 ; free virtual = 13948
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2753.691 ; gain = 987.012 ; free physical = 7347 ; free virtual = 13935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2761.695 ; gain = 995.016 ; free physical = 7347 ; free virtual = 13935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0/inst. (constraint file  /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst. (constraint file  /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fir_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2761.695 ; gain = 995.016 ; free physical = 7346 ; free virtual = 13934
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_top_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_top_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_top_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_top_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_top_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_top_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_top_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_top_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_top_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2761.695 ; gain = 995.016 ; free physical = 7361 ; free virtual = 13954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 28    
	   4 Input   32 Bit       Adders := 14    
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 27    
	   2 Input    4 Bit       Adders := 23    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 88    
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              156 Bit    Registers := 2     
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 16    
	               62 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               47 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 1241  
	               31 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 31    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 313   
+---Multipliers : 
	              32x32  Multipliers := 99    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 12    
	   8 Input   64 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 106   
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   8 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 118   
	   3 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 240   
	   3 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 31    
	   6 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_131_fu_918_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_131_fu_918_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_128_fu_906_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register p_load235_reg_6735_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_128_fu_906_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register p_load235_reg_6735_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_130_fu_914_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register p_load233_reg_6747_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_130_fu_914_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register p_load233_reg_6747_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_129_fu_910_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register p_load234_reg_6741_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_129_fu_910_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register p_load234_reg_6741_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_125_fu_894_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_125_fu_894_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_127_fu_902_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_127_fu_902_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_126_fu_898_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_126_fu_898_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_122_fu_882_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register p_load241_reg_6699_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_122_fu_882_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register p_load241_reg_6699_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_124_fu_890_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register p_load239_reg_6711_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_124_fu_890_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register p_load239_reg_6711_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_123_fu_886_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register p_load240_reg_6705_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_123_fu_886_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register p_load240_reg_6705_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_119_fu_870_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register p_load244_reg_6681_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_119_fu_870_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register p_load244_reg_6681_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_121_fu_878_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register p_load242_reg_6693_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_121_fu_878_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register p_load242_reg_6693_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_120_fu_874_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register p_load243_reg_6687_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_120_fu_874_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register p_load243_reg_6687_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_116_fu_858_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register p_load247_reg_6663_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_116_fu_858_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register p_load247_reg_6663_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_118_fu_866_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register p_load245_reg_6675_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_118_fu_866_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register p_load245_reg_6675_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_117_fu_862_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register p_load246_reg_6669_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_117_fu_862_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register p_load246_reg_6669_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_114_fu_850_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_114_fu_850_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_112_fu_842_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_112_fu_842_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_115_fu_854_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_115_fu_854_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_113_fu_846_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_113_fu_846_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_109_fu_830_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register p_load254_reg_6621_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_109_fu_830_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register p_load254_reg_6621_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_111_fu_838_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register p_load252_reg_6633_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_111_fu_838_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register p_load252_reg_6633_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_110_fu_834_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register p_load253_reg_6627_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_110_fu_834_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register p_load253_reg_6627_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_106_fu_818_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register p_load257_reg_6603_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_106_fu_818_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register p_load257_reg_6603_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_108_fu_826_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register p_load255_reg_6615_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_108_fu_826_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register p_load255_reg_6615_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_107_fu_822_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register p_load256_reg_6609_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_107_fu_822_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register p_load256_reg_6609_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_103_fu_806_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register p_load260_reg_6585_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_103_fu_806_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register p_load260_reg_6585_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_105_fu_814_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register p_load258_reg_6597_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_105_fu_814_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register p_load258_reg_6597_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_104_fu_810_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register p_load259_reg_6591_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_104_fu_810_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register p_load259_reg_6591_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_100_fu_794_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_100_fu_794_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_102_fu_802_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_102_fu_802_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_101_fu_798_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_101_fu_798_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_97_fu_782_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_load266_reg_6549_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_97_fu_782_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_load266_reg_6549_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_99_fu_790_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register p_load264_reg_6561_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_99_fu_790_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register p_load264_reg_6561_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_98_fu_786_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register p_load265_reg_6555_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_98_fu_786_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register p_load265_reg_6555_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_94_fu_770_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register p_load269_reg_6531_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_94_fu_770_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register p_load269_reg_6531_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_96_fu_778_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register p_load267_reg_6543_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_96_fu_778_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register p_load267_reg_6543_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_95_fu_774_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register p_load268_reg_6537_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_95_fu_774_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register p_load268_reg_6537_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_91_fu_758_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register p_load272_reg_6513_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_91_fu_758_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register p_load272_reg_6513_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_93_fu_766_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register p_load270_reg_6525_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_93_fu_766_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register p_load270_reg_6525_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_92_fu_762_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register p_load271_reg_6519_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_92_fu_762_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register p_load271_reg_6519_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_89_fu_750_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_89_fu_750_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_87_fu_742_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_87_fu_742_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_90_fu_754_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_90_fu_754_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_88_fu_746_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_88_fu_746_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register p_load278_reg_6477_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register p_load278_reg_6477_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_84_fu_730_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register p_load279_reg_6471_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_84_fu_730_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register p_load279_reg_6471_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_81_fu_718_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_81_fu_718_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_82_fu_722_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_82_fu_722_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_78_fu_706_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register p_load285_reg_6435_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_78_fu_706_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register p_load285_reg_6435_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_80_fu_714_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register p_load283_reg_6447_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_80_fu_714_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register p_load283_reg_6447_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_79_fu_710_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register p_load284_reg_6441_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_79_fu_710_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register p_load284_reg_6441_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_75_fu_694_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_75_fu_694_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_77_fu_702_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_77_fu_702_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_76_fu_698_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_76_fu_698_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_72_fu_682_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register p_load291_reg_6399_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_72_fu_682_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register p_load291_reg_6399_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_74_fu_690_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register p_load289_reg_6411_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_74_fu_690_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register p_load289_reg_6411_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_73_fu_686_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register p_load290_reg_6405_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_73_fu_686_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register p_load290_reg_6405_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_69_fu_670_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register p_load294_reg_6381_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_69_fu_670_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register p_load294_reg_6381_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_71_fu_678_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register p_load292_reg_6393_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_71_fu_678_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register p_load292_reg_6393_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_70_fu_674_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register p_load293_reg_6387_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_70_fu_674_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register p_load293_reg_6387_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_66_fu_658_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register p_load297_reg_6363_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_66_fu_658_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register p_load297_reg_6363_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_68_fu_666_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register p_load295_reg_6375_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_68_fu_666_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register p_load295_reg_6375_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_67_fu_662_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register p_load296_reg_6369_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_67_fu_662_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register p_load296_reg_6369_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_64_fu_650_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_64_fu_650_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_65_fu_654_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_65_fu_654_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_158_fu_1026_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register p_load205_reg_6915_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_158_fu_1026_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register p_load205_reg_6915_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_159_fu_1030_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register p_load204_reg_6921_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_159_fu_1030_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register p_load204_reg_6921_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_160_fu_1034_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register p_load_reg_6927_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_160_fu_1034_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register p_load_reg_6927_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_155_fu_1014_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_155_fu_1014_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_157_fu_1022_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_157_fu_1022_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_156_fu_1018_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_156_fu_1018_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_152_fu_1002_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register p_load211_reg_6879_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_152_fu_1002_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register p_load211_reg_6879_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_154_fu_1010_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register p_load209_reg_6891_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_154_fu_1010_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register p_load209_reg_6891_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_153_fu_1006_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register p_load210_reg_6885_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_153_fu_1006_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register p_load210_reg_6885_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_fu_646_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_fu_646_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_134_fu_930_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register p_load229_reg_6771_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_134_fu_930_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register p_load229_reg_6771_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_136_fu_938_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register p_load227_reg_6783_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_136_fu_938_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register p_load227_reg_6783_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_135_fu_934_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register p_load228_reg_6777_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_135_fu_934_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register p_load228_reg_6777_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_133_fu_926_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_133_fu_926_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_146_fu_978_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register p_load217_reg_6843_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_146_fu_978_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register p_load217_reg_6843_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_148_fu_986_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register p_load215_reg_6855_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_148_fu_986_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register p_load215_reg_6855_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_147_fu_982_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register p_load216_reg_6849_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_147_fu_982_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register p_load216_reg_6849_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_143_fu_966_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register p_load220_reg_6825_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_143_fu_966_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register p_load220_reg_6825_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_145_fu_974_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register p_load218_reg_6837_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_145_fu_974_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register p_load218_reg_6837_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_144_fu_970_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register p_load219_reg_6831_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_144_fu_970_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register p_load219_reg_6831_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_140_fu_954_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register p_load223_reg_6807_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_140_fu_954_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register p_load223_reg_6807_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_142_fu_962_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register p_load221_reg_6819_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_142_fu_962_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register p_load221_reg_6819_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_141_fu_958_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register p_load222_reg_6813_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register empty_141_fu_958_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register p_load222_reg_6813_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_137_fu_942_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_137_fu_942_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_139_fu_950_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_139_fu_950_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_138_fu_946_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_138_fu_946_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_149_fu_990_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_149_fu_990_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_150_fu_994_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_150_fu_994_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
INFO: [Synth 8-7082] The signal store_unit_0/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir_top_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir_top_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_afc3.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2761.695 ; gain = 995.016 ; free physical = 7276 ; free virtual = 13918
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 396, Available = 220. Use report_utilization command for details.
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U138/tmp_product_8e : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U138/tmp_product_8e : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U139/tmp_product_20 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U139/tmp_product_20 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U140/tmp_product_a6 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U140/tmp_product_a6 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U141/tmp_product_5a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U141/tmp_product_5a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U142/tmp_product_22 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U142/tmp_product_22 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U143/tmp_product_ae : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U143/tmp_product_ae : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U144/tmp_product_1e : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U144/tmp_product_1e : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U145/tmp_product_8a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U145/tmp_product_8a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U146/tmp_product_56 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U146/tmp_product_56 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U147/tmp_product_64 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U147/tmp_product_64 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U149/tmp_product_bc : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U149/tmp_product_bc : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U150/tmp_product_40 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U150/tmp_product_40 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U151/tmp_product_78 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U151/tmp_product_78 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U152/tmp_product_58 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U152/tmp_product_58 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U153/tmp_product_9a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U153/tmp_product_9a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U154/tmp_product_62 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U154/tmp_product_62 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U155/tmp_product_4e : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U155/tmp_product_4e : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U156/tmp_product_66 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U156/tmp_product_66 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U157/tmp_product_ac : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U157/tmp_product_ac : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U158/tmp_product_80 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U158/tmp_product_80 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U159/tmp_product_34 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U159/tmp_product_34 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U160/tmp_product_c0 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U160/tmp_product_c0 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U161/tmp_product_7a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U161/tmp_product_7a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U162/tmp_product_a4 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U162/tmp_product_a4 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U163/tmp_product_9c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U163/tmp_product_9c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U164/tmp_product_36 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U164/tmp_product_36 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U165/tmp_product_32 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U165/tmp_product_32 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U166/tmp_product_74 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U166/tmp_product_74 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U167/tmp_product_4a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U167/tmp_product_4a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U168/tmp_product_ca : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U168/tmp_product_ca : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U169/tmp_product_76 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U169/tmp_product_76 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U170/tmp_product_c8 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U170/tmp_product_c8 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U171/tmp_product_ba : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U171/tmp_product_ba : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U172/tmp_product_b0 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U172/tmp_product_b0 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U174/tmp_product_7e : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U174/tmp_product_7e : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U175/tmp_product_3c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U175/tmp_product_3c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U176/tmp_product_26 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U176/tmp_product_26 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U177/tmp_product_4c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U177/tmp_product_4c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U178/tmp_product_72 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U178/tmp_product_72 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U179/tmp_product_6a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U179/tmp_product_6a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U180/tmp_product_7c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U180/tmp_product_7c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U181/tmp_product_1c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U181/tmp_product_1c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U182/tmp_product_a8 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U182/tmp_product_a8 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U183/tmp_product_54 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U183/tmp_product_54 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U184/tmp_product_24 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U184/tmp_product_24 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U185/tmp_product_c4 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U185/tmp_product_c4 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U186/tmp_product_38 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U186/tmp_product_38 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U187/tmp_product_98 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U187/tmp_product_98 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U188/tmp_product_30 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U188/tmp_product_30 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U189/tmp_product_50 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U189/tmp_product_50 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U190/tmp_product_3a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U190/tmp_product_3a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U191/tmp_product_3e : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U191/tmp_product_3e : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U192/tmp_product_be : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U192/tmp_product_be : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U193/tmp_product_14 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U193/tmp_product_14 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U194/tmp_product_c2 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U194/tmp_product_c2 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U195/tmp_product_82 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U195/tmp_product_82 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U196/tmp_product_28 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U196/tmp_product_28 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U197/tmp_product_8c : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U197/tmp_product_8c : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U198/tmp_product_52 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U198/tmp_product_52 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U199/tmp_product_1a : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U199/tmp_product_1a : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U200/tmp_product_c6 : 0 0 : 3137 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U200/tmp_product_c6 : 0 1 : 2731 5868 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U148/tmp_product_68 : 0 0 : 3137 5853 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U148/tmp_product_68 : 0 1 : 2716 5853 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U102/tmp_product_9e : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U102/tmp_product_9e : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U103/tmp_product_d0 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U103/tmp_product_d0 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U104/tmp_product_2a : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U104/tmp_product_2a : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U105/tmp_product_6 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U105/tmp_product_6 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U107/tmp_product_46 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U107/tmp_product_46 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U108/tmp_product_b6 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U108/tmp_product_b6 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U109/tmp_product_60 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U109/tmp_product_60 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U110/tmp_product_c : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U110/tmp_product_c : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U111/tmp_product_5c : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U111/tmp_product_5c : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U112/tmp_product_5e : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U112/tmp_product_5e : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U113/tmp_product_2e : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U113/tmp_product_2e : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U114/tmp_product_a0 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U114/tmp_product_a0 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U115/tmp_product_6c : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U115/tmp_product_6c : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U116/tmp_product_70 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U116/tmp_product_70 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U117/tmp_product_88 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U117/tmp_product_88 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U118/tmp_product_12 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U118/tmp_product_12 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U119/tmp_product_cc : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U119/tmp_product_cc : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U120/tmp_product_90 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U120/tmp_product_90 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U121/tmp_product_42 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U121/tmp_product_42 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U122/tmp_product_b4 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U122/tmp_product_b4 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U123/tmp_product_a2 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U123/tmp_product_a2 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U124/tmp_product_e : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U124/tmp_product_e : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U125/tmp_product_2c : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U125/tmp_product_2c : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U126/tmp_product_84 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U126/tmp_product_84 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U127/tmp_product_94 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U127/tmp_product_94 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U129/tmp_product_b2 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U129/tmp_product_b2 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U130/tmp_product_48 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U130/tmp_product_48 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U131/tmp_product_aa : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U131/tmp_product_aa : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U132/tmp_product_86 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U132/tmp_product_86 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U133/tmp_product_b8 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U133/tmp_product_b8 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U134/tmp_product_10 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U134/tmp_product_10 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U137/tmp_product_44 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U137/tmp_product_44 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U106/tmp_product_92 : 0 0 : 3119 5820 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U106/tmp_product_92 : 0 1 : 2701 5820 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U128/tmp_product_6e : 0 0 : 3119 5820 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U128/tmp_product_6e : 0 1 : 2701 5820 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U135/tmp_product_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U135/tmp_product_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U136/tmp_product_ce : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U136/tmp_product_ce : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U173/tmp_product_96 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U173/tmp_product_96 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U138/tmp_product_8f : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U138/tmp_product_8f : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U139/tmp_product_21 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U139/tmp_product_21 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U140/tmp_product_a7 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U140/tmp_product_a7 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U141/tmp_product_5b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U141/tmp_product_5b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U142/tmp_product_23 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U142/tmp_product_23 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U143/tmp_product_af : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U143/tmp_product_af : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U144/tmp_product_1f : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U144/tmp_product_1f : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U145/tmp_product_8b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U145/tmp_product_8b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U146/tmp_product_57 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U146/tmp_product_57 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U147/tmp_product_65 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U147/tmp_product_65 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U149/tmp_product_bd : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U149/tmp_product_bd : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U150/tmp_product_41 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U150/tmp_product_41 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U151/tmp_product_79 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U151/tmp_product_79 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U152/tmp_product_59 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U152/tmp_product_59 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U153/tmp_product_9b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U153/tmp_product_9b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U154/tmp_product_63 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U154/tmp_product_63 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U155/tmp_product_4f : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U155/tmp_product_4f : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U156/tmp_product_67 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U156/tmp_product_67 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U157/tmp_product_ad : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U157/tmp_product_ad : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U158/tmp_product_81 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U158/tmp_product_81 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U159/tmp_product_35 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U159/tmp_product_35 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U160/tmp_product_c1 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U160/tmp_product_c1 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U161/tmp_product_7b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U161/tmp_product_7b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U162/tmp_product_a5 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U162/tmp_product_a5 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U163/tmp_product_9d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U163/tmp_product_9d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U164/tmp_product_37 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U164/tmp_product_37 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U165/tmp_product_33 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U165/tmp_product_33 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U166/tmp_product_75 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U166/tmp_product_75 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U167/tmp_product_4b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U167/tmp_product_4b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U168/tmp_product_cb : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U168/tmp_product_cb : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U169/tmp_product_77 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U169/tmp_product_77 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U170/tmp_product_c9 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U170/tmp_product_c9 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U171/tmp_product_bb : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U171/tmp_product_bb : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U172/tmp_product_b1 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U172/tmp_product_b1 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U174/tmp_product_7f : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U174/tmp_product_7f : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U175/tmp_product_3d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U175/tmp_product_3d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U176/tmp_product_27 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U176/tmp_product_27 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U177/tmp_product_4d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U177/tmp_product_4d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U178/tmp_product_73 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U178/tmp_product_73 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U179/tmp_product_6b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U179/tmp_product_6b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U180/tmp_product_7d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U180/tmp_product_7d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U181/tmp_product_1d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U181/tmp_product_1d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U182/tmp_product_a9 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U182/tmp_product_a9 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U183/tmp_product_55 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U183/tmp_product_55 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U184/tmp_product_25 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U184/tmp_product_25 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U185/tmp_product_c5 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U185/tmp_product_c5 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U186/tmp_product_39 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U186/tmp_product_39 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U187/tmp_product_99 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U187/tmp_product_99 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U188/tmp_product_31 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U188/tmp_product_31 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U189/tmp_product_51 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U189/tmp_product_51 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U190/tmp_product_3b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U190/tmp_product_3b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U191/tmp_product_3f : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U191/tmp_product_3f : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U192/tmp_product_bf : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U192/tmp_product_bf : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U193/tmp_product_17 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U193/tmp_product_17 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U194/tmp_product_c3 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U194/tmp_product_c3 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U195/tmp_product_83 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U195/tmp_product_83 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U196/tmp_product_29 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U196/tmp_product_29 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U197/tmp_product_8d : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U197/tmp_product_8d : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U198/tmp_product_53 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U198/tmp_product_53 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U199/tmp_product_1b : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U199/tmp_product_1b : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U200/tmp_product_c7 : 0 0 : 2670 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U200/tmp_product_c7 : 0 1 : 2563 5233 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U148/tmp_product_69 : 0 0 : 2670 5218 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U148/tmp_product_69 : 0 1 : 2548 5218 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U102/tmp_product_9f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U102/tmp_product_9f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U103/tmp_product_d1 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U103/tmp_product_d1 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U104/tmp_product_2b : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U104/tmp_product_2b : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U105/tmp_product_9 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U105/tmp_product_9 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U107/tmp_product_47 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U107/tmp_product_47 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U108/tmp_product_b7 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U108/tmp_product_b7 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U109/tmp_product_61 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U109/tmp_product_61 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U110/tmp_product_d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U110/tmp_product_d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U111/tmp_product_5d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U111/tmp_product_5d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U112/tmp_product_5f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U112/tmp_product_5f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U113/tmp_product_2f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U113/tmp_product_2f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U114/tmp_product_a1 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U114/tmp_product_a1 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U115/tmp_product_6d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U115/tmp_product_6d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U116/tmp_product_71 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U116/tmp_product_71 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U117/tmp_product_89 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U117/tmp_product_89 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U118/tmp_product_13 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U118/tmp_product_13 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U119/tmp_product_cd : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U119/tmp_product_cd : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U120/tmp_product_91 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U120/tmp_product_91 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U121/tmp_product_43 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U121/tmp_product_43 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U122/tmp_product_b5 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U122/tmp_product_b5 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U123/tmp_product_a3 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U123/tmp_product_a3 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U124/tmp_product_f : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U124/tmp_product_f : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U125/tmp_product_2d : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U125/tmp_product_2d : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U126/tmp_product_85 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U126/tmp_product_85 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U127/tmp_product_95 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U127/tmp_product_95 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U129/tmp_product_b3 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U129/tmp_product_b3 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U130/tmp_product_49 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U130/tmp_product_49 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U131/tmp_product_ab : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U131/tmp_product_ab : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U132/tmp_product_87 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U132/tmp_product_87 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U133/tmp_product_b9 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U133/tmp_product_b9 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U134/tmp_product_11 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U134/tmp_product_11 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U137/tmp_product_45 : 0 0 : 2652 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U137/tmp_product_45 : 0 1 : 2548 5200 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U106/tmp_product_93 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U106/tmp_product_93 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U128/tmp_product_6f : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U128/tmp_product_6f : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U135/tmp_product_3 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB0 mul_32s_32s_32_2_1_U135/tmp_product_3 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U136/tmp_product_cf : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB2 mul_32s_32s_32_2_1_U136/tmp_product_cf : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U173/tmp_product_97 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is fir_top_fir_top_Pipeline_VITIS_LOOP_46_2__GB1 mul_32s_32s_32_2_1_U173/tmp_product_97 : 0 1 : 2533 5167 : Used 1 time 0
 DSP resource Status: mul_32s_32s_32_2_1_U105/tmp_product_9 0 5200 2652: Used 1 time : Rejected (329 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U105/tmp_product_6 0 5835 3119: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U105/tmp_product_6 1 5835 2716: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U135/tmp_product_3 0 5167 2634: Used 1 time : Rejected (391 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U135/tmp_product_0 0 5802 3101: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U135/tmp_product_0 1 5802 2701: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U156/tmp_product_67 0 5233 2670: Used 1 time : Rejected (233 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U156/tmp_product_66 0 5868 3137: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U156/tmp_product_66 1 5868 2731: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U147/tmp_product_65 0 5233 2670: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U147/tmp_product_64 0 5868 3137: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U147/tmp_product_64 1 5868 2731: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U154/tmp_product_63 0 5233 2670: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U154/tmp_product_62 0 5868 3137: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U154/tmp_product_62 1 5868 2731: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U109/tmp_product_61 0 5200 2652: Used 1 time : Rejected (335 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U109/tmp_product_60 0 5835 3119: Used 1 time : Accepted (137 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U109/tmp_product_60 1 5835 2716: Used 1 time : Accepted (138 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U112/tmp_product_5f 0 5200 2652: Used 1 time : Rejected (341 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U112/tmp_product_5e 0 5835 3119: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U112/tmp_product_5e 1 5835 2716: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U111/tmp_product_5d 0 5200 2652: Used 1 time : Rejected (339 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U111/tmp_product_5c 0 5835 3119: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U111/tmp_product_5c 1 5835 2716: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U141/tmp_product_5b 0 5233 2670: Used 1 time : Accepted (205 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U141/tmp_product_5a 0 5868 3137: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U141/tmp_product_5a 1 5868 2731: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U152/tmp_product_59 0 5233 2670: Used 1 time : Rejected (225 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U152/tmp_product_58 0 5868 3137: Used 1 time : Accepted (27 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U152/tmp_product_58 1 5868 2731: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U146/tmp_product_57 0 5233 2670: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U146/tmp_product_56 0 5868 3137: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U146/tmp_product_56 1 5868 2731: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U183/tmp_product_55 0 5233 2670: Used 1 time : Rejected (285 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U183/tmp_product_54 0 5868 3137: Used 1 time : Accepted (87 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U183/tmp_product_54 1 5868 2731: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U198/tmp_product_53 0 5233 2670: Used 1 time : Rejected (315 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U198/tmp_product_52 0 5868 3137: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U198/tmp_product_52 1 5868 2731: Used 1 time : Accepted (118 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U189/tmp_product_51 0 5233 2670: Used 1 time : Rejected (297 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U189/tmp_product_50 0 5868 3137: Used 1 time : Accepted (99 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U189/tmp_product_50 1 5868 2731: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U155/tmp_product_4f 0 5233 2670: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U155/tmp_product_4e 0 5868 3137: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U155/tmp_product_4e 1 5868 2731: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U177/tmp_product_4d 0 5233 2670: Used 1 time : Rejected (273 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U177/tmp_product_4c 0 5868 3137: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U177/tmp_product_4c 1 5868 2731: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U167/tmp_product_4b 0 5233 2670: Used 1 time : Rejected (255 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U167/tmp_product_4a 0 5868 3137: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U167/tmp_product_4a 1 5868 2731: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U130/tmp_product_49 0 5200 2652: Used 1 time : Rejected (375 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U130/tmp_product_48 0 5835 3119: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U130/tmp_product_48 1 5835 2716: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U107/tmp_product_47 0 5200 2652: Used 1 time : Rejected (331 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U107/tmp_product_46 0 5835 3119: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U107/tmp_product_46 1 5835 2716: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_45 0 5200 2652: Used 1 time : Rejected (385 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_44 0 5835 3119: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_44 1 5835 2716: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U121/tmp_product_43 0 5200 2652: Used 1 time : Rejected (359 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U121/tmp_product_42 0 5835 3119: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U121/tmp_product_42 1 5835 2716: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_41 0 5233 2670: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_40 0 5868 3137: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U150/tmp_product_40 1 5868 2731: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U191/tmp_product_3f 0 5233 2670: Used 1 time : Rejected (301 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U191/tmp_product_3e 0 5868 3137: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U191/tmp_product_3e 1 5868 2731: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U175/tmp_product_3d 0 5233 2670: Used 1 time : Rejected (269 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U175/tmp_product_3c 0 5868 3137: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U175/tmp_product_3c 1 5868 2731: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U190/tmp_product_3b 0 5233 2670: Used 1 time : Rejected (299 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U190/tmp_product_3a 0 5868 3137: Used 1 time : Accepted (101 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U190/tmp_product_3a 1 5868 2731: Used 1 time : Accepted (102 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U186/tmp_product_39 0 5233 2670: Used 1 time : Rejected (291 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U186/tmp_product_38 0 5868 3137: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U186/tmp_product_38 1 5868 2731: Used 1 time : Accepted (94 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U164/tmp_product_37 0 5233 2670: Used 1 time : Rejected (249 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U164/tmp_product_36 0 5868 3137: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U164/tmp_product_36 1 5868 2731: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U159/tmp_product_35 0 5233 2670: Used 1 time : Rejected (239 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U159/tmp_product_34 0 5868 3137: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U159/tmp_product_34 1 5868 2731: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U165/tmp_product_33 0 5233 2670: Used 1 time : Rejected (251 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U165/tmp_product_32 0 5868 3137: Used 1 time : Accepted (53 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U165/tmp_product_32 1 5868 2731: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U188/tmp_product_31 0 5233 2670: Used 1 time : Rejected (295 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U188/tmp_product_30 0 5868 3137: Used 1 time : Accepted (97 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U188/tmp_product_30 1 5868 2731: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U113/tmp_product_2f 0 5200 2652: Used 1 time : Rejected (343 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U113/tmp_product_2e 0 5835 3119: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U113/tmp_product_2e 1 5835 2716: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U125/tmp_product_2d 0 5200 2652: Used 1 time : Rejected (367 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U125/tmp_product_2c 0 5835 3119: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U125/tmp_product_2c 1 5835 2716: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U104/tmp_product_2b 0 5200 2652: Used 1 time : Rejected (327 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U104/tmp_product_2a 0 5835 3119: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U104/tmp_product_2a 1 5835 2716: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U196/tmp_product_29 0 5233 2670: Used 1 time : Rejected (311 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U196/tmp_product_28 0 5868 3137: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U196/tmp_product_28 1 5868 2731: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U176/tmp_product_27 0 5233 2670: Used 1 time : Rejected (271 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U176/tmp_product_26 0 5868 3137: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U176/tmp_product_26 1 5868 2731: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U184/tmp_product_25 0 5233 2670: Used 1 time : Rejected (287 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U184/tmp_product_24 0 5868 3137: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U184/tmp_product_24 1 5868 2731: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U142/tmp_product_23 0 5233 2670: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U142/tmp_product_22 0 5868 3137: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U142/tmp_product_22 1 5868 2731: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U139/tmp_product_21 0 5233 2670: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U139/tmp_product_20 0 5868 3137: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U139/tmp_product_20 1 5868 2731: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U144/tmp_product_1f 0 5233 2670: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U144/tmp_product_1e 0 5868 3137: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U144/tmp_product_1e 1 5868 2731: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U181/tmp_product_1d 0 5233 2670: Used 1 time : Rejected (281 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U181/tmp_product_1c 0 5868 3137: Used 1 time : Accepted (83 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U181/tmp_product_1c 1 5868 2731: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U199/tmp_product_1b 0 5233 2670: Used 1 time : Rejected (317 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U199/tmp_product_1a 0 5868 3137: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U199/tmp_product_1a 1 5868 2731: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U193/tmp_product_17 0 5233 2670: Used 1 time : Rejected (305 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U193/tmp_product_14 0 5868 3137: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U193/tmp_product_14 1 5868 2731: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U118/tmp_product_13 0 5200 2652: Used 1 time : Rejected (353 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U118/tmp_product_12 0 5835 3119: Used 1 time : Accepted (155 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U118/tmp_product_12 1 5835 2716: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U134/tmp_product_11 0 5200 2652: Used 1 time : Rejected (383 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U134/tmp_product_10 0 5835 3119: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U134/tmp_product_10 1 5835 2716: Used 1 time : Accepted (186 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U124/tmp_product_f 0 5200 2652: Used 1 time : Rejected (365 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U124/tmp_product_e 0 5835 3119: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U124/tmp_product_e 1 5835 2716: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U110/tmp_product_d 0 5200 2652: Used 1 time : Rejected (337 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U110/tmp_product_c 0 5835 3119: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U110/tmp_product_c 1 5835 2716: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U148/tmp_product_69 0 5218 2670: Used 1 time : Rejected (321 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U148/tmp_product_68 0 5853 3137: Used 1 time : Accepted (123 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U148/tmp_product_68 1 5853 2716: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U179/tmp_product_6b 0 5233 2670: Used 1 time : Rejected (277 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U179/tmp_product_6a 0 5868 3137: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U179/tmp_product_6a 1 5868 2731: Used 1 time : Accepted (80 < 220) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U105/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U135/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U156/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U147/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U154/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U109/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U112/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U111/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U141/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U152/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U146/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U183/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U198/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U189/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U155/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U177/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U167/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U130/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U107/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U137/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U121/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U150/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U191/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U175/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U190/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U186/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U164/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U159/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U165/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U188/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U113/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U125/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U104/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U196/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U176/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U184/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U142/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U139/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U144/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U181/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U199/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U193/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U118/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U134/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U124/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U110/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U148/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U179/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U105/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_131_fu_918_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U105/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U105/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U105/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U135/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U135/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U135/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U135/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U156/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_128_fu_906_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register p_load235_reg_6735_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U147/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_130_fu_914_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register p_load233_reg_6747_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U147/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U147/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U147/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U154/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_129_fu_910_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register p_load234_reg_6741_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U109/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_125_fu_894_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U109/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U109/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U109/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U112/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_127_fu_902_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U112/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U112/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U112/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U111/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_126_fu_898_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U111/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U111/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U111/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U141/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_122_fu_882_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register p_load241_reg_6699_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U141/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U141/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U141/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U152/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_124_fu_890_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register p_load239_reg_6711_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U152/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U152/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U152/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U146/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_123_fu_886_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register p_load240_reg_6705_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U146/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U146/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U146/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U183/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_119_fu_870_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register p_load244_reg_6681_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U183/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U183/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U183/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U198/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_121_fu_878_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register p_load242_reg_6693_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U198/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U198/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U198/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U189/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_120_fu_874_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register p_load243_reg_6687_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U189/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U189/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U189/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U155/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_116_fu_858_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register p_load247_reg_6663_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U177/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_118_fu_866_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register p_load245_reg_6675_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U177/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U177/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U177/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U167/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_117_fu_862_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register p_load246_reg_6669_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U130/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_114_fu_850_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U130/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U130/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U130/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U107/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_112_fu_842_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U107/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U107/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U107/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_115_fu_854_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U121/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_113_fu_846_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U121/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U121/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U121/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U150/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_109_fu_830_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register p_load254_reg_6621_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U150/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U150/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U150/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U191/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_111_fu_838_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register p_load252_reg_6633_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U191/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U191/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U191/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U175/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_110_fu_834_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register p_load253_reg_6627_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U175/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U175/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U175/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U190/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_106_fu_818_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register p_load257_reg_6603_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U190/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U190/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U190/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U186/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_108_fu_826_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register p_load255_reg_6615_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U186/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U186/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U186/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U164/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_107_fu_822_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register p_load256_reg_6609_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U159/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_103_fu_806_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register p_load260_reg_6585_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U165/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_105_fu_814_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register p_load258_reg_6597_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U188/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_104_fu_810_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register p_load259_reg_6591_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U188/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U188/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U188/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U113/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_100_fu_794_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U113/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U113/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U113/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U125/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_102_fu_802_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U125/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U125/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U125/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U104/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_101_fu_798_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U104/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U104/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U104/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U196/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_97_fu_782_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register p_load266_reg_6549_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U196/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U196/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U196/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U176/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_99_fu_790_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register p_load264_reg_6561_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U176/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U176/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U176/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U184/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_98_fu_786_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register p_load265_reg_6555_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U184/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U184/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U184/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U142/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_94_fu_770_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register p_load269_reg_6531_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U142/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U142/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U142/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U139/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_96_fu_778_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register p_load267_reg_6543_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U139/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U139/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U139/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U144/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_95_fu_774_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register p_load268_reg_6537_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U144/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U144/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U144/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U181/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_91_fu_758_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register p_load272_reg_6513_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U181/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U181/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U181/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U199/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_93_fu_766_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register p_load270_reg_6525_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U199/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U199/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U199/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U193/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_92_fu_762_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register p_load271_reg_6519_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U193/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U193/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U193/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U118/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_89_fu_750_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U118/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U118/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U118/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U134/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_87_fu_742_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U134/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U134/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U134/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U124/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_90_fu_754_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U124/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U124/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U124/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U110/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_88_fu_746_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U110/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U110/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U110/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U148/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register p_load278_reg_6477_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U148/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U148/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U148/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U179/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_84_fu_730_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register p_load279_reg_6471_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U179/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U179/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U179/buff0_reg.
 DSP resource Status: mul_32s_32s_32_2_1_U173/tmp_product_97 0 5167 2634: Used 1 time : Rejected (395 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U173/tmp_product_96 0 5802 3101: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U173/tmp_product_96 1 5802 2701: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U127/tmp_product_95 0 5200 2652: Used 1 time : Rejected (371 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U127/tmp_product_94 0 5835 3119: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U127/tmp_product_94 1 5835 2716: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U106/tmp_product_93 0 5185 2652: Used 1 time : Rejected (387 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U106/tmp_product_92 0 5820 3119: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U106/tmp_product_92 1 5820 2701: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U120/tmp_product_91 0 5200 2652: Used 1 time : Rejected (357 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U120/tmp_product_90 0 5835 3119: Used 1 time : Accepted (159 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U120/tmp_product_90 1 5835 2716: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U138/tmp_product_8f 0 5233 2670: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U138/tmp_product_8e 0 5868 3137: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U138/tmp_product_8e 1 5868 2731: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U197/tmp_product_8d 0 5233 2670: Used 1 time : Rejected (313 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U197/tmp_product_8c 0 5868 3137: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U197/tmp_product_8c 1 5868 2731: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U145/tmp_product_8b 0 5233 2670: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U145/tmp_product_8a 0 5868 3137: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U145/tmp_product_8a 1 5868 2731: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U117/tmp_product_89 0 5200 2652: Used 1 time : Rejected (351 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U117/tmp_product_88 0 5835 3119: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U117/tmp_product_88 1 5835 2716: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U132/tmp_product_87 0 5200 2652: Used 1 time : Rejected (379 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U132/tmp_product_86 0 5835 3119: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U132/tmp_product_86 1 5835 2716: Used 1 time : Accepted (182 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U126/tmp_product_85 0 5200 2652: Used 1 time : Rejected (369 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U126/tmp_product_84 0 5835 3119: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U126/tmp_product_84 1 5835 2716: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U195/tmp_product_83 0 5233 2670: Used 1 time : Rejected (309 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U195/tmp_product_82 0 5868 3137: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U195/tmp_product_82 1 5868 2731: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U158/tmp_product_81 0 5233 2670: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U158/tmp_product_80 0 5868 3137: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U158/tmp_product_80 1 5868 2731: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U174/tmp_product_7f 0 5233 2670: Used 1 time : Rejected (267 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U174/tmp_product_7e 0 5868 3137: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U174/tmp_product_7e 1 5868 2731: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U180/tmp_product_7d 0 5233 2670: Used 1 time : Rejected (279 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U180/tmp_product_7c 0 5868 3137: Used 1 time : Accepted (81 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U180/tmp_product_7c 1 5868 2731: Used 1 time : Accepted (82 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U161/tmp_product_7b 0 5233 2670: Used 1 time : Rejected (243 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U161/tmp_product_7a 0 5868 3137: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U161/tmp_product_7a 1 5868 2731: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_79 0 5233 2670: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_78 0 5868 3137: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U151/tmp_product_78 1 5868 2731: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U169/tmp_product_77 0 5233 2670: Used 1 time : Rejected (259 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U169/tmp_product_76 0 5868 3137: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U169/tmp_product_76 1 5868 2731: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U166/tmp_product_75 0 5233 2670: Used 1 time : Rejected (253 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U166/tmp_product_74 0 5868 3137: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U166/tmp_product_74 1 5868 2731: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U178/tmp_product_73 0 5233 2670: Used 1 time : Rejected (275 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U178/tmp_product_72 0 5868 3137: Used 1 time : Accepted (77 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U178/tmp_product_72 1 5868 2731: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U116/tmp_product_71 0 5200 2652: Used 1 time : Rejected (349 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U116/tmp_product_70 0 5835 3119: Used 1 time : Accepted (151 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U116/tmp_product_70 1 5835 2716: Used 1 time : Accepted (152 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U128/tmp_product_6f 0 5185 2652: Used 1 time : Rejected (389 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U128/tmp_product_6e 0 5820 3119: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U128/tmp_product_6e 1 5820 2701: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U115/tmp_product_6d 0 5200 2652: Used 1 time : Rejected (347 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U115/tmp_product_6c 0 5835 3119: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U115/tmp_product_6c 1 5835 2716: Used 1 time : Accepted (150 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U182/tmp_product_a9 0 5233 2670: Used 1 time : Rejected (283 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U182/tmp_product_a8 0 5868 3137: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U182/tmp_product_a8 1 5868 2731: Used 1 time : Accepted (86 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U140/tmp_product_a7 0 5233 2670: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U140/tmp_product_a6 0 5868 3137: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U140/tmp_product_a6 1 5868 2731: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U162/tmp_product_a5 0 5233 2670: Used 1 time : Rejected (245 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U162/tmp_product_a4 0 5868 3137: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U162/tmp_product_a4 1 5868 2731: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U123/tmp_product_a3 0 5200 2652: Used 1 time : Rejected (363 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U123/tmp_product_a2 0 5835 3119: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U123/tmp_product_a2 1 5835 2716: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U114/tmp_product_a1 0 5200 2652: Used 1 time : Rejected (345 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U114/tmp_product_a0 0 5835 3119: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U114/tmp_product_a0 1 5835 2716: Used 1 time : Accepted (148 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U102/tmp_product_9f 0 5200 2652: Used 1 time : Rejected (323 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U102/tmp_product_9e 0 5835 3119: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U102/tmp_product_9e 1 5835 2716: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U163/tmp_product_9d 0 5233 2670: Used 1 time : Rejected (247 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U163/tmp_product_9c 0 5868 3137: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U163/tmp_product_9c 1 5868 2731: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U153/tmp_product_9b 0 5233 2670: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U153/tmp_product_9a 0 5868 3137: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U153/tmp_product_9a 1 5868 2731: Used 1 time : Accepted (30 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U187/tmp_product_99 0 5233 2670: Used 1 time : Rejected (293 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U187/tmp_product_98 0 5868 3137: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U187/tmp_product_98 1 5868 2731: Used 1 time : Accepted (96 < 220) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U173/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U127/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U106/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U120/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U138/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U197/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U145/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U117/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U132/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U126/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U195/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U158/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U174/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U180/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U161/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U151/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U169/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U166/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U178/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U116/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U128/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U115/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U182/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U140/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U162/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U123/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U114/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U102/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U163/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U153/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U187/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U173/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U173/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U173/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U127/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_81_fu_718_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U127/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U127/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U127/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U106/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U106/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U106/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U106/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U120/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_82_fu_722_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U120/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U120/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U120/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U138/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_78_fu_706_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register p_load285_reg_6435_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U138/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U138/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U138/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U197/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_80_fu_714_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register p_load283_reg_6447_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U197/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U197/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U197/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U145/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_79_fu_710_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register p_load284_reg_6441_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U145/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U145/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U145/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U117/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_75_fu_694_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U117/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U117/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U117/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U132/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_77_fu_702_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U132/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U132/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U132/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U126/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_76_fu_698_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U126/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U126/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U126/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U195/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_72_fu_682_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register p_load291_reg_6399_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U195/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U195/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U195/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U158/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_74_fu_690_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register p_load289_reg_6411_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U174/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_73_fu_686_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register p_load290_reg_6405_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U174/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U174/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U180/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_69_fu_670_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register p_load294_reg_6381_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U180/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U180/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U180/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U161/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_71_fu_678_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register p_load292_reg_6393_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U151/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_70_fu_674_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register p_load293_reg_6387_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U151/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U151/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U151/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U169/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_66_fu_658_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register p_load297_reg_6363_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U166/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_68_fu_666_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register p_load295_reg_6375_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U178/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_67_fu_662_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register p_load296_reg_6369_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U178/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U178/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U178/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U116/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_64_fu_650_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U116/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U116/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U116/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U128/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U128/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U128/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U128/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U115/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_65_fu_654_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U115/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U115/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U115/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U182/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_158_fu_1026_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register p_load205_reg_6915_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U182/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U182/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U182/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U140/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_159_fu_1030_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register p_load204_reg_6921_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U140/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U140/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U140/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U162/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_160_fu_1034_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register p_load_reg_6927_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U123/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_155_fu_1014_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U123/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U123/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U123/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U114/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_157_fu_1022_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U114/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U114/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U114/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U102/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_156_fu_1018_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U102/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U102/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U102/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U163/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_152_fu_1002_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register p_load211_reg_6879_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U153/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_154_fu_1010_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register p_load209_reg_6891_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U187/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_153_fu_1006_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register p_load210_reg_6885_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U187/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U187/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U187/buff0_reg.
 DSP resource Status: mul_32s_32s_32_2_1_U131/tmp_product_ab 0 5200 2652: Used 1 time : Rejected (377 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U131/tmp_product_aa 0 5835 3119: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U131/tmp_product_aa 1 5835 2716: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U172/tmp_product_b1 0 5233 2670: Used 1 time : Rejected (265 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U172/tmp_product_b0 0 5868 3137: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U172/tmp_product_b0 1 5868 2731: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U143/tmp_product_af 0 5233 2670: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U143/tmp_product_ae 0 5868 3137: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U143/tmp_product_ae 1 5868 2731: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U157/tmp_product_ad 0 5233 2670: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U157/tmp_product_ac 0 5868 3137: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U157/tmp_product_ac 1 5868 2731: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U129/tmp_product_b3 0 5200 2652: Used 1 time : Rejected (373 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U129/tmp_product_b2 0 5835 3119: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U129/tmp_product_b2 1 5835 2716: Used 1 time : Accepted (176 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U168/tmp_product_cb 0 5233 2670: Used 1 time : Rejected (257 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U168/tmp_product_ca 0 5868 3137: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U168/tmp_product_ca 1 5868 2731: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U170/tmp_product_c9 0 5233 2670: Used 1 time : Rejected (261 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U170/tmp_product_c8 0 5868 3137: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U170/tmp_product_c8 1 5868 2731: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U200/tmp_product_c7 0 5233 2670: Used 1 time : Rejected (319 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U200/tmp_product_c6 0 5868 3137: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U200/tmp_product_c6 1 5868 2731: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U185/tmp_product_c5 0 5233 2670: Used 1 time : Rejected (289 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U185/tmp_product_c4 0 5868 3137: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U185/tmp_product_c4 1 5868 2731: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U194/tmp_product_c3 0 5233 2670: Used 1 time : Rejected (307 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U194/tmp_product_c2 0 5868 3137: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U194/tmp_product_c2 1 5868 2731: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U160/tmp_product_c1 0 5233 2670: Used 1 time : Rejected (241 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U160/tmp_product_c0 0 5868 3137: Used 1 time : Accepted (43 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U160/tmp_product_c0 1 5868 2731: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U192/tmp_product_bf 0 5233 2670: Used 1 time : Rejected (303 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U192/tmp_product_be 0 5868 3137: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U192/tmp_product_be 1 5868 2731: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U149/tmp_product_bd 0 5233 2670: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U149/tmp_product_bc 0 5868 3137: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U149/tmp_product_bc 1 5868 2731: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U171/tmp_product_bb 0 5233 2670: Used 1 time : Rejected (263 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U171/tmp_product_ba 0 5868 3137: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U171/tmp_product_ba 1 5868 2731: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U133/tmp_product_b9 0 5200 2652: Used 1 time : Rejected (381 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U133/tmp_product_b8 0 5835 3119: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U133/tmp_product_b8 1 5835 2716: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U108/tmp_product_b7 0 5200 2652: Used 1 time : Rejected (333 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U108/tmp_product_b6 0 5835 3119: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U108/tmp_product_b6 1 5835 2716: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U122/tmp_product_b5 0 5200 2652: Used 1 time : Rejected (361 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U122/tmp_product_b4 0 5835 3119: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U122/tmp_product_b4 1 5835 2716: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U103/tmp_product_d1 0 5200 2652: Used 1 time : Rejected (325 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U103/tmp_product_d0 0 5835 3119: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U103/tmp_product_d0 1 5835 2716: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U136/tmp_product_cf 0 5167 2634: Used 1 time : Rejected (393 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U136/tmp_product_ce 0 5802 3101: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U136/tmp_product_ce 1 5802 2701: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U119/tmp_product_cd 0 5200 2652: Used 1 time : Rejected (355 > 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U119/tmp_product_cc 0 5835 3119: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U119/tmp_product_cc 1 5835 2716: Used 1 time : Accepted (158 < 220) uniquify 0 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U131/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U172/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U143/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U157/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U129/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U168/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U170/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U200/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U185/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U194/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U160/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U192/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U149/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U171/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U133/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U108/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U122/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U103/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U136/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U119/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.gen/sources_1/bd/design_1/ipshared/dbbe/hdl/verilog/fir_top_mul_32s_32s_32_2_1.v:60]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U131/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_fu_646_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U131/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U131/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U131/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U172/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_134_fu_930_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register p_load229_reg_6771_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U172/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U172/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U143/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_136_fu_938_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register p_load227_reg_6783_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U143/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U143/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U143/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U157/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_135_fu_934_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register p_load228_reg_6777_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U129/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_133_fu_926_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U129/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U168/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_146_fu_978_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register p_load217_reg_6843_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U170/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_148_fu_986_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register p_load215_reg_6855_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U170/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U170/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U200/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_147_fu_982_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register p_load216_reg_6849_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U200/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U200/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U200/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U185/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_143_fu_966_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register p_load220_reg_6825_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U185/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U185/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U185/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U194/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_145_fu_974_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register p_load218_reg_6837_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U194/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U194/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U194/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U160/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_144_fu_970_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register p_load219_reg_6831_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U192/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_140_fu_954_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register p_load223_reg_6807_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U192/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U192/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U192/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U149/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_142_fu_962_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register p_load221_reg_6819_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U149/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U149/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U149/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/tmp_product, operation Mode is (post resource management): A*B''.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U171/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B''.
DSP Report: register empty_141_fu_958_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register p_load222_reg_6813_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U171/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U171/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U133/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_137_fu_942_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U133/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U133/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U133/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U108/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_139_fu_950_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U108/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U108/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U108/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U122/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_138_fu_946_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U122/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U122/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U122/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U103/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_149_fu_990_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U103/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U103/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U103/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/tmp_product, operation Mode is (post resource management): A*B.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U136/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U136/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U136/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/tmp_product, operation Mode is (post resource management): A*B2.
DSP Report: register mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U119/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A*B2.
DSP Report: register empty_150_fu_994_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U119/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U119/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U119/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/fir_top_0/insti_2_3/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/fir_top_0/insti_2_3/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                    | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|design_1_i/i_2_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 15     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B'' | 18     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2924.695 ; gain = 1158.016 ; free physical = 7061 ; free virtual = 13711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (1684.0/oG.CP 575.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 3163.312 ; gain = 1396.633 ; free physical = 6826 ; free virtual = 13478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                 | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/fir_top_0/insti_2_3/gmem_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|design_1_i/fir_top_0/insti_2_3/gmem_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                    | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|design_1_i/i_2_0/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/fir_top_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6569 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6601 ; free virtual = 13251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6601 ; free virtual = 13251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6567 ; free virtual = 13217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6567 ; free virtual = 13217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6566 ; free virtual = 13217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6566 ; free virtual = 13217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load267_reg_6543_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load266_reg_6549_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load265_reg_6555_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load264_reg_6561_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load263_reg_6567_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load262_reg_6573_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load261_reg_6579_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load260_reg_6585_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load259_reg_6591_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load258_reg_6597_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load257_reg_6603_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load256_reg_6609_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load255_reg_6615_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load254_reg_6621_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load253_reg_6627_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load252_reg_6633_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load251_reg_6639_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load250_reg_6645_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load249_reg_6651_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load248_reg_6657_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load247_reg_6663_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load246_reg_6669_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load245_reg_6675_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load244_reg_6681_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load243_reg_6687_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load242_reg_6693_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load241_reg_6699_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load240_reg_6705_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load239_reg_6711_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load238_reg_6717_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load237_reg_6723_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load236_reg_6729_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load235_reg_6735_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load234_reg_6741_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load233_reg_6747_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load232_reg_6753_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load231_reg_6759_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load268_reg_6537_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load269_reg_6531_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load270_reg_6525_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load279_reg_6471_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load278_reg_6477_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load277_reg_6483_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load276_reg_6489_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load275_reg_6495_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load274_reg_6501_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load273_reg_6507_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load272_reg_6513_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load271_reg_6519_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load280_reg_6465_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load281_reg_6459_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load282_reg_6453_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load283_reg_6447_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load284_reg_6441_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load285_reg_6435_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load286_reg_6429_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load211_reg_6879_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load210_reg_6885_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load209_reg_6891_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load208_reg_6897_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load207_reg_6903_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load206_reg_6909_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load205_reg_6915_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load204_reg_6921_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load287_reg_6423_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load288_reg_6417_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load_reg_6927_pp0_iter8_reg_reg[31]    | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load289_reg_6411_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load290_reg_6405_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load291_reg_6399_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load292_reg_6393_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load293_reg_6387_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load294_reg_6381_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load295_reg_6375_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load296_reg_6369_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load297_reg_6363_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load298_reg_6357_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/ap_loop_exit_ready_pp0_iter9_reg_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load230_reg_6765_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load229_reg_6771_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load228_reg_6777_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load227_reg_6783_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load226_reg_6789_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load225_reg_6795_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load224_reg_6801_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load223_reg_6807_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load222_reg_6813_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load221_reg_6819_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load220_reg_6825_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load219_reg_6831_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load218_reg_6837_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load217_reg_6843_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load216_reg_6849_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load215_reg_6855_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load214_reg_6861_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load213_reg_6867_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load212_reg_6873_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|design_1_fir_top_0_0 | inst/grp_fir_top_Pipeline_VITIS_LOOP_46_2_fu_1113/p_load299_reg_6351_pp0_iter8_reg_reg[31] | 6      | 32    | NO           | NO                 | NO                | 32     | 0       | 
+---------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | (A'*B'')'          | 30     | 15     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_fir_top_0_0 | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_fir_top_0_0 | (PCIN>>17+A'*B'')' | 30     | 18     | -      | -      | 15     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+---------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |  3642|
|4     |DSP48E1  |   209|
|8     |LUT1     |   223|
|9     |LUT2     |  7009|
|10    |LUT3     |  3134|
|11    |LUT4     |  5674|
|12    |LUT5     |  2004|
|13    |LUT6     |  8791|
|14    |PS7      |     1|
|15    |RAM32M   |     1|
|16    |RAMB18E1 |     2|
|18    |SRL16    |     2|
|19    |SRL16E   |  3305|
|20    |FDCE     |   111|
|21    |FDPE     |    33|
|22    |FDR      |     8|
|23    |FDRE     | 23061|
|24    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3372.820 ; gain = 1606.141 ; free physical = 6566 ; free virtual = 13216
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 3372.820 ; gain = 1410.434 ; free physical = 6566 ; free virtual = 13216
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3372.828 ; gain = 1606.141 ; free physical = 6567 ; free virtual = 13217
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3372.828 ; gain = 0.000 ; free physical = 6731 ; free virtual = 13383
INFO: [Netlist 29-17] Analyzing 3864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3428.848 ; gain = 0.000 ; free physical = 6725 ; free virtual = 13377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 8d58af66
INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 3428.848 ; gain = 1915.871 ; free physical = 6725 ; free virtual = 13377
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2827.231; main = 2613.876; forked = 269.288
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4280.980; main = 3428.848; forked = 908.160
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3452.859 ; gain = 0.000 ; free physical = 6721 ; free virtual = 13378
INFO: [Common 17-1381] The checkpoint '/home/aa/FPGA_space/FIR/lab4_vivado/lab4_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  8 20:37:40 2025...
