#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 26 19:55:12 2018
# Process ID: 216
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1
# Command line: vivado.exe -log mb_demo_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_demo_wrapper.tcl
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/mb_demo_wrapper.vds
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mb_demo_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:AXI_DPTI:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/AXI_DPTI_1.0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/AXI_DPTI_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/axi_dynclk_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/axi_dynclk_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:axi_i2s_adi:1.2'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/axi_i2s_adi_1.2' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/axi_i2s_adi_1.2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:clock_forwarder:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/clock_forwarder_1.0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/clock_forwarder_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL2:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodACL2_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodACL2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodACL:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodACL_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodACL_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD1:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodAD1_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodAD1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAD2:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodAD2_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodAD2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodALS:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodALS_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodALS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodAMP2:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodAMP2_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodAMP2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodBT2:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodBT2_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodBT2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCAN:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodCAN_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodCAN_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodCLS:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodCLS_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodCLS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDA1:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodDA1_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodDA1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodDPG1:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodDPG1_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodDPG1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodENC:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodENC_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodENC_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPIO:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodGPIO_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodGPIO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGPS:1.1'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodGPS_v1_1' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodGPS_v1_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodGYRO:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodGYRO_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodGYRO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodHYGRO:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodHYGRO_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodHYGRO_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodJSTK2:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodJSTK2_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodJSTK2_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodKYPD:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodKYPD_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodKYPD_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodMTDS:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodMTDS_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodMTDS_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodNAV:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodNAV_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodNAV_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLEDrgb:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/pmodOLEDrgb_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/pmodOLEDrgb_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodOLED:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodOLED_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodOLED_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodR2R:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodR2R_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodR2R_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodRTCC:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodRTCC_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodRTCC_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSD:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodSD_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodSD_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodSF3:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodSF3_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodSF3_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTC1:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodTC1_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodTC1_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodTMP3:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodTMP3_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodTMP3_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PmodWIFI:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/PmodWIFI_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/PmodWIFI_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:pmod_bridge:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Pmods/Pmod_Bridge_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Pmods/Pmod_Bridge_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/PWM_1.0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/PWM_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:2.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/PWM_2.0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/PWM_2.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dpvid:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/rgb2dpvid_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/rgb2dpvid_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/rgb2dvi' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/rgb2dvi
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/rgb2vga_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/rgb2vga_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:Sync:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/Sync_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/Sync_v1_0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:usb2device:1.0'. The one found in IP location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/ip/usb2device_v1_0' will take precedence over the same IP in location c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/ip/usb2device_v1_0
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:pmod:1.0'. The one found in location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/if/pmod_v1_0/pmod.xml' will take precedence over the same Interface in location 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/if/pmod_v1_0/pmod.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'digilentinc.com:interface:tmds:1.0'. The one found in location 'c:/MyFiles/FPGA_Learning/MyMaterial/vivado-library-master/if/tmds_v1_0/tmds.xml' will take precedence over the same Interface in location 'c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo/vivado-library/if/tmds_v1_0/tmds.xml'
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 363.168 ; gain = 114.461
Command: synth_design -top mb_demo_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 461.488 ; gain = 96.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_demo_wrapper' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/hdl/mb_demo_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'mb_demo' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1097]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_alinx_ov5640_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_alinx_ov5640_0_0' (2#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_gpio_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_gpio_1_0' (3#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_iic_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_iic_0_0' (4#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'mb_demo_axi_iic_0_0' requires 27 connections, but only 26 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1464]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_iic_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_iic_1_0' (5#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_iic_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_1' of module 'mb_demo_axi_iic_1_0' requires 27 connections, but only 26 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1491]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_timer_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_timer_0_0' (6#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'mb_demo_axi_timer_0_0' requires 26 connections, but only 23 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1518]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_axi_uartlite_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_axi_uartlite_0_0' (7#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ball_locator_0_1' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ball_locator_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ball_locator_0_1' (8#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ball_locator_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ball_locator_0' of module 'mb_demo_ball_locator_0_1' requires 35 connections, but only 33 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1565]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_clk_wiz_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_clk_wiz_1_0' (9#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'mb_demo_clk_wiz_1_0' requires 5 connections, but only 4 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1604]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ila_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ila_0_0' (10#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_mdm_1_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_mdm_1_0' (11#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_0' (12#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_axi_intc_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_axi_intc_0' (13#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_axi_periph_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1979]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_G8IPO6' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_G8IPO6' (14#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1GH7GOL' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1GH7GOL' (15#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1U8HVOX' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1U8HVOX' (16#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T60KJ6' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T60KJ6' (17#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_KEO1X5' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_KEO1X5' (18#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1L7C06Y' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:686]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1L7C06Y' (19#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:686]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_17R3Q0U' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:818]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_17R3Q0U' (20#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:818]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_78LLX9' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:964]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_78LLX9' (21#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:964]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1GN6XUY' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3791]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1GN6XUY' (22#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3791]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_G4HVAH' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3937]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_G4HVAH' (23#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3937]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_TA37L9' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:4083]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_TA37L9' (24#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:4083]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_xbar_0' (25#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_arprot' does not match port width (24) of module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3518]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_awprot' does not match port width (24) of module 'mb_demo_xbar_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3522]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_axi_periph_0' (26#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1979]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'mb_demo_microblaze_0_axi_periph_0' requires 221 connections, but only 205 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1707]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_16LIEHI' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3557]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_dlmb_bram_if_cntlr_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_dlmb_bram_if_cntlr_0' (27#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_dlmb_v10_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_dlmb_v10_0' (28#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_demo_dlmb_v10_0' requires 25 connections, but only 24 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3703]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ilmb_bram_if_cntlr_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ilmb_bram_if_cntlr_0' (29#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_ilmb_v10_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_ilmb_v10_0' (30#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_demo_ilmb_v10_0' requires 25 connections, but only 24 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3749]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_lmb_bram_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_lmb_bram_0' (31#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'mb_demo_lmb_bram_0' requires 16 connections, but only 14 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3774]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_16LIEHI' (32#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:3557]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_microblaze_0_xlconcat_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_microblaze_0_xlconcat_0' (33#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_rst_clk_wiz_1_100M_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_rst_clk_wiz_1_100M_0' (34#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mb_demo_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1943]
INFO: [Synth 8-6157] synthesizing module 'mb_demo_servo_0_0' [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_servo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_servo_0_0' (35#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/.Xil/Vivado-216-ZYQ-Mac-Win/realtime/mb_demo_servo_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alinx_ov5640_0'. This will prevent further optimization [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1429]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1604]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo' (36#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/synth/mb_demo.v:1097]
INFO: [Synth 8-6155] done synthesizing module 'mb_demo_wrapper' (37#1) [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/hdl/mb_demo_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_TA37L9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_G4HVAH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GN6XUY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_78LLX9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_17R3Q0U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1L7C06Y has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_KEO1X5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T60KJ6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1U8HVOX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1GH7GOL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_G8IPO6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 516.676 ; gain = 151.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 516.676 ; gain = 151.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 516.676 ; gain = 151.777
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0/mb_demo_microblaze_0_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0/mb_demo_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_intc'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0/mb_demo_microblaze_0_xlconcat_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_xlconcat'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_mdm_1_0/mb_demo_mdm_1_0/mb_demo_mdm_1_0_in_context.xdc] for cell 'mb_demo_i/mdm_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_mdm_1_0/mb_demo_mdm_1_0/mb_demo_mdm_1_0_in_context.xdc] for cell 'mb_demo_i/mdm_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc] for cell 'mb_demo_i/clk_wiz_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc] for cell 'mb_demo_i/clk_wiz_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_demo_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0/mb_demo_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_demo_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_v10_0/mb_demo_ilmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_v10_0/mb_demo_ilmb_v10_0/mb_demo_dlmb_v10_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0/mb_demo_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0/mb_demo_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0/mb_demo_lmb_bram_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0/mb_demo_axi_uartlite_0_0_in_context.xdc] for cell 'mb_demo_i/axi_uartlite_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_gpio_1_0/mb_demo_axi_gpio_1_0/mb_demo_axi_gpio_1_0_in_context.xdc] for cell 'mb_demo_i/axi_gpio_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_gpio_1_0/mb_demo_axi_gpio_1_0/mb_demo_axi_gpio_1_0_in_context.xdc] for cell 'mb_demo_i/axi_gpio_1'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_xbar_0/mb_demo_xbar_0/mb_demo_xbar_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_xbar_0/mb_demo_xbar_0/mb_demo_xbar_0_in_context.xdc] for cell 'mb_demo_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1_in_context.xdc] for cell 'mb_demo_i/ball_locator_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1/mb_demo_ball_locator_0_1_in_context.xdc] for cell 'mb_demo_i/ball_locator_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0_in_context.xdc] for cell 'mb_demo_i/axi_timer_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0/mb_demo_axi_timer_0_0_in_context.xdc] for cell 'mb_demo_i/axi_timer_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_servo_0_0/mb_demo_servo_0_0/mb_demo_servo_0_0_in_context.xdc] for cell 'mb_demo_i/servo_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_servo_0_0/mb_demo_servo_0_0/mb_demo_servo_0_0_in_context.xdc] for cell 'mb_demo_i/servo_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_0_0/mb_demo_axi_iic_0_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_0_0/mb_demo_axi_iic_0_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_alinx_ov5640_0_0/mb_demo_alinx_ov5640_0_0/mb_demo_alinx_ov5640_0_0_in_context.xdc] for cell 'mb_demo_i/alinx_ov5640_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_alinx_ov5640_0_0/mb_demo_alinx_ov5640_0_0/mb_demo_alinx_ov5640_0_0_in_context.xdc] for cell 'mb_demo_i/alinx_ov5640_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ila_0_0/mb_demo_ila_0_0/mb_demo_ila_0_1_in_context.xdc] for cell 'mb_demo_i/ila_0'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_ila_0_0/mb_demo_ila_0_0/mb_demo_ila_0_1_in_context.xdc] for cell 'mb_demo_i/ila_0'
Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_1_0/mb_demo_axi_iic_1_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_1'
Finished Parsing XDC File [c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_axi_iic_1_0/mb_demo_axi_iic_1_0/mb_demo_axi_iic_0_0_in_context.xdc] for cell 'mb_demo_i/axi_iic_1'
Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm0_0'. [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'pwm0_0'. [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc:73]
Finished Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_demo_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/constrs_1/imports/new/mb_demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_demo_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_demo_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 807.910 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_demo_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 807.910 ; gain = 443.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 807.910 ; gain = 443.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.srcs/sources_1/bd/mb_demo/ip/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0/mb_demo_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for mb_demo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/ball_locator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/servo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/alinx_ov5640_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_demo_i/axi_iic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 807.910 ; gain = 443.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 807.910 ; gain = 443.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design mb_demo_microblaze_0_axi_periph_0 has unconnected port S02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 807.910 ; gain = 443.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/mdm_1/Dbg_Clk_0' to pin 'mb_demo_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/mdm_1/Dbg_Update_0' to pin 'mb_demo_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/clk_wiz_1/clk_100M' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/clk_wiz_1/clk_50M' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_50M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_demo_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_demo_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/ball_locator_0/s_axi_aclk' to pin 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_demo_i/ball_locator_0/OV7725_XCLK' to pin 'mb_demo_i/ball_locator_0/bbstub_OV7725_XCLK/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'mb_demo_i/ball_locator_0/s_axi_aclk' to 'mb_demo_i/clk_wiz_1/bbstub_clk_100M/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 829.391 ; gain = 464.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 829.613 ; gain = 464.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 830.902 ; gain = 466.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_demo_xbar_0                  |         1|
|2     |mb_demo_alinx_ov5640_0_0        |         1|
|3     |mb_demo_axi_gpio_1_0            |         1|
|4     |mb_demo_axi_iic_0_0             |         1|
|5     |mb_demo_axi_iic_1_0             |         1|
|6     |mb_demo_axi_timer_0_0           |         1|
|7     |mb_demo_axi_uartlite_0_0        |         1|
|8     |mb_demo_ball_locator_0_1        |         1|
|9     |mb_demo_clk_wiz_1_0             |         1|
|10    |mb_demo_ila_0_0                 |         1|
|11    |mb_demo_mdm_1_0                 |         1|
|12    |mb_demo_microblaze_0_0          |         1|
|13    |mb_demo_microblaze_0_axi_intc_0 |         1|
|14    |mb_demo_microblaze_0_xlconcat_0 |         1|
|15    |mb_demo_rst_clk_wiz_1_100M_0    |         1|
|16    |mb_demo_servo_0_0               |         1|
|17    |mb_demo_dlmb_bram_if_cntlr_0    |         1|
|18    |mb_demo_dlmb_v10_0              |         1|
|19    |mb_demo_ilmb_bram_if_cntlr_0    |         1|
|20    |mb_demo_ilmb_v10_0              |         1|
|21    |mb_demo_lmb_bram_0              |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |mb_demo_alinx_ov5640_0_0        |     1|
|2     |mb_demo_axi_gpio_1_0            |     1|
|3     |mb_demo_axi_iic_0_0             |     1|
|4     |mb_demo_axi_iic_1_0             |     1|
|5     |mb_demo_axi_timer_0_0           |     1|
|6     |mb_demo_axi_uartlite_0_0        |     1|
|7     |mb_demo_ball_locator_0_1        |     1|
|8     |mb_demo_clk_wiz_1_0             |     1|
|9     |mb_demo_dlmb_bram_if_cntlr_0    |     1|
|10    |mb_demo_dlmb_v10_0              |     1|
|11    |mb_demo_ila_0_0                 |     1|
|12    |mb_demo_ilmb_bram_if_cntlr_0    |     1|
|13    |mb_demo_ilmb_v10_0              |     1|
|14    |mb_demo_lmb_bram_0              |     1|
|15    |mb_demo_mdm_1_0                 |     1|
|16    |mb_demo_microblaze_0_0          |     1|
|17    |mb_demo_microblaze_0_axi_intc_0 |     1|
|18    |mb_demo_microblaze_0_xlconcat_0 |     1|
|19    |mb_demo_rst_clk_wiz_1_100M_0    |     1|
|20    |mb_demo_servo_0_0               |     1|
|21    |mb_demo_xbar_0                  |     1|
|22    |IBUF                            |    30|
|23    |IOBUF                           |     4|
|24    |OBUF                            |    20|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2232|
|2     |  mb_demo_i                   |mb_demo                               |  2178|
|3     |    microblaze_0_axi_periph   |mb_demo_microblaze_0_axi_periph_0     |  1011|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_16LIEHI |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 831.090 ; gain = 174.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 831.090 ; gain = 466.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 85 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 852.176 ; gain = 489.008
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb/ball_mb.runs/synth_1/mb_demo_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_demo_wrapper_utilization_synth.rpt -pb mb_demo_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 852.445 ; gain = 0.012
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 19:56:10 2018...
