// Seed: 3537102607
module module_0 #(
    parameter id_4 = 32'd67
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire _id_4;
  wire [id_4 : (  1  !=?  id_4  )] id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
  input wire id_4;
  inout wor id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_7 ? 1 : -1;
  wire [1 : id_6] id_8;
endmodule
