Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 16 13:05:42 2023
| Host         : JASONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    78          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.836        0.000                      0                   22        0.175        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          15.836        0.000                      0                   22        0.175        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50MHz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       15.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.836ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.674ns (40.183%)  route 2.492ns (59.817%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.394 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.394    tcount_reg[16]_i_1_n_6
    SLICE_X53Y96         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 15.836    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.653ns (39.880%)  route 2.492ns (60.120%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.373 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.373    tcount_reg[16]_i_1_n_4
    SLICE_X53Y96         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.579ns (38.787%)  route 2.492ns (61.213%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.299 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.299    tcount_reg[16]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 15.931    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.563ns (38.546%)  route 2.492ns (61.454%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.283 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.283    tcount_reg[16]_i_1_n_7
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             15.950ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.560ns (38.500%)  route 2.492ns (61.500%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.280 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.280    tcount_reg[12]_i_1_n_6
    SLICE_X53Y95         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 15.950    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.539ns (38.180%)  route 2.492ns (61.820%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.259 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.259    tcount_reg[12]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             16.045ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.465ns (37.024%)  route 2.492ns (62.976%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.185 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.185    tcount_reg[12]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 16.045    

Slack (MET) :             16.061ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.449ns (36.768%)  route 2.492ns (63.232%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.169 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.169    tcount_reg[12]_i_1_n_7
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 16.061    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.316ns (34.559%)  route 2.492ns (65.441%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     9.036 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.036    tcount_reg[8]_i_1_n_4
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism              0.301    25.228    
                         clock uncertainty           -0.035    25.192    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.062    25.254    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.279ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.256ns (33.512%)  route 2.492ns (66.488%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.976 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.976    tcount_reg[8]_i_1_n_5
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism              0.301    25.228    
                         clock uncertainty           -0.035    25.192    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.062    25.254    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 16.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.757%)  route 0.093ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  tcount_reg[6]/Q
                         net (fo=5, routed)           0.093     1.717    tcount_reg_n_0_[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.762    dac_load_L0
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.091     1.587    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.594%)  route 0.155ns (45.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  tcount_reg[6]/Q
                         net (fo=5, routed)           0.155     1.779    tcount_reg_n_0_[6]
    SLICE_X52Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.824    dac_load_R0
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.091     1.589    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    tcount_reg_n_0_[11]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    tcount_reg[8]_i_1_n_4
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.733    tcount_reg_n_0_[15]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    tcount_reg[12]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.730    tcount_reg_n_0_[12]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[12]_i_1_n_7
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.105     1.730    tcount_reg_n_0_[16]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[16]_i_1_n_7
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.109     1.734    tcount_reg_n_0_[10]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[8]_i_1_n_5
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.109     1.734    tcount_reg_n_0_[14]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[12]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.109     1.734    tcount_reg_n_0_[18]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[16]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[8]/Q
                         net (fo=5, routed)           0.117     1.742    tcount_reg_n_0_[8]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  tcount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    tcount_reg[8]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  tcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y93    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y92    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y92    tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y94    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y94    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y95    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y95    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y95    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y95    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y93    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y93    dac_load_L_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y92    dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y92    dac_load_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y92    tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y92    tcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y93    dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y93    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y92    dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X52Y92    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y92    tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y92    tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X53Y94    tcount_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sreg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 4.045ns (55.667%)  route 3.221ns (44.333%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE                         0.000     0.000 r  dac/sreg_reg[15]/C
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  dac/sreg_reg[15]/Q
                         net (fo=1, routed)           3.221     3.745    dac_SDIN_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521     7.267 r  dac_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.267    dac_SDIN
    G17                                                               r  dac_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 2.464ns (38.034%)  route 4.015ns (61.966%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  w1/__6_carry__1/CO[3]
                         net (fo=1, routed)           0.001     6.145    w1/__6_carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.479 r  w1/__6_carry__2/O[1]
                         net (fo=1, routed)           0.000     6.479    w1/curr_pitch[13]
    SLICE_X59Y100        FDRE                                         r  w1/curr_pitch_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 2.353ns (36.954%)  route 4.015ns (63.046%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.144 r  w1/__6_carry__1/CO[3]
                         net (fo=1, routed)           0.001     6.145    w1/__6_carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.368 r  w1/__6_carry__2/O[0]
                         net (fo=1, routed)           0.000     6.368    w1/curr_pitch[12]
    SLICE_X59Y100        FDRE                                         r  w1/curr_pitch_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 2.350ns (36.928%)  route 4.014ns (63.072%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.364 r  w1/__6_carry__1/O[1]
                         net (fo=1, routed)           0.000     6.364    w1/curr_pitch[9]
    SLICE_X59Y99         FDRE                                         r  w1/curr_pitch_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.343ns  (logic 2.329ns (36.720%)  route 4.014ns (63.280%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.343 r  w1/__6_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.343    w1/curr_pitch[11]
    SLICE_X59Y99         FDRE                                         r  w1/curr_pitch_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 2.255ns (35.973%)  route 4.014ns (64.027%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.269 r  w1/__6_carry__1/O[2]
                         net (fo=1, routed)           0.000     6.269    w1/curr_pitch[10]
    SLICE_X59Y99         FDRE                                         r  w1/curr_pitch_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 2.239ns (35.809%)  route 4.014ns (64.191%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.030 r  w1/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.030    w1/__6_carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.253 r  w1/__6_carry__1/O[0]
                         net (fo=1, routed)           0.000     6.253    w1/curr_pitch[8]
    SLICE_X59Y99         FDRE                                         r  w1/curr_pitch_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w1/curr_pitch_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 1.970ns (32.923%)  route 4.014ns (67.077%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           4.014     5.508    w1/SW6_IBUF
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124     5.632 r  w1/__6_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.632    w1/__6_carry__0_i_2_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     5.984 r  w1/__6_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.984    w1/curr_pitch[7]
    SLICE_X59Y98         FDRE                                         r  w1/curr_pitch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            w2/curr_pitch_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 2.464ns (41.203%)  route 3.516ns (58.797%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW6_IBUF_inst/O
                         net (fo=2, routed)           3.516     5.010    w2/SW6_IBUF
    SLICE_X52Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.134 r  w2/__6_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     5.134    w2/__6_carry__0_i_2__0_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.532 r  w2/__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.532    w2/__6_carry__0_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  w2/__6_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.646    w2/__6_carry__1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.980 r  w2/__6_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.980    w2/__6_carry__2_n_6
    SLICE_X52Y97         FDRE                                         r  w2/curr_pitch_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_square
                            (input port)
  Destination:            dac/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 1.734ns (29.114%)  route 4.221ns (70.886%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  bt_square (IN)
                         net (fo=0)                   0.000     0.000    bt_square
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  bt_square_IBUF_inst/O
                         net (fo=30, routed)          3.425     4.911    w2/tgen/bt_square_IBUF
    SLICE_X56Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.035 r  w2/tgen/sreg[3]_i_3/O
                         net (fo=1, routed)           0.796     5.831    w1/tgen/sreg_reg[3]
    SLICE_X56Y97         LUT5 (Prop_lut5_I2_O)        0.124     5.955 r  w1/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.955    dac/D[3]
    SLICE_X56Y97         FDRE                                         r  dac/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sreg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.191ns (63.193%)  route 0.111ns (36.807%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE                         0.000     0.000 r  dac/sreg_reg[6]/C
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[6]/Q
                         net (fo=1, routed)           0.111     0.257    w1/tgen/sreg_reg[15][6]
    SLICE_X56Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  w1/tgen/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.302    dac/D[7]
    SLICE_X56Y98         FDRE                                         r  dac/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.191ns (58.379%)  route 0.136ns (41.621%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE                         0.000     0.000 r  dac/sreg_reg[10]/C
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[10]/Q
                         net (fo=1, routed)           0.136     0.282    w1/tgen/sreg_reg[15][10]
    SLICE_X55Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.327 r  w1/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.327    dac/D[11]
    SLICE_X55Y100        FDRE                                         r  dac/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.191ns (57.686%)  route 0.140ns (42.314%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE                         0.000     0.000 r  dac/sreg_reg[13]/C
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[13]/Q
                         net (fo=1, routed)           0.140     0.286    w1/tgen/sreg_reg[15][13]
    SLICE_X54Y102        LUT5 (Prop_lut5_I4_O)        0.045     0.331 r  w1/tgen/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.331    dac/D[14]
    SLICE_X54Y102        FDRE                                         r  dac/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE                         0.000     0.000 r  dac/sreg_reg[12]/C
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[12]/Q
                         net (fo=1, routed)           0.158     0.304    w1/tgen/sreg_reg[15][12]
    SLICE_X55Y102        LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  w1/tgen/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac/D[13]
    SLICE_X55Y102        FDRE                                         r  dac/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE                         0.000     0.000 r  dac/sreg_reg[5]/C
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[5]/Q
                         net (fo=1, routed)           0.158     0.304    w1/tgen/sreg_reg[15][5]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  w1/tgen/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac/D[6]
    SLICE_X55Y99         FDRE                                         r  dac/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE                         0.000     0.000 r  w2/curr_pitch_reg[2]/C
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w2/curr_pitch_reg[2]/Q
                         net (fo=4, routed)           0.082     0.223    w2/pitch[2]
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  w2/__6_carry/O[3]
                         net (fo=1, routed)           0.000     0.350    w2/__6_carry_n_4
    SLICE_X52Y94         FDRE                                         r  w2/curr_pitch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w1/curr_pitch_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w1/tgen/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.250ns (70.740%)  route 0.103ns (29.260%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE                         0.000     0.000 r  w1/curr_pitch_reg[11]/C
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w1/curr_pitch_reg[11]/Q
                         net (fo=7, routed)           0.103     0.244    w1/tgen/Q[11]
    SLICE_X58Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  w1/tgen/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.289    w1/tgen/count[8]_i_2__0_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.353 r  w1/tgen/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.353    w1/tgen/count_reg[8]_i_1__0_n_4
    SLICE_X58Y99         FDRE                                         r  w1/tgen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w1/curr_pitch_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w1/curr_pitch_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE                         0.000     0.000 r  w1/curr_pitch_reg[4]/C
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w1/curr_pitch_reg[4]/Q
                         net (fo=6, routed)           0.090     0.231    w1/pitch[4]
    SLICE_X59Y98         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.355 r  w1/__6_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.355    w1/curr_pitch[5]
    SLICE_X59Y98         FDRE                                         r  w1/curr_pitch_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w1/curr_pitch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w1/curr_pitch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.268ns (74.810%)  route 0.090ns (25.190%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE                         0.000     0.000 r  w1/curr_pitch_reg[2]/C
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w1/curr_pitch_reg[2]/Q
                         net (fo=6, routed)           0.090     0.231    w1/pitch[2]
    SLICE_X59Y97         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.358 r  w1/__6_carry/O[3]
                         net (fo=1, routed)           0.000     0.358    w1/curr_pitch[3]
    SLICE_X59Y97         FDRE                                         r  w1/curr_pitch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w1/curr_pitch_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w1/curr_pitch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.268ns (74.810%)  route 0.090ns (25.190%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE                         0.000     0.000 r  w1/curr_pitch_reg[6]/C
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w1/curr_pitch_reg[6]/Q
                         net (fo=6, routed)           0.090     0.231    w1/pitch[6]
    SLICE_X59Y98         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.358 r  w1/__6_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.358    w1/curr_pitch[7]
    SLICE_X59Y98         FDRE                                         r  w1/curr_pitch_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50MHz
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.379ns (54.050%)  route 3.723ns (45.950%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  tcount_reg[1]/Q
                         net (fo=5, routed)           0.445     6.128    tcount_reg_n_0_[1]
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.150     6.278 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.278     9.556    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.773    13.329 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.329    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 4.107ns (52.376%)  route 3.735ns (47.624%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=4, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          3.014     9.514    dac_LRCK_OBUF_BUFG
    D18                  OBUF (Prop_obuf_I_O)         3.555    13.069 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.069    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 4.004ns (52.690%)  route 3.595ns (47.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[4]/Q
                         net (fo=21, routed)          3.595     9.279    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548    12.827 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.827    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.267ns  (logic 0.580ns (25.585%)  route 1.687ns (74.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.687     7.371    w1/tgen/dac_load_L
    SLICE_X54Y102        LUT5 (Prop_lut5_I1_O)        0.124     7.495 r  w1/tgen/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000     7.495    dac/D[14]
    SLICE_X54Y102        FDRE                                         r  dac/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.580ns (25.699%)  route 1.677ns (74.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.677     7.361    w1/tgen/dac_load_L
    SLICE_X54Y102        LUT5 (Prop_lut5_I1_O)        0.124     7.485 r  w1/tgen/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     7.485    dac/D[15]
    SLICE_X54Y102        FDRE                                         r  dac/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.252ns  (logic 0.580ns (25.756%)  route 1.672ns (74.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.672     7.356    w1/tgen/dac_load_L
    SLICE_X55Y102        LUT5 (Prop_lut5_I1_O)        0.124     7.480 r  w1/tgen/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     7.480    dac/D[12]
    SLICE_X55Y102        FDRE                                         r  dac/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.228ns  (logic 0.580ns (26.029%)  route 1.648ns (73.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.648     7.332    w1/tgen/dac_load_L
    SLICE_X55Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  w1/tgen/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.456    dac/D[9]
    SLICE_X55Y101        FDRE                                         r  dac/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.646     7.330    w1/tgen/dac_load_L
    SLICE_X55Y101        LUT5 (Prop_lut5_I1_O)        0.124     7.454 r  w1/tgen/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.454    dac/D[10]
    SLICE_X55Y101        FDRE                                         r  dac/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.077ns  (logic 0.580ns (27.922%)  route 1.497ns (72.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  dac_load_L_reg/Q
                         net (fo=16, routed)          1.497     7.181    w1/tgen/dac_load_L
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.124     7.305 r  w1/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     7.305    dac/D[11]
    SLICE_X55Y100        FDRE                                         r  dac/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.030ns  (logic 0.580ns (28.577%)  route 1.450ns (71.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.624     5.227    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 r  dac_load_R_reg/Q
                         net (fo=16, routed)          1.450     7.132    w1/tgen/dac_load_R
    SLICE_X55Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.256 r  w1/tgen/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000     7.256    dac/D[13]
    SLICE_X55Y102        FDRE                                         r  dac/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.156%)  route 0.235ns (55.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.235     1.859    w1/tgen/dac_load_R
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.904 r  w1/tgen/sreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    dac/D[5]
    SLICE_X55Y99         FDRE                                         r  dac/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.420%)  route 0.325ns (63.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dac_load_L_reg/Q
                         net (fo=16, routed)          0.325     1.949    w1/tgen/dac_load_L
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  w1/tgen/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    dac/D[2]
    SLICE_X56Y97         FDRE                                         r  dac/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.186ns (33.102%)  route 0.376ns (66.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.376     1.999    w1/tgen/dac_load_R
    SLICE_X56Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.044 r  w1/tgen/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.044    dac/D[8]
    SLICE_X56Y98         FDRE                                         r  dac/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.186ns (33.056%)  route 0.377ns (66.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.377     2.000    w1/tgen/dac_load_R
    SLICE_X55Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.045 r  w1/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.045    dac/D[11]
    SLICE_X55Y100        FDRE                                         r  dac/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.186ns (33.056%)  route 0.377ns (66.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.377     2.000    w1/tgen/dac_load_R
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.045 r  w1/tgen/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.045    dac/D[10]
    SLICE_X55Y101        FDRE                                         r  dac/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.186ns (32.997%)  route 0.378ns (67.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.378     2.001    w1/tgen/dac_load_R
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.046 r  w1/tgen/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.046    dac/D[9]
    SLICE_X55Y101        FDRE                                         r  dac/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.186ns (31.920%)  route 0.397ns (68.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dac_load_L_reg/Q
                         net (fo=16, routed)          0.397     2.021    w1/tgen/dac_load_L
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  w1/tgen/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.066    dac/D[1]
    SLICE_X56Y97         FDRE                                         r  dac/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.310%)  route 0.408ns (68.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  dac_load_R_reg/Q
                         net (fo=16, routed)          0.408     2.031    w1/tgen/dac_load_R
    SLICE_X56Y97         LUT5 (Prop_lut5_I3_O)        0.045     2.076 r  w1/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.076    dac/D[3]
    SLICE_X56Y97         FDRE                                         r  dac/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.887%)  route 0.416ns (69.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dac_load_L_reg/Q
                         net (fo=16, routed)          0.416     2.041    w1/tgen/dac_load_L
    SLICE_X56Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.086 r  w1/tgen/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.086    dac/D[4]
    SLICE_X56Y97         FDRE                                         r  dac/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.272%)  route 0.373ns (61.728%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  dac_load_L_reg/Q
                         net (fo=16, routed)          0.373     1.997    w2/tgen/dac_load_L
    SLICE_X56Y98         MUXF7 (Prop_muxf7_S_O)       0.090     2.087 r  w2/tgen/sreg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.087    dac/D[0]
    SLICE_X56Y98         FDRE                                         r  dac/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------





