<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MSE Controller: f2833x/v140/DSP2833x_headers/include/DSP2833x_Spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSE Controller
   &#160;<span id="projectnumber">V7.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7025d2b2446856d70902cec2b7152006.html">f2833x</a></li><li class="navelem"><a class="el" href="dir_04528772291e8d2837135c466a1b299b.html">v140</a></li><li class="navelem"><a class="el" href="dir_b50d3d096ab707223c705c852576767d.html">DSP2833x_headers</a></li><li class="navelem"><a class="el" href="dir_b4ee6adf04ab806cb4acfcd7c81c1ce9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DSP2833x_Spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_d_s_p2833x___spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:   DSP2833x_Spi.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:  DSP2833x Device SPI Register Definitions.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release: F2833x/F2823x Header Files and Peripheral Examples V140 $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date: March  4, 2015 $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright: Copyright (C) 2007-2015 Texas Instruments Incorporated -</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//             http://www.ti.com/ ALL RIGHTS RESERVED $</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef DSP2833x_SPI_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define DSP2833x_SPI_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// SPI Individual Register Bit Definitions:</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// SPI FIFO Transmit register bit    definitions:</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html">   27</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html">SPIFFTX_BITS</a> {       <span class="comment">// bit    description</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#abc50d5ff12d90c13f5d60fc7024c2af4">   28</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#abc50d5ff12d90c13f5d60fc7024c2af4">TXFFIL</a>:5;          <span class="comment">// 4:0    Interrupt level</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0be2e7dea5ad4deb8e581af14773d609">   29</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0be2e7dea5ad4deb8e581af14773d609">TXFFIENA</a>:1;        <span class="comment">// 5      Interrupt enable</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a36e6e0fd0882fb305a8c6b8adf8ca494">   30</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a36e6e0fd0882fb305a8c6b8adf8ca494">TXFFINTCLR</a>:1;      <span class="comment">// 6      Clear INT flag</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#acaf976cc97ef75c45dc5e49bc4ba6b82">   31</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#acaf976cc97ef75c45dc5e49bc4ba6b82">TXFFINT</a>:1;         <span class="comment">// 7      INT flag</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#aecfdfb7be63ecf80df3a50f8c4b2cbeb">   32</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#aecfdfb7be63ecf80df3a50f8c4b2cbeb">TXFFST</a>:5;          <span class="comment">// 12:8   FIFO status</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a3675cd8f14d266baa90e2ea1769cb202">   33</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a3675cd8f14d266baa90e2ea1769cb202">TXFIFO</a>:1;          <span class="comment">// 13     FIFO reset</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a78a644b846c244c8292d60d130d7aff6">   34</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a78a644b846c244c8292d60d130d7aff6">SPIFFENA</a>:1;        <span class="comment">// 14     Enhancement enable</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0f205b6858d117946d6a6c913cd4f5cd">   35</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0f205b6858d117946d6a6c913cd4f5cd">SPIRST</a>:1;          <span class="comment">// 15     Reset SPI</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;};</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_t_x___r_e_g.html">   38</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_t_x___r_e_g.html">SPIFFTX_REG</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_t_x___r_e_g.html#a352ab08f847a35cfac44f097becf5405">   39</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_p_i_f_f_t_x___r_e_g.html#a352ab08f847a35cfac44f097becf5405">all</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_t_x___r_e_g.html#ace66c5930e06b654c5ed3bb27f9971dc">   40</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_f_f_t_x___b_i_t_s.html">SPIFFTX_BITS</a>  <a class="code" href="union_s_p_i_f_f_t_x___r_e_g.html#ace66c5930e06b654c5ed3bb27f9971dc">bit</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;};</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//--------------------------------------------</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// SPI FIFO recieve register bit definitions:</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html">   47</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html">SPIFFRX_BITS</a> {       <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a44fcc04e1f6cfa26beb3b33981f96f59">   48</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a44fcc04e1f6cfa26beb3b33981f96f59">RXFFIL</a>:5;          <span class="comment">// 4:0    Interrupt level</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abf842692b7c98a591a7171ef9419288c">   49</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abf842692b7c98a591a7171ef9419288c">RXFFIENA</a>:1;        <span class="comment">// 5      Interrupt enable</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#ad0c6f8c6a0db1cfb6a70cb244faf5d9a">   50</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#ad0c6f8c6a0db1cfb6a70cb244faf5d9a">RXFFINTCLR</a>:1;      <span class="comment">// 6      Clear INT flag</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a4a60c3aab51531e2ba9f1691d94f9be0">   51</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a4a60c3aab51531e2ba9f1691d94f9be0">RXFFINT</a>:1;         <span class="comment">// 7      INT flag</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#aa533f3688ad1f4cec4892f5fc2de4d60">   52</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#aa533f3688ad1f4cec4892f5fc2de4d60">RXFFST</a>:5;          <span class="comment">// 12:8   FIFO status</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a5116388be4972695413bb7c247baca0c">   53</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a5116388be4972695413bb7c247baca0c">RXFIFORESET</a>:1;     <span class="comment">// 13     FIFO reset</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abe94630a6c302322b5795f60134b0d93">   54</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abe94630a6c302322b5795f60134b0d93">RXFFOVFCLR</a>:1;      <span class="comment">// 14     Clear overflow</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a87855fbacb428bd93cd0970a41fc3048">   55</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a87855fbacb428bd93cd0970a41fc3048">RXFFOVF</a>:1;         <span class="comment">// 15     FIFO overflow</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_r_x___r_e_g.html">   59</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_r_x___r_e_g.html">SPIFFRX_REG</a> {</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_r_x___r_e_g.html#a9b71d9b9b85956acce27ce82f11571f8">   60</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_p_i_f_f_r_x___r_e_g.html#a9b71d9b9b85956acce27ce82f11571f8">all</a>;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_r_x___r_e_g.html#a49831f2febd97af24a3f2e45e6acc28b">   61</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_f_f_r_x___b_i_t_s.html">SPIFFRX_BITS</a>  <a class="code" href="union_s_p_i_f_f_r_x___r_e_g.html#a49831f2febd97af24a3f2e45e6acc28b">bit</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//--------------------------------------------</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// SPI FIFO control register bit definitions:</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_c_t___b_i_t_s.html">   68</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_f_f_c_t___b_i_t_s.html">SPIFFCT_BITS</a> {       <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_c_t___b_i_t_s.html#a4c9a9a955bb716ba1ec0bbf15f087324">   69</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_c_t___b_i_t_s.html#a4c9a9a955bb716ba1ec0bbf15f087324">TXDLY</a>:8;           <span class="comment">// 7:0    FIFO transmit delay</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_s_p_i_f_f_c_t___b_i_t_s.html#aa7e31582c750a9b61de015b89b1f449e">   70</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_f_f_c_t___b_i_t_s.html#aa7e31582c750a9b61de015b89b1f449e">rsvd</a>:8;            <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;};</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_c_t___r_e_g.html">   73</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_c_t___r_e_g.html">SPIFFCT_REG</a> {</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_c_t___r_e_g.html#aecd9a674e46e8e5abbef0cbaeb4f508f">   74</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="union_s_p_i_f_f_c_t___r_e_g.html#aecd9a674e46e8e5abbef0cbaeb4f508f">all</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="union_s_p_i_f_f_c_t___r_e_g.html#a367c58db23e51769e6585b5695599bcb">   75</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_f_f_c_t___b_i_t_s.html">SPIFFCT_BITS</a>  <a class="code" href="union_s_p_i_f_f_c_t___r_e_g.html#a367c58db23e51769e6585b5695599bcb">bit</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;};</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//---------------------------------------------</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// SPI configuration register bit definitions:</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html">   82</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html">SPICCR_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#ad7c92bfe3fa4156691b074b48c9bcd71">   83</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#ad7c92bfe3fa4156691b074b48c9bcd71">SPICHAR</a>:4;         <span class="comment">// 3:0    Character length control</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#a3b314f4d7704597665ec643bbbfaadc2">   84</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#a3b314f4d7704597665ec643bbbfaadc2">SPILBK</a>:1;          <span class="comment">// 4      Loop-back enable/disable</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#a40804b5c1327d11a6c89f5100eb7c366">   85</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#a40804b5c1327d11a6c89f5100eb7c366">rsvd1</a>:1;           <span class="comment">// 5      reserved</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#a2fac40a2b21d5a5ffa88a678aefe9718">   86</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#a2fac40a2b21d5a5ffa88a678aefe9718">CLKPOLARITY</a>:1;     <span class="comment">// 6      Clock polarity</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#ab4c06f5a85a40d82a90265341db67d50">   87</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#ab4c06f5a85a40d82a90265341db67d50">SPISWRESET</a>:1;      <span class="comment">// 7      SPI SW Reset</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_c_r___b_i_t_s.html#af2001ff640ec9e3da6b6cd238c738cbb">   88</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html#af2001ff640ec9e3da6b6cd238c738cbb">rsvd2</a>:8;           <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;};</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="union_s_p_i_c_c_r___r_e_g.html">   91</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_c_c_r___r_e_g.html">SPICCR_REG</a> {</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="union_s_p_i_c_c_r___r_e_g.html#a6fd777d7d23aed29cf18597eb428bd11">   92</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_p_i_c_c_r___r_e_g.html#a6fd777d7d23aed29cf18597eb428bd11">all</a>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="union_s_p_i_c_c_r___r_e_g.html#a8b82af8b9705b22c6978ffbeb959042d">   93</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_c_c_r___b_i_t_s.html">SPICCR_BITS</a>  <a class="code" href="union_s_p_i_c_c_r___r_e_g.html#a8b82af8b9705b22c6978ffbeb959042d">bit</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//-------------------------------------------------</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// SPI operation control register bit definitions:</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html">  100</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html">SPICTL_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a4e4cbbc8a7d48509de304a2911e93507">  101</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a4e4cbbc8a7d48509de304a2911e93507">SPIINTENA</a>:1;       <span class="comment">// 0      Interrupt enable</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a142876bc7ff47d03eb87265b19e7b0df">  102</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a142876bc7ff47d03eb87265b19e7b0df">TALK</a>:1;            <span class="comment">// 1      Master/Slave transmit enable</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a0b97eb422556566b347383f16e56045f">  103</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a0b97eb422556566b347383f16e56045f">MASTER_SLAVE</a>:1;    <span class="comment">// 2      Network control mode</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a37becde90fd7766bb76e0c6bdb30311c">  104</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a37becde90fd7766bb76e0c6bdb30311c">CLK_PHASE</a>:1;       <span class="comment">// 3      Clock phase select</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a16cfb2161bb5f9375506331d10b973dc">  105</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a16cfb2161bb5f9375506331d10b973dc">OVERRUNINTENA</a>:1;   <span class="comment">// 4      Overrun interrupt enable</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_s_p_i_c_t_l___b_i_t_s.html#a151939b47391294474e4a2e62636a035">  106</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html#a151939b47391294474e4a2e62636a035">rsvd</a>:11;           <span class="comment">// 15:5   reserved</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="union_s_p_i_c_t_l___r_e_g.html">  109</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_c_t_l___r_e_g.html">SPICTL_REG</a> {</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="union_s_p_i_c_t_l___r_e_g.html#a9ed5a3436d765563433e64016b0a288c">  110</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_p_i_c_t_l___r_e_g.html#a9ed5a3436d765563433e64016b0a288c">all</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_s_p_i_c_t_l___r_e_g.html#a551b73096f409c794f9c2c69be3b9f14">  111</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_c_t_l___b_i_t_s.html">SPICTL_BITS</a>  <a class="code" href="union_s_p_i_c_t_l___r_e_g.html#a551b73096f409c794f9c2c69be3b9f14">bit</a>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;};</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//--------------------------------------</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// SPI status register bit definitions:</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html">  118</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html">SPISTS_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html#a9e9798080b72bfb25f9c8c9bb8261f21">  119</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html#a9e9798080b72bfb25f9c8c9bb8261f21">rsvd1</a>:5;           <span class="comment">// 4:0    reserved</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html#a48c76a4e00f7ca4bcae0e5552825b617">  120</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html#a48c76a4e00f7ca4bcae0e5552825b617">BUFFULL_FLAG</a>:1;    <span class="comment">// 5      SPI transmit buffer full flag</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html#a4687065b301e62593446853b20c2f273">  121</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html#a4687065b301e62593446853b20c2f273">INT_FLAG</a>:1;        <span class="comment">// 6      SPI interrupt flag</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html#a8d7d083e4513a2baa2fbd3e0664e29c3">  122</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html#a8d7d083e4513a2baa2fbd3e0664e29c3">OVERRUN_FLAG</a>:1;    <span class="comment">// 7      SPI reciever overrun flag</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_s_p_i_s_t_s___b_i_t_s.html#aa90b2c8ec2b89ae143952e6d8fe9e232">  123</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html#aa90b2c8ec2b89ae143952e6d8fe9e232">rsvd2</a>:8;           <span class="comment">// 15:8   reserved</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="union_s_p_i_s_t_s___r_e_g.html">  126</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_s_t_s___r_e_g.html">SPISTS_REG</a> {</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_s_p_i_s_t_s___r_e_g.html#acd1538e43001927ee8048b32b3dfbb57">  127</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_p_i_s_t_s___r_e_g.html#acd1538e43001927ee8048b32b3dfbb57">all</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_s_p_i_s_t_s___r_e_g.html#adc0587499d95972a0bd201047a3ef271">  128</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_s_t_s___b_i_t_s.html">SPISTS_BITS</a>  <a class="code" href="union_s_p_i_s_t_s___r_e_g.html#adc0587499d95972a0bd201047a3ef271">bit</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//------------------------------------------------</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// SPI priority control register bit definitions:</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html">  135</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html">SPIPRI_BITS</a> {        <span class="comment">// bits   description</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html#af4950cfa9895af300bbbb3da975f6ef3">  136</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html#af4950cfa9895af300bbbb3da975f6ef3">rsvd1</a>:4;           <span class="comment">// 3:0    reserved</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html#af794bdd19f61f00850ade5d591e430d5">  137</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html#af794bdd19f61f00850ade5d591e430d5">FREE</a>:1;            <span class="comment">// 4      Free emulation mode control</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html#a51dfb94c78516dc1b93ccc4b2cbb7bd1">  138</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html#a51dfb94c78516dc1b93ccc4b2cbb7bd1">SOFT</a>:1;            <span class="comment">// 5      Soft emulation mode control</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html#a025091dda7122fc9cc9a947c51161554">  139</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html#a025091dda7122fc9cc9a947c51161554">rsvd2</a>:1;           <span class="comment">// 6      reserved</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_s_p_i_p_r_i___b_i_t_s.html#a5501605b5475e776d8d31e9565377a78">  140</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html#a5501605b5475e776d8d31e9565377a78">rsvd3</a>:9;           <span class="comment">// 15:7   reserved</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;};</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="union_s_p_i_p_r_i___r_e_g.html">  143</a></span>&#160;<span class="keyword">union </span><a class="code" href="union_s_p_i_p_r_i___r_e_g.html">SPIPRI_REG</a> {</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="union_s_p_i_p_r_i___r_e_g.html#ae63d1f16ba62ba31e1d85f3b886671e0">  144</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>              <a class="code" href="union_s_p_i_p_r_i___r_e_g.html#ae63d1f16ba62ba31e1d85f3b886671e0">all</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="union_s_p_i_p_r_i___r_e_g.html#a89988a1352d6ef6fe6884512df4bd07a">  145</a></span>&#160;   <span class="keyword">struct </span><a class="code" href="struct_s_p_i_p_r_i___b_i_t_s.html">SPIPRI_BITS</a>  <a class="code" href="union_s_p_i_p_r_i___r_e_g.html#a89988a1352d6ef6fe6884512df4bd07a">bit</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// SPI Register File:</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html">  151</a></span>&#160;<span class="keyword">struct  </span><a class="code" href="struct_s_p_i___r_e_g_s.html">SPI_REGS</a> {</div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a6d1a5b03b5d864f061b4a99a6b1d4c79">  152</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_c_c_r___r_e_g.html">SPICCR_REG</a>     <a class="code" href="struct_s_p_i___r_e_g_s.html#a6d1a5b03b5d864f061b4a99a6b1d4c79">SPICCR</a>;      <span class="comment">// Configuration register</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a1838ca1e476cbd32089e35d93ed2a919">  153</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_c_t_l___r_e_g.html">SPICTL_REG</a>     <a class="code" href="struct_s_p_i___r_e_g_s.html#a1838ca1e476cbd32089e35d93ed2a919">SPICTL</a>;      <span class="comment">// Operation control register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a84471d291e5106600bd4d397af42fe98">  154</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_s_t_s___r_e_g.html">SPISTS_REG</a>     <a class="code" href="struct_s_p_i___r_e_g_s.html#a84471d291e5106600bd4d397af42fe98">SPISTS</a>;      <span class="comment">// Status register</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a0cf11dc145a9cf8ba08002beaca0f59a">  155</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a0cf11dc145a9cf8ba08002beaca0f59a">rsvd1</a>;       <span class="comment">// reserved</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#acce7cd9580d158a8359b49ba4c1459e7">  156</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#acce7cd9580d158a8359b49ba4c1459e7">SPIBRR</a>;      <span class="comment">// Baud Rate</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a21b7d89fa6a29f296be31fc876c16b80">  157</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a21b7d89fa6a29f296be31fc876c16b80">rsvd2</a>;       <span class="comment">// reserved</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a2ea20c8abc17c63ec2dc52fe60c547db">  158</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a2ea20c8abc17c63ec2dc52fe60c547db">SPIRXEMU</a>;    <span class="comment">// Emulation buffer</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a6e3c4fed627563bea02693fa31083f1e">  159</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a6e3c4fed627563bea02693fa31083f1e">SPIRXBUF</a>;    <span class="comment">// Serial input buffer</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a98ae19da5d7e129158cce4d40783a20a">  160</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a98ae19da5d7e129158cce4d40783a20a">SPITXBUF</a>;    <span class="comment">// Serial output buffer</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a3ee9ff1897449e7ce0649dc9d5b6cbc7">  161</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a3ee9ff1897449e7ce0649dc9d5b6cbc7">SPIDAT</a>;      <span class="comment">// Serial data</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a9910b1c992a5b7c12bac52ce698c8748">  162</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_t_x___r_e_g.html">SPIFFTX_REG</a>    <a class="code" href="struct_s_p_i___r_e_g_s.html#a9910b1c992a5b7c12bac52ce698c8748">SPIFFTX</a>;     <span class="comment">// FIFO transmit register</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#aee52f5c831dc5d98374a99df663a217a">  163</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_r_x___r_e_g.html">SPIFFRX_REG</a>    <a class="code" href="struct_s_p_i___r_e_g_s.html#aee52f5c831dc5d98374a99df663a217a">SPIFFRX</a>;     <span class="comment">// FIFO recieve register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a5d19682be3e07ed1e4d3c49e5030ba50">  164</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_f_f_c_t___r_e_g.html">SPIFFCT_REG</a>    <a class="code" href="struct_s_p_i___r_e_g_s.html#a5d19682be3e07ed1e4d3c49e5030ba50">SPIFFCT</a>;     <span class="comment">// FIFO control register</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#a69fa2bffca81abb1ae3e2eb1aeda9e73">  165</a></span>&#160;   <a class="code" href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>               <a class="code" href="struct_s_p_i___r_e_g_s.html#a69fa2bffca81abb1ae3e2eb1aeda9e73">rsvd3</a>[2];    <span class="comment">// reserved</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_s_p_i___r_e_g_s.html#af723862bb141bfd84490a8916f0105b0">  166</a></span>&#160;   <span class="keyword">union </span><a class="code" href="union_s_p_i_p_r_i___r_e_g.html">SPIPRI_REG</a>     <a class="code" href="struct_s_p_i___r_e_g_s.html#af723862bb141bfd84490a8916f0105b0">SPIPRI</a>;      <span class="comment">// FIFO Priority control</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// SPI External References &amp; Function Declarations:</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i___r_e_g_s.html">SPI_REGS</a> <a class="code" href="_d_s_p2833x___spi_8h.html#a64b2ac3aa341112a497f7ac2bf21a3a9">SpiaRegs</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif  // end of DSP2833x_SPI_H definition</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// End of file.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//===========================================================================</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a142876bc7ff47d03eb87265b19e7b0df"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a142876bc7ff47d03eb87265b19e7b0df">SPICTL_BITS::TALK</a></div><div class="ttdeci">Uint16 TALK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:102</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_a36e6e0fd0882fb305a8c6b8adf8ca494"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a36e6e0fd0882fb305a8c6b8adf8ca494">SPIFFTX_BITS::TXFFINTCLR</a></div><div class="ttdeci">Uint16 TXFFINTCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:30</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html_af794bdd19f61f00850ade5d591e430d5"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html#af794bdd19f61f00850ade5d591e430d5">SPIPRI_BITS::FREE</a></div><div class="ttdeci">Uint16 FREE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:137</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html_a8d7d083e4513a2baa2fbd3e0664e29c3"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html#a8d7d083e4513a2baa2fbd3e0664e29c3">SPISTS_BITS::OVERRUN_FLAG</a></div><div class="ttdeci">Uint16 OVERRUN_FLAG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:122</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html">SPISTS_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:118</div></div>
<div class="ttc" id="union_s_p_i_c_c_r___r_e_g_html_a6fd777d7d23aed29cf18597eb428bd11"><div class="ttname"><a href="union_s_p_i_c_c_r___r_e_g.html#a6fd777d7d23aed29cf18597eb428bd11">SPICCR_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:92</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_ad0c6f8c6a0db1cfb6a70cb244faf5d9a"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#ad0c6f8c6a0db1cfb6a70cb244faf5d9a">SPIFFRX_BITS::RXFFINTCLR</a></div><div class="ttdeci">Uint16 RXFFINTCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:50</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_acce7cd9580d158a8359b49ba4c1459e7"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#acce7cd9580d158a8359b49ba4c1459e7">SPI_REGS::SPIBRR</a></div><div class="ttdeci">Uint16 SPIBRR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:156</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a0cf11dc145a9cf8ba08002beaca0f59a"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a0cf11dc145a9cf8ba08002beaca0f59a">SPI_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:155</div></div>
<div class="ttc" id="struct_s_p_i_f_f_c_t___b_i_t_s_html_aa7e31582c750a9b61de015b89b1f449e"><div class="ttname"><a href="struct_s_p_i_f_f_c_t___b_i_t_s.html#aa7e31582c750a9b61de015b89b1f449e">SPIFFCT_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:70</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html">SPICTL_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:100</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a151939b47391294474e4a2e62636a035"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a151939b47391294474e4a2e62636a035">SPICTL_BITS::rsvd</a></div><div class="ttdeci">Uint16 rsvd</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:106</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_ab4c06f5a85a40d82a90265341db67d50"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#ab4c06f5a85a40d82a90265341db67d50">SPICCR_BITS::SPISWRESET</a></div><div class="ttdeci">Uint16 SPISWRESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:87</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_aee52f5c831dc5d98374a99df663a217a"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#aee52f5c831dc5d98374a99df663a217a">SPI_REGS::SPIFFRX</a></div><div class="ttdeci">union SPIFFRX_REG SPIFFRX</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:163</div></div>
<div class="ttc" id="union_s_p_i_f_f_t_x___r_e_g_html_a352ab08f847a35cfac44f097becf5405"><div class="ttname"><a href="union_s_p_i_f_f_t_x___r_e_g.html#a352ab08f847a35cfac44f097becf5405">SPIFFTX_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:39</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a98ae19da5d7e129158cce4d40783a20a"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a98ae19da5d7e129158cce4d40783a20a">SPI_REGS::SPITXBUF</a></div><div class="ttdeci">Uint16 SPITXBUF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:160</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a3ee9ff1897449e7ce0649dc9d5b6cbc7"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a3ee9ff1897449e7ce0649dc9d5b6cbc7">SPI_REGS::SPIDAT</a></div><div class="ttdeci">Uint16 SPIDAT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:161</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html_af4950cfa9895af300bbbb3da975f6ef3"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html#af4950cfa9895af300bbbb3da975f6ef3">SPIPRI_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:136</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_a5116388be4972695413bb7c247baca0c"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a5116388be4972695413bb7c247baca0c">SPIFFRX_BITS::RXFIFORESET</a></div><div class="ttdeci">Uint16 RXFIFORESET</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:53</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_aa533f3688ad1f4cec4892f5fc2de4d60"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#aa533f3688ad1f4cec4892f5fc2de4d60">SPIFFRX_BITS::RXFFST</a></div><div class="ttdeci">Uint16 RXFFST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:52</div></div>
<div class="ttc" id="union_s_p_i_f_f_c_t___r_e_g_html"><div class="ttname"><a href="union_s_p_i_f_f_c_t___r_e_g.html">SPIFFCT_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:73</div></div>
<div class="ttc" id="union_s_p_i_s_t_s___r_e_g_html_acd1538e43001927ee8048b32b3dfbb57"><div class="ttname"><a href="union_s_p_i_s_t_s___r_e_g.html#acd1538e43001927ee8048b32b3dfbb57">SPISTS_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:127</div></div>
<div class="ttc" id="union_s_p_i_f_f_c_t___r_e_g_html_aecd9a674e46e8e5abbef0cbaeb4f508f"><div class="ttname"><a href="union_s_p_i_f_f_c_t___r_e_g.html#aecd9a674e46e8e5abbef0cbaeb4f508f">SPIFFCT_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:74</div></div>
<div class="ttc" id="union_s_p_i_f_f_c_t___r_e_g_html_a367c58db23e51769e6585b5695599bcb"><div class="ttname"><a href="union_s_p_i_f_f_c_t___r_e_g.html#a367c58db23e51769e6585b5695599bcb">SPIFFCT_REG::bit</a></div><div class="ttdeci">struct SPIFFCT_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:75</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a69fa2bffca81abb1ae3e2eb1aeda9e73"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a69fa2bffca81abb1ae3e2eb1aeda9e73">SPI_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3[2]</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:165</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_a3675cd8f14d266baa90e2ea1769cb202"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a3675cd8f14d266baa90e2ea1769cb202">SPIFFTX_BITS::TXFIFO</a></div><div class="ttdeci">Uint16 TXFIFO</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:33</div></div>
<div class="ttc" id="union_s_p_i_c_t_l___r_e_g_html_a551b73096f409c794f9c2c69be3b9f14"><div class="ttname"><a href="union_s_p_i_c_t_l___r_e_g.html#a551b73096f409c794f9c2c69be3b9f14">SPICTL_REG::bit</a></div><div class="ttdeci">struct SPICTL_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:111</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a21b7d89fa6a29f296be31fc876c16b80"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a21b7d89fa6a29f296be31fc876c16b80">SPI_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:157</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html_a5501605b5475e776d8d31e9565377a78"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html#a5501605b5475e776d8d31e9565377a78">SPIPRI_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:140</div></div>
<div class="ttc" id="union_s_p_i_p_r_i___r_e_g_html_ae63d1f16ba62ba31e1d85f3b886671e0"><div class="ttname"><a href="union_s_p_i_p_r_i___r_e_g.html#ae63d1f16ba62ba31e1d85f3b886671e0">SPIPRI_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:144</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a5d19682be3e07ed1e4d3c49e5030ba50"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a5d19682be3e07ed1e4d3c49e5030ba50">SPI_REGS::SPIFFCT</a></div><div class="ttdeci">union SPIFFCT_REG SPIFFCT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:164</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_a40804b5c1327d11a6c89f5100eb7c366"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#a40804b5c1327d11a6c89f5100eb7c366">SPICCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:85</div></div>
<div class="ttc" id="union_s_p_i_s_t_s___r_e_g_html_adc0587499d95972a0bd201047a3ef271"><div class="ttname"><a href="union_s_p_i_s_t_s___r_e_g.html#adc0587499d95972a0bd201047a3ef271">SPISTS_REG::bit</a></div><div class="ttdeci">struct SPISTS_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:128</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html_a51dfb94c78516dc1b93ccc4b2cbb7bd1"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html#a51dfb94c78516dc1b93ccc4b2cbb7bd1">SPIPRI_BITS::SOFT</a></div><div class="ttdeci">Uint16 SOFT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:138</div></div>
<div class="ttc" id="union_s_p_i_c_t_l___r_e_g_html"><div class="ttname"><a href="union_s_p_i_c_t_l___r_e_g.html">SPICTL_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:109</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_a78a644b846c244c8292d60d130d7aff6"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a78a644b846c244c8292d60d130d7aff6">SPIFFTX_BITS::SPIFFENA</a></div><div class="ttdeci">Uint16 SPIFFENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:34</div></div>
<div class="ttc" id="union_s_p_i_f_f_t_x___r_e_g_html"><div class="ttname"><a href="union_s_p_i_f_f_t_x___r_e_g.html">SPIFFTX_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:38</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_abf842692b7c98a591a7171ef9419288c"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abf842692b7c98a591a7171ef9419288c">SPIFFRX_BITS::RXFFIENA</a></div><div class="ttdeci">Uint16 RXFFIENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:49</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_a2fac40a2b21d5a5ffa88a678aefe9718"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#a2fac40a2b21d5a5ffa88a678aefe9718">SPICCR_BITS::CLKPOLARITY</a></div><div class="ttdeci">Uint16 CLKPOLARITY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:86</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_abe94630a6c302322b5795f60134b0d93"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#abe94630a6c302322b5795f60134b0d93">SPIFFRX_BITS::RXFFOVFCLR</a></div><div class="ttdeci">Uint16 RXFFOVFCLR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:54</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a37becde90fd7766bb76e0c6bdb30311c"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a37becde90fd7766bb76e0c6bdb30311c">SPICTL_BITS::CLK_PHASE</a></div><div class="ttdeci">Uint16 CLK_PHASE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:104</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_ad7c92bfe3fa4156691b074b48c9bcd71"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#ad7c92bfe3fa4156691b074b48c9bcd71">SPICCR_BITS::SPICHAR</a></div><div class="ttdeci">Uint16 SPICHAR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:83</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_a0f205b6858d117946d6a6c913cd4f5cd"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0f205b6858d117946d6a6c913cd4f5cd">SPIFFTX_BITS::SPIRST</a></div><div class="ttdeci">Uint16 SPIRST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:35</div></div>
<div class="ttc" id="union_s_p_i_p_r_i___r_e_g_html"><div class="ttname"><a href="union_s_p_i_p_r_i___r_e_g.html">SPIPRI_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:143</div></div>
<div class="ttc" id="struct_s_p_i_f_f_c_t___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_f_f_c_t___b_i_t_s.html">SPIFFCT_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:68</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_a4a60c3aab51531e2ba9f1691d94f9be0"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a4a60c3aab51531e2ba9f1691d94f9be0">SPIFFRX_BITS::RXFFINT</a></div><div class="ttdeci">Uint16 RXFFINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:51</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_aecfdfb7be63ecf80df3a50f8c4b2cbeb"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#aecfdfb7be63ecf80df3a50f8c4b2cbeb">SPIFFTX_BITS::TXFFST</a></div><div class="ttdeci">Uint16 TXFFST</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:32</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_a0be2e7dea5ad4deb8e581af14773d609"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#a0be2e7dea5ad4deb8e581af14773d609">SPIFFTX_BITS::TXFFIENA</a></div><div class="ttdeci">Uint16 TXFFIENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:29</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a2ea20c8abc17c63ec2dc52fe60c547db"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a2ea20c8abc17c63ec2dc52fe60c547db">SPI_REGS::SPIRXEMU</a></div><div class="ttdeci">Uint16 SPIRXEMU</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:158</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_af2001ff640ec9e3da6b6cd238c738cbb"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#af2001ff640ec9e3da6b6cd238c738cbb">SPICCR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:88</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html_a3b314f4d7704597665ec643bbbfaadc2"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html#a3b314f4d7704597665ec643bbbfaadc2">SPICCR_BITS::SPILBK</a></div><div class="ttdeci">Uint16 SPILBK</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:84</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a6d1a5b03b5d864f061b4a99a6b1d4c79"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a6d1a5b03b5d864f061b4a99a6b1d4c79">SPI_REGS::SPICCR</a></div><div class="ttdeci">union SPICCR_REG SPICCR</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:152</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html">SPIFFRX_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:47</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_a87855fbacb428bd93cd0970a41fc3048"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a87855fbacb428bd93cd0970a41fc3048">SPIFFRX_BITS::RXFFOVF</a></div><div class="ttdeci">Uint16 RXFFOVF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:55</div></div>
<div class="ttc" id="union_s_p_i_c_t_l___r_e_g_html_a9ed5a3436d765563433e64016b0a288c"><div class="ttname"><a href="union_s_p_i_c_t_l___r_e_g.html#a9ed5a3436d765563433e64016b0a288c">SPICTL_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:110</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a1838ca1e476cbd32089e35d93ed2a919"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a1838ca1e476cbd32089e35d93ed2a919">SPI_REGS::SPICTL</a></div><div class="ttdeci">union SPICTL_REG SPICTL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:153</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html_a4687065b301e62593446853b20c2f273"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html#a4687065b301e62593446853b20c2f273">SPISTS_BITS::INT_FLAG</a></div><div class="ttdeci">Uint16 INT_FLAG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:121</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a84471d291e5106600bd4d397af42fe98"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a84471d291e5106600bd4d397af42fe98">SPI_REGS::SPISTS</a></div><div class="ttdeci">union SPISTS_REG SPISTS</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:154</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a4e4cbbc8a7d48509de304a2911e93507"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a4e4cbbc8a7d48509de304a2911e93507">SPICTL_BITS::SPIINTENA</a></div><div class="ttdeci">Uint16 SPIINTENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:101</div></div>
<div class="ttc" id="union_s_p_i_p_r_i___r_e_g_html_a89988a1352d6ef6fe6884512df4bd07a"><div class="ttname"><a href="union_s_p_i_p_r_i___r_e_g.html#a89988a1352d6ef6fe6884512df4bd07a">SPIPRI_REG::bit</a></div><div class="ttdeci">struct SPIPRI_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:145</div></div>
<div class="ttc" id="struct_s_p_i_f_f_c_t___b_i_t_s_html_a4c9a9a955bb716ba1ec0bbf15f087324"><div class="ttname"><a href="struct_s_p_i_f_f_c_t___b_i_t_s.html#a4c9a9a955bb716ba1ec0bbf15f087324">SPIFFCT_BITS::TXDLY</a></div><div class="ttdeci">Uint16 TXDLY</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:69</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html">SPI_REGS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:151</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html_a48c76a4e00f7ca4bcae0e5552825b617"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html#a48c76a4e00f7ca4bcae0e5552825b617">SPISTS_BITS::BUFFULL_FLAG</a></div><div class="ttdeci">Uint16 BUFFULL_FLAG</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:120</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html_aa90b2c8ec2b89ae143952e6d8fe9e232"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html#aa90b2c8ec2b89ae143952e6d8fe9e232">SPISTS_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:123</div></div>
<div class="ttc" id="union_s_p_i_f_f_r_x___r_e_g_html_a9b71d9b9b85956acce27ce82f11571f8"><div class="ttname"><a href="union_s_p_i_f_f_r_x___r_e_g.html#a9b71d9b9b85956acce27ce82f11571f8">SPIFFRX_REG::all</a></div><div class="ttdeci">Uint16 all</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:60</div></div>
<div class="ttc" id="union_s_p_i_s_t_s___r_e_g_html"><div class="ttname"><a href="union_s_p_i_s_t_s___r_e_g.html">SPISTS_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:126</div></div>
<div class="ttc" id="_d_s_p2833x___spi_8h_html_a64b2ac3aa341112a497f7ac2bf21a3a9"><div class="ttname"><a href="_d_s_p2833x___spi_8h.html#a64b2ac3aa341112a497f7ac2bf21a3a9">SpiaRegs</a></div><div class="ttdeci">volatile struct SPI_REGS SpiaRegs</div><div class="ttdef"><b>Definition:</b> DSP2833x_GlobalVariableDefs.c:397</div></div>
<div class="ttc" id="union_s_p_i_c_c_r___r_e_g_html_a8b82af8b9705b22c6978ffbeb959042d"><div class="ttname"><a href="union_s_p_i_c_c_r___r_e_g.html#a8b82af8b9705b22c6978ffbeb959042d">SPICCR_REG::bit</a></div><div class="ttdeci">struct SPICCR_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:93</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a16cfb2161bb5f9375506331d10b973dc"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a16cfb2161bb5f9375506331d10b973dc">SPICTL_BITS::OVERRUNINTENA</a></div><div class="ttdeci">Uint16 OVERRUNINTENA</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:105</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_abc50d5ff12d90c13f5d60fc7024c2af4"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#abc50d5ff12d90c13f5d60fc7024c2af4">SPIFFTX_BITS::TXFFIL</a></div><div class="ttdeci">Uint16 TXFFIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:28</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_af723862bb141bfd84490a8916f0105b0"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#af723862bb141bfd84490a8916f0105b0">SPI_REGS::SPIPRI</a></div><div class="ttdeci">union SPIPRI_REG SPIPRI</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:166</div></div>
<div class="ttc" id="struct_s_p_i_c_c_r___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_c_c_r___b_i_t_s.html">SPICCR_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:82</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html">SPIFFTX_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:27</div></div>
<div class="ttc" id="union_s_p_i_f_f_r_x___r_e_g_html"><div class="ttname"><a href="union_s_p_i_f_f_r_x___r_e_g.html">SPIFFRX_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:59</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html">SPIPRI_BITS</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:135</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a6e3c4fed627563bea02693fa31083f1e"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a6e3c4fed627563bea02693fa31083f1e">SPI_REGS::SPIRXBUF</a></div><div class="ttdeci">Uint16 SPIRXBUF</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:159</div></div>
<div class="ttc" id="union_s_p_i_f_f_r_x___r_e_g_html_a49831f2febd97af24a3f2e45e6acc28b"><div class="ttname"><a href="union_s_p_i_f_f_r_x___r_e_g.html#a49831f2febd97af24a3f2e45e6acc28b">SPIFFRX_REG::bit</a></div><div class="ttdeci">struct SPIFFRX_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:61</div></div>
<div class="ttc" id="struct_s_p_i_s_t_s___b_i_t_s_html_a9e9798080b72bfb25f9c8c9bb8261f21"><div class="ttname"><a href="struct_s_p_i_s_t_s___b_i_t_s.html#a9e9798080b72bfb25f9c8c9bb8261f21">SPISTS_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:119</div></div>
<div class="ttc" id="struct_s_p_i_f_f_t_x___b_i_t_s_html_acaf976cc97ef75c45dc5e49bc4ba6b82"><div class="ttname"><a href="struct_s_p_i_f_f_t_x___b_i_t_s.html#acaf976cc97ef75c45dc5e49bc4ba6b82">SPIFFTX_BITS::TXFFINT</a></div><div class="ttdeci">Uint16 TXFFINT</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:31</div></div>
<div class="ttc" id="union_s_p_i_f_f_t_x___r_e_g_html_ace66c5930e06b654c5ed3bb27f9971dc"><div class="ttname"><a href="union_s_p_i_f_f_t_x___r_e_g.html#ace66c5930e06b654c5ed3bb27f9971dc">SPIFFTX_REG::bit</a></div><div class="ttdeci">struct SPIFFTX_BITS bit</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:40</div></div>
<div class="ttc" id="struct_s_p_i_c_t_l___b_i_t_s_html_a0b97eb422556566b347383f16e56045f"><div class="ttname"><a href="struct_s_p_i_c_t_l___b_i_t_s.html#a0b97eb422556566b347383f16e56045f">SPICTL_BITS::MASTER_SLAVE</a></div><div class="ttdeci">Uint16 MASTER_SLAVE</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:103</div></div>
<div class="ttc" id="struct_s_p_i_p_r_i___b_i_t_s_html_a025091dda7122fc9cc9a947c51161554"><div class="ttname"><a href="struct_s_p_i_p_r_i___b_i_t_s.html#a025091dda7122fc9cc9a947c51161554">SPIPRI_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:139</div></div>
<div class="ttc" id="_d_s_p2833x___device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="_d_s_p2833x___device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition:</b> DSP2833x_Device.h:95</div></div>
<div class="ttc" id="struct_s_p_i_f_f_r_x___b_i_t_s_html_a44fcc04e1f6cfa26beb3b33981f96f59"><div class="ttname"><a href="struct_s_p_i_f_f_r_x___b_i_t_s.html#a44fcc04e1f6cfa26beb3b33981f96f59">SPIFFRX_BITS::RXFFIL</a></div><div class="ttdeci">Uint16 RXFFIL</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:48</div></div>
<div class="ttc" id="union_s_p_i_c_c_r___r_e_g_html"><div class="ttname"><a href="union_s_p_i_c_c_r___r_e_g.html">SPICCR_REG</a></div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:91</div></div>
<div class="ttc" id="struct_s_p_i___r_e_g_s_html_a9910b1c992a5b7c12bac52ce698c8748"><div class="ttname"><a href="struct_s_p_i___r_e_g_s.html#a9910b1c992a5b7c12bac52ce698c8748">SPI_REGS::SPIFFTX</a></div><div class="ttdeci">union SPIFFTX_REG SPIFFTX</div><div class="ttdef"><b>Definition:</b> DSP2833x_Spi.h:162</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 16 2015 06:32:55 for MSE Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
