{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572004582724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572004582734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:56:21 2019 " "Processing started: Fri Oct 25 13:56:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572004582734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004582734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_demo -c adder_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_demo -c adder_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004582734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572004594356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572004594356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/sync_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/sync_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_adder-sync " "Found design unit 1: sync_adder-sync" {  } { { "../vhdl/sync_adder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/sync_adder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623150 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_adder " "Found entity 1: sync_adder" {  } { { "../vhdl/sync_adder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/sync_adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004623150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-rtl " "Found design unit 1: segment_decoder-rtl" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/segment_decoder.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623156 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/segment_decoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004623156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/async_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/async_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_adder-async " "Found design unit 1: async_adder-async" {  } { { "../vhdl/async_adder.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/async_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623160 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_adder " "Found entity 1: async_adder" {  } { { "../vhdl/async_adder.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/async_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004623160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_demo-rtl " "Found design unit 1: adder_demo-rtl" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623164 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_demo " "Found entity 1: adder_demo" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572004623164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004623164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_demo " "Elaborating entity \"adder_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572004624288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_adder sync_adder:sync_add " "Elaborating entity \"sync_adder\" for hierarchy \"sync_adder:sync_add\"" {  } { { "../vhdl/adder_demo.vhd" "sync_add" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572004624314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:seg " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:seg\"" {  } { { "../vhdl/adder_demo.vhd" "seg" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572004624338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[1\] GND " "Pin \"hex1_n\[1\]\" is stuck at GND" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex1_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[2\] GND " "Pin \"hex1_n\[2\]\" is stuck at GND" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex1_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1_n\[6\] VCC " "Pin \"hex1_n\[6\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex1_n[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[0\] VCC " "Pin \"hex2_n\[0\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[1\] VCC " "Pin \"hex2_n\[1\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[2\] VCC " "Pin \"hex2_n\[2\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[3\] VCC " "Pin \"hex2_n\[3\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[4\] VCC " "Pin \"hex2_n\[4\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2_n\[5\] VCC " "Pin \"hex2_n\[5\]\" is stuck at VCC" {  } { { "../vhdl/adder_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch03/vhdl/adder_demo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572004625098 "|adder_demo|hex2_n[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572004625098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572004625176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572004627299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572004627299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572004629072 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572004629072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572004629072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572004629072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572004629136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:57:09 2019 " "Processing ended: Fri Oct 25 13:57:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572004629136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572004629136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572004629136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572004629136 ""}
