{
  "module_name": "soc15_hw_ip.h",
  "hash_id": "b737577ced954942aab586ff15bfc59e57059edaa00411d4e374582ad2c6c597",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/soc15_hw_ip.h",
  "human_readable_source": " \n#ifndef _soc15_hw_ip_HEADER\n#define _soc15_hw_ip_HEADER\n\n\n#define MP1_HWID                                           1\n#define MP2_HWID                                           2\n#define THM_HWID                                           3\n#define SMUIO_HWID                                         4\n#define FUSE_HWID                                          5\n#define CLKA_HWID                                          6\n#define PWR_HWID                                          10\n#define GC_HWID                                           11\n#define UVD_HWID                                          12\n#define VCN_HWID                                          UVD_HWID\n#define AUDIO_AZ_HWID                                     13\n#define ACP_HWID                                          14\n#define DCI_HWID                                          15\n#define DMU_HWID                                         271\n#define DCO_HWID                                          16\n#define DIO_HWID                                         272\n#define XDMA_HWID                                         17\n#define DCEAZ_HWID                                        18\n#define DAZ_HWID                                         274\n#define SDPMUX_HWID                                       19\n#define NTB_HWID                                          20\n#define IOHC_HWID                                         24\n#define L2IMU_HWID                                        28\n#define VCE_HWID                                          32\n#define MMHUB_HWID                                        34\n#define ATHUB_HWID                                        35\n#define DBGU_NBIO_HWID                                    36\n#define DFX_HWID                                          37\n#define DBGU0_HWID                                        38\n#define DBGU1_HWID                                        39\n#define OSSSYS_HWID                                       40\n#define HDP_HWID                                          41\n#define SDMA0_HWID                                        42\n#define SDMA1_HWID                                        43\n#define ISP_HWID                                          44\n#define DBGU_IO_HWID                                      45\n#define DF_HWID                                           46\n#define CLKB_HWID                                         47\n#define FCH_HWID                                          48\n#define DFX_DAP_HWID                                      49\n#define L1IMU_PCIE_HWID                                   50\n#define L1IMU_NBIF_HWID                                   51\n#define L1IMU_IOAGR_HWID                                  52\n#define L1IMU3_HWID                                       53\n#define L1IMU4_HWID                                       54\n#define L1IMU5_HWID                                       55\n#define L1IMU6_HWID                                       56\n#define L1IMU7_HWID                                       57\n#define L1IMU8_HWID                                       58\n#define L1IMU9_HWID                                       59\n#define L1IMU10_HWID                                      60\n#define L1IMU11_HWID                                      61\n#define L1IMU12_HWID                                      62\n#define L1IMU13_HWID                                      63\n#define L1IMU14_HWID                                      64\n#define L1IMU15_HWID                                      65\n#define WAFLC_HWID                                        66\n#define FCH_USB_PD_HWID                                   67\n#define SDMA2_HWID                                        68\n#define SDMA3_HWID                                        69\n#define PCIE_HWID                                         70\n#define PCS_HWID                                          80\n#define DDCL_HWID                                         89\n#define SST_HWID                                          90\n#define LSDMA_HWID                                        91\n#define IOAGR_HWID                                       100\n#define NBIF_HWID                                        108\n#define IOAPIC_HWID                                      124\n#define SYSTEMHUB_HWID                                   128\n#define NTBCCP_HWID                                      144\n#define UMC_HWID                                         150\n#define SATA_HWID                                        168\n#define USB_HWID                                         170\n#define CCXSEC_HWID                                      176\n#define XGMI_HWID                                        200\n#define XGBE_HWID                                        216\n#define MP0_HWID                                         255\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}