{"vcs1":{"timestamp_begin":1711012152.843001787, "rt":1.16, "ut":0.23, "st":0.23}}
{"vcselab":{"timestamp_begin":1711012154.104322030, "rt":0.93, "ut":0.33, "st":0.12}}
{"link":{"timestamp_begin":1711012155.105682759, "rt":0.37, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711012152.197168470}
{"VCS_COMP_START_TIME": 1711012152.197168470}
{"VCS_COMP_END_TIME": 1711012157.159774112}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329884}}
{"stitch_vcselab": {"peak_mem": 223356}}
