

================================================================
== Vitis HLS Report for 'tcp_session_handler'
================================================================
* Date:           Sat Dec 30 12:25:45 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        tcp_session_handler
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.000 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.000 ns|  8.000 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln21 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [tcp_session_handler.cpp:21]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %port_nr"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port_nr, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %port_nr, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %close"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %close, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %close, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %session_id"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %session_id, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %session_id, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %success"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %success, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %success, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %listen_port_V_data_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %listen_port_V_keep_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %listen_port_V_strb_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %listen_port_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 %port_status_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %port_status_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %port_status_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %open_connection_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %open_connection_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %open_connection_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %open_connection_V_last_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %close_connection_V_data_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %close_connection_V_keep_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %close_connection_V_strb_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %close_connection_V_last_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 %open_status_V_last_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %open_status_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %open_status_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %open_status_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %open_status_V_last_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%close_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %close"   --->   Operation 46 'read' 'close_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%port_nr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %port_nr"   --->   Operation 47 'read' 'port_nr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%ip_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip"   --->   Operation 48 'read' 'ip_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 0, i1 %open_status_V_last_V, i1 0, i1 0, void @empty_14" [tcp_session_handler.cpp:45]   --->   Operation 49 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 0, i1 %open_connection_V_last_V, i1 0, i1 0, void @empty_15" [tcp_session_handler.cpp:45]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 0, i1 %port_status_V_last_V, i1 0, i1 0, void @empty_7" [tcp_session_handler.cpp:45]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 0, i1 %listen_port_V_last_V, i1 0, i1 0, void @empty_9" [tcp_session_handler.cpp:45]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln45 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 0, i1 %close_connection_V_last_V, i1 0, i1 0, void @empty_0" [tcp_session_handler.cpp:45]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %close_read, void %if.then, void %if.else" [tcp_session_handler.cpp:45]   --->   Operation 54 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %port_nr_read"   --->   Operation 55 'trunc' 'tmp' <Predicate = (!close_read)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, i16 %tmp, i2 0, i2 0, i1 0"   --->   Operation 56 'write' 'write_ln258' <Predicate = (!close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %port_status_V_data_V, i1 %port_status_V_keep_V, i1 %port_status_V_strb_V, i1 %port_status_V_last_V"   --->   Operation 57 'read' 'empty' <Predicate = (!close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue i11 %empty"   --->   Operation 58 'extractvalue' 'tmp_data_V_2' <Predicate = (!close_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%icmp_ln50 = icmp_ne  i8 %tmp_data_V_2, i8 0" [tcp_session_handler.cpp:50]   --->   Operation 59 'icmp' 'icmp_ln50' <Predicate = (!close_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %success, i1 %icmp_ln50" [tcp_session_handler.cpp:50]   --->   Operation 60 'write' 'write_ln50' <Predicate = (!close_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.58ns)   --->   "%icmp_ln901 = icmp_eq  i8 %tmp_data_V_2, i8 0"   --->   Operation 61 'icmp' 'icmp_ln901' <Predicate = (!close_read)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%session_id_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %session_id" [tcp_session_handler.cpp:66]   --->   Operation 62 'read' 'session_id_read' <Predicate = (close_read)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%closeConnection_pkt_data_V = trunc i32 %session_id_read"   --->   Operation 63 'trunc' 'closeConnection_pkt_data_V' <Predicate = (close_read)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, i16 %closeConnection_pkt_data_V, i2 0, i2 0, i1 0"   --->   Operation 64 'write' 'write_ln258' <Predicate = (close_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %listen_port_V_data_V, i2 %listen_port_V_keep_V, i2 %listen_port_V_strb_V, i1 %listen_port_V_last_V, i16 %tmp, i2 0, i2 0, i1 0"   --->   Operation 65 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln901 = br i1 %icmp_ln901, void %if.then8, void %if.end24"   --->   Operation 66 'br' 'br_ln901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp, i32 %ip_read"   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i48.i32.i32, i64 0, i48 %tmp_3, i32 0, i32 47"   --->   Operation 68 'partset' 'p_Result_s' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 69 'write' 'write_ln258' <Predicate = (!icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_23 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %open_status_V_data_V, i16 %open_status_V_keep_V, i16 %open_status_V_strb_V, i1 %open_status_V_last_V"   --->   Operation 70 'read' 'empty_23' <Predicate = (!icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i161 %empty_23"   --->   Operation 71 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln668 = trunc i128 %tmp_data_V_5"   --->   Operation 72 'trunc' 'trunc_ln668' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i16 %trunc_ln668" [tcp_session_handler.cpp:62]   --->   Operation 73 'zext' 'zext_ln62' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %session_id, i32 %zext_ln62" [tcp_session_handler.cpp:62]   --->   Operation 74 'write' 'write_ln62' <Predicate = (!icmp_ln901)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %tmp_data_V_5, i32 16, i32 23"   --->   Operation 75 'partselect' 'tmp_s' <Predicate = (!icmp_ln901)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.58ns)   --->   "%icmp_ln63 = icmp_ne  i8 %tmp_s, i8 0" [tcp_session_handler.cpp:63]   --->   Operation 76 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln901)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %success, i1 %icmp_ln63" [tcp_session_handler.cpp:63]   --->   Operation 77 'write' 'write_ln63' <Predicate = (!icmp_ln901)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %open_connection_V_data_V, i8 %open_connection_V_keep_V, i8 %open_connection_V_strb_V, i1 %open_connection_V_last_V, i64 %p_Result_s, i8 0, i8 0, i1 0"   --->   Operation 78 'write' 'write_ln258' <Predicate = (!close_read & !icmp_ln901)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end24" [tcp_session_handler.cpp:64]   --->   Operation 79 'br' 'br_ln64' <Predicate = (!close_read & !icmp_ln901)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [tcp_session_handler.cpp:70]   --->   Operation 80 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A, i16 %close_connection_V_data_V, i2 %close_connection_V_keep_V, i2 %close_connection_V_strb_V, i1 %close_connection_V_last_V, i16 %closeConnection_pkt_data_V, i2 0, i2 0, i1 0"   --->   Operation 81 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end24"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	axis read operation ('empty') on port 'port_status_V_data_V' [79]  (0 ns)
	'icmp' operation ('icmp_ln50', tcp_session_handler.cpp:50) [81]  (0.581 ns)
	s_axi write operation ('write_ln50', tcp_session_handler.cpp:50) on port 'success' (tcp_session_handler.cpp:50) [82]  (1 ns)
	blocking operation 0.419 ns on control path)

 <State 2>: 1.58ns
The critical path consists of the following:
	axis read operation ('empty_23') on port 'open_status_V_data_V' [89]  (0 ns)
	'icmp' operation ('icmp_ln63', tcp_session_handler.cpp:63) [95]  (0.581 ns)
	s_axi write operation ('write_ln63', tcp_session_handler.cpp:63) on port 'success' (tcp_session_handler.cpp:63) [96]  (1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
