#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 11:43:45 2018
# Process ID: 48868
# Current directory: D:/Universidad/Cuarto/SED/practica_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent82304 D:\Universidad\Cuarto\SED\practica_3\practica_3.xpr
# Log file: D:/Universidad/Cuarto/SED/practica_3/vivado.log
# Journal file: D:/Universidad/Cuarto/SED/practica_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Universidad/Cuarto/SED/practica_3/practica_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/petra/Desktop/practica_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 754.313 ; gain = 67.434
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Nov 19 11:50:58 2018] Launched synth_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov 19 11:51:45 2018] Launched impl_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1628.145 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1628.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1704.906 ; gain = 895.766
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 19 11:53:38 2018] Launched impl_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd:]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs impl_1]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
set_property config_mode SPIx4 [current_design]
endgroup
set_property target_constrs_file D:/Universidad/Cuarto/SED/practica_3/Nexys4DDR_Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 19 11:59:19 2018] Launched impl_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parity_machine
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Éxito. Simulación finalizada.
Time: 0 ps  Iteration: 0  Process: /state_machine_tb/line__80  File: D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd
$finish called at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1847.219 ; gain = 7.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1847.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:25 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:02:27 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:02:33 . Memory (MB): peak = 1857.109 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.109 ; gain = 0.000
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 47
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 47
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 47
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 58
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1859.027 ; gain = 1.918
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 59
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 73
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 57
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 58
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 74
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 75
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 59
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 60
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 48
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 76
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 77
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 57
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 58
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 73
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 47
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 74
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 75
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 59
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 60
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 48
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 49
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 47
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 58
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 58
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 58
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1859.027 ; gain = 0.000
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 47
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 67
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.027 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 58
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 59
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 79
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 57
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 58
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
step
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 51
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 5 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 59
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 60
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 48
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 51
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 71
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 10 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 77
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 77
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 15 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 57
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 58
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 74
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 75
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 75
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 75
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 77
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 70
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 68
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 61
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 60
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 59
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 48
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 49
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 49
add_bp {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} 49
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 20 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 71
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 67
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 68
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 68
step
Stopped at time : 25 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 70
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 59
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 60
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 65
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" Line 66
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 47
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 48
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 51
step
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd" Line 67
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 59
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 58
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 60
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 61
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 67
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 68
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 70
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 71
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 74
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 75
remove_bps -file {D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sources_1/new/state_machine.vhd} -line 77
remove_bps -all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.027 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1859.027 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.027 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1861.379 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FE6AA
set_property PROGRAM.FILE {D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/parity_machine.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/parity_machine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2527.285 ; gain = 0.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "state_machine_tb_behav -key {Behavioral:sim_1:Functional:state_machine_tb} -tclbatch {state_machine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source state_machine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'state_machine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2528.559 ; gain = 1.273
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 19 12:38:48 2018] Launched synth_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/synth_1/runme.log
[Mon Nov 19 12:38:48 2018] Launched impl_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/parity_machine.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'state_machine_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj state_machine_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/practica_3/practica_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 5008db35e631439081859861ca09d21a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot state_machine_tb_behav xil_defaultlib.state_machine_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture parity_machine of entity xil_defaultlib.parity_machine [parity_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.state_machine_tb
Built simulation snapshot state_machine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2533.484 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.484 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 19 13:32:15 2018] Launched synth_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/synth_1/runme.log
[Mon Nov 19 13:32:15 2018] Launched impl_1...
Run output will be captured here: D:/Universidad/Cuarto/SED/practica_3/practica_3.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FE6AA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 13:35:18 2018...
