# Loading project DelayPedalTest
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.delaypedaltb
# vsim work.delaypedaltb 
# Start time: 11:05:53 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (4) for port "/delaypedaltb/dut/delay_time".
#    Time: 0 ps  Iteration: 0  Instance: /delaypedaltb/dut File: /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delay.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 11:05:53 on May 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim work.delaypedaltb
# vsim work.delaypedaltb 
# Start time: 11:06:26 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (4) for port "/delaypedaltb/dut/delay_time".
#    Time: 0 ps  Iteration: 0  Instance: /delaypedaltb/dut File: /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delay.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 11:06:27 on May 10,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.delaypedaltb
# vsim work.delaypedaltb 
# Start time: 11:07:14 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# ** Fatal: (vsim-3348) Port length (3) does not match actual length (4) for port "/delaypedaltb/dut/delay_time".
#    Time: 0 ps  Iteration: 0  Instance: /delaypedaltb/dut File: /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delay.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 11:07:14 on May 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 1 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 1 error.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.delaypedaltb
# vsim work.delaypedaltb 
# Start time: 11:08:26 on May 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.edge_detect(mealy_architecture)
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 7 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 7 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 7 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 7 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
run -continue
run
run
add wave -position insertpoint  \
sim:/delaypedaltb/clk_i \
sim:/delaypedaltb/reset_i \
sim:/delaypedaltb/audioClk \
sim:/delaypedaltb/audioLeftInTb \
sim:/delaypedaltb/audioRightInTb \
sim:/delaypedaltb/audioLeftOutTb \
sim:/delaypedaltb/audioRightOutTb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
run
run -continue
run -continue
run -continue
run -all
run -continue
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 89
add wave -position insertpoint  \
sim:/delaypedaltb/audioRightOutCorrect \
sim:/delaypedaltb/audioLeftOutCorrect
step -over
step -over
# ** Error: Delayed output not right
#    Time: 1376287 us  Iteration: 0  Instance: /delaypedaltb
add wave -position insertpoint  \
sim:/delaypedaltb/dut/leftDataOutReduced \
sim:/delaypedaltb/dut/rightDataOutReduced
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 6 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 6 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 5 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 5 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
run -continue
# ** Error: Delayed output not right
#    Time: 1376287 us  Iteration: 0  Instance: /delaypedaltb
# ** Error: Delayed output not right
#    Time: 1376308 us  Iteration: 0  Instance: /delaypedaltb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -all
run -continue
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 115
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -out
step -out
step -over -current
step -over -current
step -over -current
step -over -current
step -out -current
# Requested step location(s) not found!
step -out -current
# Requested step location(s) not found!
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -out
step -out
step -out
step -out
step -out
step -out
step -out
step -out
# Next activity is in 10 ns.
step -out
step -out
run
restart
run
# ** Error: Delayed output not right
#    Time: 1376287 us  Iteration: 0  Instance: /delaypedaltb
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 3 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 3 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd failed with 3 errors.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 1 failed with 3 errors.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
run -continue
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 115
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run
run
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# ** Error: Delayed output not right
#    Time: 1376329 us  Iteration: 0  Instance: /delaypedaltb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -continue
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# ** Error: Delayed output not right
#    Time: 1376329 us  Iteration: 0  Instance: /delaypedaltb
run
add wave -position insertpoint  \
sim:/delaypedaltb/dut/leftDataOut \
sim:/delaypedaltb/dut/rightDataOut
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
run
run
run
run
run
run
run
run
run
run
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -all
run -continue
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 142
run
# ** Error: Delayed output not right
#    Time: 1376329 us  Iteration: 0  Instance: /delaypedaltb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
