{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612718111814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612718111815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 01:15:11 2021 " "Processing started: Mon Feb 08 01:15:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612718111815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612718111815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc -c soc " "Command: quartus_sta soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612718111815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1612718111931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1612718112080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612718112122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1612718112122 ""}
{ "Info" "ISTA_SDC_FOUND" "soc.sdc " "Reading SDC File: 'soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1612718112526 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112535 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112535 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112535 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 48 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at soc.sdc(48): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1612718112535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock soc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112536 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1612718112537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 65 sdclk_pin clock " "Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1612718112537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 91 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at soc.sdc(91): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1612718112539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <from> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112539 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <to> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1612718112539 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718112545 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|dataa " "Node \"user_io\|spi_sck~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718112545 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1612718112545 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718112547 "|soc|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[2\] " "Node: clk_div\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718112547 "|soc|clk_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[13\] " "Node: clk_div\[13\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718112547 "|soc|clk_div[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:vga\|hs " "Node: vga:vga\|hs was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718112547 "|soc|vga:vga|hs"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112665 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1612718112669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1612718112677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.136 " "Worst-case setup slack is 26.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.136         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   26.136         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.863         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.863         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718112693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.412         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.412         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718112698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718112700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718112703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.348 " "Worst-case minimum pulse width slack is 15.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.348         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.348         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.344         0.000 clk_27  " "   18.344         0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.556         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.556         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718112705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612718112795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1612718112825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1612718113414 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718113674 "|soc|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[2\] " "Node: clk_div\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718113674 "|soc|clk_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[13\] " "Node: clk_div\[13\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718113674 "|soc|clk_div[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:vga\|hs " "Node: vga:vga\|hs was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718113674 "|soc|vga:vga|hs"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.621 " "Worst-case setup slack is 26.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.621         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   26.621         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.667         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.667         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718113692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.363         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.363         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718113697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718113701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718113708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.345 " "Worst-case minimum pulse width slack is 15.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.345         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.345         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.329         0.000 clk_27  " "   18.329         0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.555         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.555         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718113712 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1612718113810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718114085 "|soc|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[2\] " "Node: clk_div\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718114085 "|soc|clk_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[13\] " "Node: clk_div\[13\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718114085 "|soc|clk_div[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:vga\|hs " "Node: vga:vga\|hs was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1612718114085 "|soc|vga:vga|hs"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 28.700 " "Worst-case setup slack is 28.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.700         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   28.700         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.558         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.558         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718114227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718114234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718114240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1612718114245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.414 " "Worst-case minimum pulse width slack is 15.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.414         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   15.414         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.953         0.000 clk_27  " "   17.953         0.000 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.595         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.595         0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1612718114250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612718114705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1612718114706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612718114821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 01:15:14 2021 " "Processing ended: Mon Feb 08 01:15:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612718114821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612718114821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612718114821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612718114821 ""}
