#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Nov  9 13:39:09 2017
# Process ID: 11056
# Current directory: /home/csgvinamra/FlowPix/GaussianBlur
# Command line: vivado
# Log file: /home/csgvinamra/FlowPix/GaussianBlur/vivado.log
# Journal file: /home/csgvinamra/FlowPix/GaussianBlur/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Gaussian /home/csgvinamra/FlowPix/GaussianBlur/Gaussian -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/csgvinamra/vivado154/Vivado/2015.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/home/csgvinamra/Bluespec/lib/Verilog/FIFO2.v /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v /home/csgvinamra/Bluespec/lib/Verilog.Vivado/BRAM2.v /home/csgvinamra/Bluespec/lib/Verilog.Vivado/SizedFIFO.v /home/csgvinamra/FlowPix/GaussianBlur/mkPulse.v}
add_files -fileset constrs_1 -norecurse /home/csgvinamra/Downloads/constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
[Thu Nov  9 13:41:59 2017] Launched synth_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/synth_1/runme.log
[Thu Nov  9 13:41:59 2017] Launched impl_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
Finished Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 6384.043 ; gain = 465.254 ; free physical = 2399 ; free virtual = 26702
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6695.918 ; gain = 12.051 ; free physical = 1652 ; free virtual = 26006
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6695.918 ; gain = 12.051 ; free physical = 1652 ; free virtual = 26006
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:39 ; elapsed = 00:00:11 . Memory (MB): peak = 6938.945 ; gain = 219.559 ; free physical = 1520 ; free virtual = 25877
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 1367 ; free virtual = 25757
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 1367 ; free virtual = 25757
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2018 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Finished Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2507 ; free virtual = 27037
Restored from archive | CPU: 2.590000 secs | Memory: 47.716583 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2507 ; free virtual = 27037
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 110 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2619 ; free virtual = 27037
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [/home/csgvinamra/Downloads/constraints.xdc:1]
INFO: [Common 17-344] 'create_clock' was cancelled [/home/csgvinamra/Downloads/constraints.xdc:1]
Finished Parsing XDC File [/home/csgvinamra/Downloads/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2554 ; free virtual = 26973
INFO: [Common 17-344] 'open_run' was cancelled
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2544 ; free virtual = 26962
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6965.078 ; gain = 0.000 ; free physical = 2544 ; free virtual = 26962
report_power -name {power_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:00 ; elapsed = 00:00:16 . Memory (MB): peak = 7136.035 ; gain = 170.957 ; free physical = 2401 ; free virtual = 26819
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_design
remove_files /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Nov  9 14:00:43 2017] Launched synth_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/synth_1/runme.log
[Thu Nov  9 14:00:43 2017] Launched impl_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Finished Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2943 ; free virtual = 26788
Restored from archive | CPU: 2.430000 secs | Memory: 44.183434 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2943 ; free virtual = 26788
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 110 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 3049 ; free virtual = 26789
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
remove_files /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Nov  9 14:18:19 2017] Launched synth_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/synth_1/runme.log
[Thu Nov  9 14:18:19 2017] Launched impl_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1960 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Finished Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2828 ; free virtual = 26684
Restored from archive | CPU: 2.460000 secs | Memory: 43.333290 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2828 ; free virtual = 26684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 110 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2928 ; free virtual = 26683
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
remove_files /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse /home/csgvinamra/FlowPix/GaussianBlur/mkGaussBlur.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Thu Nov  9 14:42:20 2017] Launched synth_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/synth_1/runme.log
[Thu Nov  9 14:42:20 2017] Launched impl_1...
Run output will be captured here: /home/csgvinamra/FlowPix/GaussianBlur/Gaussian/Gaussian.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Finished Parsing XDC File [/home/csgvinamra/FlowPix/GaussianBlur/.Xil/Vivado-11056-csgvinamra-Precision-WorkStation-T3500/dcp/mkGaussBlur.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2808 ; free virtual = 26692
Restored from archive | CPU: 2.530000 secs | Memory: 44.683037 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2808 ; free virtual = 26692
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 110 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7136.035 ; gain = 0.000 ; free physical = 2915 ; free virtual = 26692
