/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [27:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_30z;
  wire [22:0] celloutsig_0_31z;
  reg [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [18:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_74z;
  reg [3:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  reg [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_5z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_9z ? celloutsig_1_4z[7] : celloutsig_1_10z[3]);
  assign celloutsig_0_3z = !(celloutsig_0_2z[2] ? celloutsig_0_2z[6] : celloutsig_0_2z[26]);
  assign celloutsig_1_3z = celloutsig_1_0z[6] | ~(celloutsig_1_2z[13]);
  assign celloutsig_1_14z = celloutsig_1_7z | ~(celloutsig_1_1z[1]);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_12z = celloutsig_0_9z | ~(celloutsig_0_2z[21]);
  assign celloutsig_0_23z = celloutsig_0_10z | ~(celloutsig_0_15z);
  assign celloutsig_0_24z = celloutsig_0_17z | ~(celloutsig_0_4z);
  assign celloutsig_0_29z = celloutsig_0_1z | ~(celloutsig_0_17z);
  assign celloutsig_0_4z = in_data[52:37] === { celloutsig_0_2z[22:8], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } === { celloutsig_1_6z[6], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[137:136], celloutsig_1_3z } === { in_data[148:147], celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_2z[21:19], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z } === { celloutsig_0_13z[1:0], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_20z = { celloutsig_0_2z[24:9], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z } === { celloutsig_0_2z[20:4], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_2z[22:20], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_0z } >= { in_data[6:2], celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[116:102], celloutsig_1_3z } > { in_data[147:133], celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_2z[7:5] <= { celloutsig_1_0z[4:3], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_13z[3:1], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_4z } <= { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_7z = ! celloutsig_1_0z[4:2];
  assign celloutsig_0_11z = ! { celloutsig_0_2z[25:2], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_16z = ! { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_13z[6:1], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_26z } < celloutsig_0_31z[18:1];
  assign celloutsig_0_36z = celloutsig_0_31z[12:10] < celloutsig_0_2z[13:11];
  assign celloutsig_0_7z = celloutsig_0_2z[10:8] < in_data[43:41];
  assign celloutsig_0_9z = { in_data[95:89], celloutsig_0_7z } < { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[111:102], celloutsig_1_15z } < { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[168:162] % { 1'h1, in_data[118:113] };
  assign celloutsig_1_1z = in_data[176:169] % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_39z = celloutsig_0_35z ? celloutsig_0_38z[11:5] : { celloutsig_0_25z[9:6], celloutsig_0_6z };
  assign celloutsig_0_30z = celloutsig_0_20z ? { in_data[87:77], celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_5z } : { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_12z, 1'h0, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_7z };
  assign celloutsig_1_10z = - { celloutsig_1_4z[6:1], celloutsig_1_7z };
  assign celloutsig_0_2z = - in_data[79:52];
  assign celloutsig_0_5z = celloutsig_0_2z[13:11] | { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_13z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_8z } | { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_5z } | { celloutsig_0_13z[2:0], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_1_12z = & { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z[4:3] };
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z[22:11], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = & { celloutsig_0_7z, celloutsig_0_2z[8:6], celloutsig_0_1z };
  assign celloutsig_0_19z = & celloutsig_0_2z[22:7];
  assign celloutsig_0_27z = & { celloutsig_0_13z[3:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_79z = | { celloutsig_0_74z[14:7], celloutsig_0_39z, celloutsig_0_15z };
  assign celloutsig_0_0z = ^ in_data[93:81];
  assign celloutsig_0_17z = ^ { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_22z } >> { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_34z };
  assign celloutsig_0_6z = { in_data[91], celloutsig_0_3z, celloutsig_0_3z } >> in_data[86:84];
  assign celloutsig_0_74z = celloutsig_0_31z[16:1] >> celloutsig_0_30z;
  assign celloutsig_1_4z = celloutsig_1_2z[8:1] >> celloutsig_1_2z[7:0];
  assign celloutsig_0_13z = { celloutsig_0_2z[9:5], celloutsig_0_5z } >> celloutsig_0_2z[12:5];
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_17z } >> { celloutsig_0_6z[2], celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_2z[27:16], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_21z } >> { celloutsig_0_2z[26:15], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_4z[4:3], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_78z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_78z = celloutsig_0_22z[3:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_2z = { celloutsig_1_1z[5:0], celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_34z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_34z = { in_data[39:35], celloutsig_0_23z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
