#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 11 09:57:46 2018
# Process ID: 18124
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/test_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12936 C:\Users\rinel\Desktop\computer_architecture_project\test_bram\test_bram.xpr
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/test_bram/vivado.log
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/test_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/new
close [ open C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/new/test.vhd w ]
add_files C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/new/test.vhd
add_files -fileset constrs_1 -norecurse C:/Users/rinel/Desktop/computer_architecture_project/docs/PYNQ-Z1_C.xdc
import_files -fileset constrs_1 C:/Users/rinel/Desktop/computer_architecture_project/docs/PYNQ-Z1_C.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files -ipstatic_source_dir C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/modelsim} {questa=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/questa} {riviera=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.PRIMARY_PORT {sysclk} CONFIG.CLK_OUT1_PORT {memclk} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {143.688} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files -ipstatic_source_dir C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/modelsim} {questa=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/questa} {riviera=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/riviera} {activehdl=C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/rinel/Desktop/computer_architecture_project/test_bram/test_bram.runs/impl_1/test.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
