================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Aug 02 16:15:38 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         adpcm
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              10037
FF:               13844
DSP:              139
BRAM:             18
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 6.279       |
| Post-Route     | 5.495       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 10037 | 13844 | 139 | 18   |      |     |        |      |         |          |        |
|   (inst)                                                | 1     | 768   |     |      |      |     |        |      |         |          |        |
|   accumc_U                                              |       |       |     | 2    |      |     |        |      |         |          |        |
|   accumd_U                                              |       |       |     | 2    |      |     |        |      |         |          |        |
|   dec_del_bph_U                                         | 32    |       |     | 2    |      |     |        |      |         |          |        |
|   dec_del_bpl_U                                         |       |       |     | 2    |      |     |        |      |         |          |        |
|   dec_del_dhx_U                                         | 28    | 56    |     | 1    |      |     |        |      |         |          |        |
|   dec_del_dltx_U                                        |       |       |     | 1    |      |     |        |      |         |          |        |
|   delay_bph_U                                           |       |       |     | 2    |      |     |        |      |         |          |        |
|   delay_bpl_U                                           |       |       |     | 2    |      |     |        |      |         |          |        |
|   delay_dhx_U                                           |       |       |     | 1    |      |     |        |      |         |          |        |
|   delay_dltx_U                                          |       |       |     | 1    |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186     | 5568  | 6179  | 82  |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186) | 69    | 191   |     |      |      |     |        |      |         |          |        |
|       ilb_table_U                                       | 6     | 11    |     |      |      |     |        |      |         |          |        |
|       mul_14s_15ns_29_2_1_U35                           | 2     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_14s_32s_46_5_1_U12                            | 46    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_14s_32s_46_5_1_U13                            | 46    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_15ns_10ns_24_2_1_U31                          | 5     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_11ns_25_2_1_U32                          | 5     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_12ns_26_2_1_U36                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_12ns_26_2_1_U43                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_12ns_26_2_1_U44                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_13ns_27_2_1_U45                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_13ns_27_2_1_U46                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_13ns_27_2_1_U47                          | 6     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_13ns_27_2_1_U48                          | 7     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_13ns_27_2_1_U49                          | 7     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U50                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U51                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U52                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U53                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U54                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U55                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_14ns_28_2_1_U56                          | 7     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U57                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U58                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U59                          | 8     | 14    | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U60                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U61                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U62                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_15ns_29_2_1_U63                          | 8     | 14    | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_16ns_30_2_1_U64                          | 9     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_16ns_30_2_1_U65                          | 9     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15ns_16ns_30_2_1_U66                          | 8     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_15s_32s_47_5_1_U14                            | 24    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_15ns_31_2_1_U67                           | 1     | 1     | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_46_5_1_U15                            | 81    | 81    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_46_5_1_U16                            | 24    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_47_5_1_U17                            | 57    | 49    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_11s_42_5_1_U25                            | 32    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_11s_43_5_1_U26                            | 19    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_12ns_44_5_1_U22                           | 32    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13ns_45_5_1_U23                           | 16    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13s_44_5_1_U27                            | 1     | 34    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13s_45_5_1_U28                            | 1     | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_15ns_47_5_1_U24                           | 19    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_32s_64_5_1_U18                            | 34    |       | 4   |      |      |     |        |      |         |          |        |
|       mul_32s_32s_64_5_1_U19                            | 65    |       | 4   |      |      |     |        |      |         |          |        |
|       mul_32s_9ns_41_5_1_U20                            | 1     | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_9ns_41_5_1_U21                            | 2     | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_33s_7s_40_5_1_U29                             | 17    | 17    | 2   |      |      |     |        |      |         |          |        |
|       qq4_code4_table_U                                 | 7     | 12    |     |      |      |     |        |      |         |          |        |
|       quant26bt_neg_U                                   | 4     | 6     |     |      |      |     |        |      |         |          |        |
|       quant26bt_pos_U                                   | 3     | 5     |     |      |      |     |        |      |         |          |        |
|       wl_code_table_U                                   | 7     | 11    |     |      |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248     | 4278  | 6782  | 57  |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248) | 15    | 149   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 20    | 2     |     |      |      |     |        |      |         |          |        |
|     grp_decode_fu_142                                   | 4243  | 6631  | 57  |      |      |     |        |      |         |          |        |
|       (grp_decode_fu_142)                               | 3894  | 6303  | 12  |      |      |     |        |      |         |          |        |
|       ilb_table_U                                       | 4     | 11    |     |      |      |     |        |      |         |          |        |
|       mul_14s_15ns_29_2_1_U174                          | 1     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_14s_32s_46_5_1_U154                           | 31    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_14s_32s_46_5_1_U155                           | 46    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_15s_32s_47_5_1_U156                           | 25    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_15ns_31_2_1_U176                          | 7     |       | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_15ns_31_2_1_U177                          |       |       | 1   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_46_5_1_U157                           | 20    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_46_5_1_U158                           | 16    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_16s_32s_47_5_1_U159                           | 24    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_11s_42_5_1_U167                           | 33    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_11s_43_5_1_U168                           |       | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_12ns_44_5_1_U163                          |       | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_12ns_44_5_1_U164                          |       | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13ns_45_5_1_U165                          | 17    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13s_45_5_1_U169                           |       | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_13s_45_5_1_U170                           |       | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_15ns_46_5_1_U166                          | 17    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_32s_32s_64_5_1_U160                           | 43    |       | 4   |      |      |     |        |      |         |          |        |
|       mul_32s_32s_64_5_1_U161                           | 26    |       | 4   |      |      |     |        |      |         |          |        |
|       mul_32s_9ns_41_5_1_U162                           | 17    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mul_33s_7s_39_5_1_U171                            | 20    | 34    | 2   |      |      |     |        |      |         |          |        |
|       mul_33s_7s_40_5_1_U172                            | 20    | 17    | 2   |      |      |     |        |      |         |          |        |
|       mux_4_2_14_1_1_U173                               | 2     |       |     |      |      |     |        |      |         |          |        |
|       wl_code_table_U                                   | 7     | 11    |     |      |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_reset_label4_fu_148           | 9     | 9     |     |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_reset_label4_fu_148)       | 2     | 7     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 7     | 2     |     |      |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_reset_label5_fu_160           | 11    | 9     |     |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_reset_label5_fu_160)       | 3     | 7     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 8     | 2     |     |      |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_reset_label6_fu_172           | 14    | 13    |     |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_reset_label6_fu_172)       |       | 11    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 14    | 2     |     |      |      |     |        |      |         |          |        |
|   grp_adpcm_main_Pipeline_reset_label7_fu_178           | 9     | 11    |     |      |      |     |        |      |         |          |        |
|     (grp_adpcm_main_Pipeline_reset_label7_fu_178)       |       | 9     |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            | 9     | 2     |     |      |      |     |        |      |         |          |        |
|   tqmf_U                                                | 88    | 17    |     | 2    |      |     |        |      |         |          |        |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 18.87% | OK     |
| FD                                                        | 50%       | 13.01% | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 63.18% | OK     |
| RAMB/FIFO                                                 | 80%       | 6.43%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 34.80% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 204    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.24   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was NOT met
+--------+--------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN                                                                                        | ENDPOINT PIN             | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                                                                                                       |                          |              |            |                |          DELAY |        DELAY |
+--------+--------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -0.495 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIADI[7]  |            4 |        100 |          5.170 |          0.952 |        4.218 |
| Path2  | -0.406 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIADI[18] |            4 |        100 |          5.081 |          0.952 |        4.129 |
| Path3  | -0.389 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIBDI[10] |            4 |        100 |          5.064 |          0.952 |        4.112 |
| Path4  | -0.379 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg/C | tqmf_U/ram_reg/DIADI[11] |            4 |        139 |          5.054 |          1.014 |        4.040 |
| Path5  | -0.375 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIBDI[25] |            4 |        100 |          5.050 |          0.952 |        4.098 |
| Path6  | -0.360 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIBDI[24] |            4 |        100 |          5.035 |          0.952 |        4.083 |
| Path7  | -0.357 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[0]/C                | tqmf_U/ram_reg/DIADI[31] |            4 |        238 |          5.032 |          1.014 |        4.018 |
| Path8  | -0.313 | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142_ap_start_reg_reg/C                | accumd_U/ram_reg/ENBWREN |            4 |        314 |          4.786 |          1.014 |        3.772 |
| Path9  | -0.312 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIBDI[11] |            4 |        100 |          4.987 |          0.952 |        4.035 |
| Path10 | -0.308 | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg/C                | tqmf_U/ram_reg/DIBDI[8]  |            4 |        100 |          4.983 |          0.952 |        4.031 |
+--------+--------+-------------------------------------------------------------------------------------------------------+--------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_318    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_124    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_37__3  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_340    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_285    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_113    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_26__4  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_199    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_66__0  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                         | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_enable_reg_pp0_iter0_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/tmp33_reg_4974[39]_i_1          | LUT.others.LUT4      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_305                   | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_120                   | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_33__4                 | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_154    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_51__0  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path6 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_157__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_52__0  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path7 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ap_CS_fsm_reg[0] | FLOP_LATCH.flop.FDSE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_341    | LUT.others.LUT5      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_246    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_100__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_13__1  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path8 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142_ap_start_reg_reg                                       | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/mul_16s_32s_46_5_1_U157/accumd_load_6_reg_3483[31]_i_1 | LUT.others.LUT4      |
    | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/reg_648[31]_i_1                                        | LUT.others.LUT2      |
    | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/ram_reg_i_78__2                                        | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248/grp_decode_fu_142/ram_reg_i_2__4                                         | LUT.others.LUT4      |
    | accumd_U/ram_reg                                                                                                           | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path9 Cells                                                                          | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_196    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_65__0  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------+----------------------+
    | Path10 Cells                                                                         | Primitive Type       |
    +--------------------------------------------------------------------------------------+----------------------+
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138_ap_start_reg_reg | FLOP_LATCH.flop.FDRE |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_133__0 | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_343    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_205    | LUT.others.LUT6      |
    | grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186/grp_encode_fu_138/ram_reg_i_68__0  | LUT.others.LUT6      |
    | tqmf_U/ram_reg                                                                       | BMEM.bram.RAMB36E1   |
    +--------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/adpcm_main_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/adpcm_main_failfast_routed.rpt                 |
| status                   | impl/verilog/report/adpcm_main_status_routed.rpt                   |
| timing                   | impl/verilog/report/adpcm_main_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/adpcm_main_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/adpcm_main_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/adpcm_main_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


