<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='406' type='372'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='404'>// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.
  //            For f64, max error 2^29 ULP, handles denormals.</doc>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='207271' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='207271' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenDAGISel.inc' l='9714' u='r' c='_ZN12_GLOBAL__N_116R600DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenDAGISel.inc' l='9714' u='r' c='_ZN12_GLOBAL__N_116R600DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='600' c='_ZL15fnegFoldsIntoOpj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1707' u='r' c='_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1817' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3801' c='_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4087' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4254' c='_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4389' u='r' c='_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4644' c='_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6341' u='r' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8122' u='r' c='_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8129' u='r' c='_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8135' u='r' c='_ZNK4llvm16SITargetLowering19lowerFastUnsafeFDIVENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8155' u='r' c='_ZNK4llvm16SITargetLowering21lowerFastUnsafeFDIV64ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8221' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV16ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8257' u='r' c='_ZNK4llvm16SITargetLowering14lowerFDIV_FASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8302' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8409' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV64ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9254' c='_ZL20fp16SrcZerosHighBitsj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9402' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10697' c='_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
