{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526142574462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526142574463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 19:29:34 2018 " "Processing started: Sat May 12 19:29:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526142574463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526142574463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526142574463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526142574964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/pll_50_to_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_50_to_25/synthesis/pll_50_to_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pll_50_to_25-rtl " "Found design unit 1: Pll_50_to_25-rtl" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575532 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25 " "Found entity 1: Pll_50_to_25" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_to_25/synthesis/submodules/pll_50_to_25_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_50_to_25_pll_0 " "Found entity 1: Pll_50_to_25_pll_0" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Top_Design-arch " "Found design unit 1: Vga_Top_Design-arch" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Top_Design " "Found entity 1: Vga_Top_Design" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Test-arch " "Found design unit 1: Vga_Test-arch" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Test.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Test " "Found entity 1: Vga_Test" {  } { { "Vga_Test.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga_Controller-arch " "Found design unit 1: Vga_Controller-arch" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "road_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file road_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Road_Generator-arch " "Found design unit 1: Road_Generator-arch" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575570 ""} { "Info" "ISGN_ENTITY_NAME" "1 Road_Generator " "Found entity 1: Road_Generator" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526142575570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vga_Top_Design " "Elaborating entity \"Vga_Top_Design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526142575617 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_VGA_Reset Vga_Top_Design.vhd(336) " "VHDL Process Statement warning at Vga_Top_Design.vhd(336): signal \"i_VGA_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526142575617 "|Vga_Top_Design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25 Pll_50_to_25:u0 " "Elaborating entity \"Pll_50_to_25\" for hierarchy \"Pll_50_to_25:u0\"" {  } { { "Vga_Top_Design.vhd" "u0" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_50_to_25_pll_0 Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0 " "Elaborating entity \"Pll_50_to_25_pll_0\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\"" {  } { { "Pll_50_to_25/synthesis/Pll_50_to_25.vhd" "pll_0" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/Pll_50_to_25.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "altera_pll_i" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1526142575670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll_50_to_25:u0\|Pll_50_to_25_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""}  } { { "Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Pll_50_to_25/synthesis/submodules/Pll_50_to_25_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526142575686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:u1 " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:u1\"" {  } { { "Vga_Top_Design.vhd" "u1" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Reset Vga_Controller.vhd(51) " "VHDL Process Statement warning at Vga_Controller.vhd(51): signal \"i_Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526142575686 "|Vga_Top_Design|Vga_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Test Vga_Test:u2 " "Elaborating entity \"Vga_Test\" for hierarchy \"Vga_Test:u2\"" {  } { { "Vga_Top_Design.vhd" "u2" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wall_generator.vhd 2 1 " "Using design file wall_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wall_Generator-arch " "Found design unit 1: Wall_Generator-arch" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Generator " "Found entity 1: Wall_Generator" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526142575702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526142575702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall_Generator Wall_Generator:u3 " "Elaborating entity \"Wall_Generator\" for hierarchy \"Wall_Generator:u3\"" {  } { { "Vga_Top_Design.vhd" "u3" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_X wall_generator.vhd(34) " "Verilog HDL or VHDL warning at wall_generator.vhd(34): object \"s_Pos_X\" assigned a value but never read" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142575702 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_Y wall_generator.vhd(34) " "Verilog HDL or VHDL warning at wall_generator.vhd(34): object \"s_Pos_Y\" assigned a value but never read" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142575702 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue wall_generator.vhd(37) " "VHDL Process Statement warning at wall_generator.vhd(37): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Blue\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Green\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[0\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[1\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[2\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[3\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[4\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[5\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[6\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] wall_generator.vhd(37) " "Inferred latch for \"o_Red\[7\]\" at wall_generator.vhd(37)" {  } { { "wall_generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/wall_generator.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575717 "|Vga_Top_Design|Wall_Generator:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Road_Generator Road_Generator:u4 " "Elaborating entity \"Road_Generator\" for hierarchy \"Road_Generator:u4\"" {  } { { "Vga_Top_Design.vhd" "u4" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526142575733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_Y Road_Generator.vhd(32) " "Verilog HDL or VHDL warning at Road_Generator.vhd(32): object \"s_Pos_Y\" assigned a value but never read" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Pos_X Road_Generator.vhd(33) " "Verilog HDL or VHDL warning at Road_Generator.vhd(33): object \"s_Pos_X\" assigned a value but never read" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Red Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Red\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Green Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Green\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Blue Road_Generator.vhd(36) " "VHDL Process Statement warning at Road_Generator.vhd(36): inferring latch(es) for signal or variable \"o_Blue\", which holds its previous value in one or more paths through the process" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Blue\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Blue\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Green\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Green\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[0\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[0\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[1\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[1\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[2\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[2\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[3\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[3\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[4\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[4\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[5\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[5\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[6\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[6\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Red\[7\] Road_Generator.vhd(36) " "Inferred latch for \"o_Red\[7\]\" at Road_Generator.vhd(36)" {  } { { "Road_Generator.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Road_Generator.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526142575733 "|Vga_Top_Design|Road_Generator:u4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1526142576615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[0\] GND " "Pin \"o_Green\[0\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[1\] GND " "Pin \"o_Green\[1\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[2\] GND " "Pin \"o_Green\[2\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[3\] GND " "Pin \"o_Green\[3\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[4\] GND " "Pin \"o_Green\[4\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[5\] GND " "Pin \"o_Green\[5\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[6\] GND " "Pin \"o_Green\[6\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Green\[7\] GND " "Pin \"o_Green\[7\]\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_Green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Sync GND " "Pin \"o_ADV_Sync\" is stuck at GND" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_ADV_Sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_ADV_Blank VCC " "Pin \"o_ADV_Blank\" is stuck at VCC" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526142576892 "|Vga_Top_Design|o_ADV_Blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526142576892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526142576995 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Row_Count\[0\] Low " "Register Vga_Controller:u1\|o_Row_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526142577161 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Vga_Controller:u1\|o_Column_Count\[0\] Low " "Register Vga_Controller:u1\|o_Column_Count\[0\] will power up to Low" {  } { { "Vga_Controller.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Controller.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526142577161 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1526142577161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526142577546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[0\] " "No output dependent on input pin \"i_Mode\[0\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[1\] " "No output dependent on input pin \"i_Mode\[1\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Mode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Mode\[2\] " "No output dependent on input pin \"i_Mode\[2\]\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Mode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Up " "No output dependent on input pin \"i_Btn_Up\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Btn_Up"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Down " "No output dependent on input pin \"i_Btn_Down\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Btn_Down"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Right " "No output dependent on input pin \"i_Btn_Right\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Btn_Right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Btn_Left " "No output dependent on input pin \"i_Btn_Left\"" {  } { { "Vga_Top_Design.vhd" "" { Text "C:/Users/user/Desktop/PROJECT FPGA/Fatih/001_VGA_Controller/Vga_Top_Design.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526142577662 "|Vga_Top_Design|i_Btn_Left"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526142577662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526142577662 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526142577662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526142577662 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526142577662 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1526142577662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526142577662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526142577715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 19:29:37 2018 " "Processing ended: Sat May 12 19:29:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526142577715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526142577715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526142577715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526142577715 ""}
