
*** Running vivado
    with args -log CLA_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CLA_top.tcl -notrace
Command: synth_design -top CLA_top -part xc7a200tffg1156-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23732 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 355.723 ; gain = 98.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CLA_top' [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:10]
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000001000000 
	Parameter NUM_GROUPS bound to: 32'sb00000000000000000000000000010000 
	Parameter NUM_LEVELS bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cla_4bit' [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_4_bit.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cla_4bit' (1#1) [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_4_bit.sv:10]
WARNING: [Synth 8-324] index 4 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 4 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 5 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 5 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 6 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 6 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 7 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 7 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 8 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 8 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 9 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 9 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 10 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 10 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 11 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 11 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 12 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 12 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 13 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 13 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 14 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 14 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 15 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:60]
WARNING: [Synth 8-324] index 15 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:61]
WARNING: [Synth 8-324] index 4 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:85]
WARNING: [Synth 8-324] index 4 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:86]
WARNING: [Synth 8-324] index 5 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:87]
WARNING: [Synth 8-324] index 5 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:88]
WARNING: [Synth 8-324] index 6 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:89]
WARNING: [Synth 8-324] index 6 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:90]
WARNING: [Synth 8-324] index 7 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:91]
WARNING: [Synth 8-324] index 7 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:92]
WARNING: [Synth 8-324] index 8 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:85]
WARNING: [Synth 8-324] index 8 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:86]
WARNING: [Synth 8-324] index 9 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:87]
WARNING: [Synth 8-324] index 9 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:88]
WARNING: [Synth 8-324] index 10 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:89]
WARNING: [Synth 8-324] index 10 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:90]
WARNING: [Synth 8-324] index 11 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:91]
WARNING: [Synth 8-324] index 11 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:92]
WARNING: [Synth 8-324] index 12 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:85]
WARNING: [Synth 8-324] index 12 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:86]
WARNING: [Synth 8-324] index 13 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:87]
WARNING: [Synth 8-324] index 13 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:88]
WARNING: [Synth 8-324] index 14 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:89]
WARNING: [Synth 8-324] index 14 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:90]
WARNING: [Synth 8-324] index 15 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:91]
WARNING: [Synth 8-324] index 15 out of range [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:92]
INFO: [Synth 8-6157] synthesizing module 'gp_gen' [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/GP_gen.sv:10]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gp_gen' (2#1) [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/GP_gen.sv:10]
INFO: [Synth 8-6157] synthesizing module 'Sum_blk' [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/Sum_blk.sv:10]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sum_blk' (3#1) [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/Sum_blk.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'CLA_top' (4#1) [D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/CLA_top.sv:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.129 ; gain = 152.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.129 ; gain = 152.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-3
INFO: [Device 21-403] Loading part xc7a200tffg1156-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.129 ; gain = 152.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.129 ; gain = 152.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'levels[1].parents[1].COMB' (cla_4bit) to 'levels[1].parents[2].COMB'
INFO: [Synth 8-223] decloning instance 'levels[1].parents[1].COMB' (cla_4bit) to 'levels[1].parents[3].COMB'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gp_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
Module Sum_blk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    23|
|2     |LUT3 |    63|
|3     |LUT4 |    18|
|4     |LUT5 |    34|
|5     |LUT6 |    49|
|6     |IBUF |   129|
|7     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   381|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 622.863 ; gain = 365.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 726.719 ; gain = 482.641
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Mustafa/Projects/Digital_Design/CLA_64_Bit_N/cla_v/cla_v.runs/synth_1/CLA_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_top_utilization_synth.rpt -pb CLA_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 726.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 00:22:03 2025...
