<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Audio_rec_control.twx Audio_rec_control.ncd -o
Audio_rec_control.twr Audio_rec_control.pcf -ucf boardUCF.ucf

</twCmdLine><twDesign>Audio_rec_control.ncd</twDesign><twDesignPath>Audio_rec_control.ncd</twDesignPath><twPCF>Audio_rec_control.pcf</twPCF><twPcfPath>Audio_rec_control.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1616</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.844</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2 (SLICE_X0Y51.BX), 104 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.489</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>8.744</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>7.038</twRouteDel><twTotDel>8.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.789</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>8.447</twTotPathDel><twClkSkew dest = "0.505" src = "0.498">-0.007</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>6.741</twRouteDel><twTotDel>8.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.048</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>8.186</twTotPathDel><twClkSkew dest = "0.505" src = "0.500">-0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>6.519</twRouteDel><twTotDel>8.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="166" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X10Y28.CE), 166 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.693</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>8.515</twTotPathDel><twClkSkew dest = "0.480" src = "0.501">0.021</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.180</twLogDel><twRouteDel>6.335</twRouteDel><twTotDel>8.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.993</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>8.218</twTotPathDel><twClkSkew dest = "0.480" src = "0.498">0.018</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.180</twLogDel><twRouteDel>6.038</twRouteDel><twTotDel>8.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.263</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twTotPathDel>7.957</twTotPathDel><twClkSkew dest = "0.240" src = "0.249">0.009</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N28</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6</twBEL></twPathDel><twLogDel>2.141</twLogDel><twRouteDel>5.816</twRouteDel><twTotDel>7.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (SLICE_X0Y51.AX), 104 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.714</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>8.519</twTotPathDel><twClkSkew dest = "0.505" src = "0.501">-0.004</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>6.813</twRouteDel><twTotDel>8.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.014</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>8.222</twTotPathDel><twClkSkew dest = "0.505" src = "0.498">-0.007</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>6.516</twRouteDel><twTotDel>8.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.273</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>7.961</twTotPathDel><twClkSkew dest = "0.505" src = "0.500">-0.005</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_68_o_wide_mux_246_OUT&lt;5&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y35.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_PWR_68_o_Mux_242_o</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2018_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>6.294</twRouteDel><twTotDel>7.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SLICE_X0Y44.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X0Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_86_o11</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase (SLICE_X0Y24.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/Mmux_state[2]_AddressPhase_MUX_66_o11</twBEL><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X0Y48.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>3536</twItemCnt><twErrCntSetup>59</twErrCntSetup><twErrCntEndPt>59</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>295</twEndPtCnt><twPathErrCnt>266</twPathErrCnt><twMinPer>56.220</twMinPer></twConstHead><twPathRptBanner iPaths="76" iCriticalPaths="6" sType="EndPoint">Paths for end point state_FSM_FFd3 (SLICE_X6Y74.A6), 76 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.694</twSlack><twSrc BELType="FF">play</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twTotPathDel>3.344</twTotPathDel><twClkSkew dest = "1.208" src = "4.409">3.201</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>play</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>play</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>address&lt;5&gt;</twComp><twBEL>state_FSM_FFd1-In411</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>state_FSM_FFd1-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>delete_all</twComp><twBEL>state_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>state_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In5</twBEL><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>1.940</twRouteDel><twTotDel>3.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.690</twSlack><twSrc BELType="FF">record</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twTotPathDel>3.337</twTotPathDel><twClkSkew dest = "1.208" src = "4.412">3.204</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>record</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>record</twComp><twBEL>record</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>record</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>address&lt;5&gt;</twComp><twBEL>state_FSM_FFd1-In411</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>state_FSM_FFd1-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>delete_all</twComp><twBEL>state_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>state_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In5</twBEL><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>3.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.522</twSlack><twSrc BELType="FF">delete</twSrc><twDest BELType="FF">state_FSM_FFd3</twDest><twTotPathDel>3.172</twTotPathDel><twClkSkew dest = "1.208" src = "4.409">3.201</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>delete</twSrc><twDest BELType='FF'>state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>delete</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>address&lt;5&gt;</twComp><twBEL>state_FSM_FFd1-In411</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>state_FSM_FFd1-In41</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>delete_all</twComp><twBEL>state_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>state_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>state_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>state_FSM_FFd3-In5</twBEL><twBEL>state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="8" sType="EndPoint">Paths for end point address_25 (SLICE_X4Y79.C6), 50 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.499</twSlack><twSrc BELType="FF">pause</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>3.159</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y75.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>delete_all</twComp><twBEL>pause</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pause</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>address&lt;2&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;25&gt;1</twBEL><twBEL>address_25</twBEL></twPathDel><twLogDel>1.400</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>3.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.491</twSlack><twSrc BELType="FF">delete</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>3.151</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>delete</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>delete</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>address&lt;2&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;25&gt;1</twBEL><twBEL>address_25</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>3.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.479</twSlack><twSrc BELType="FF">play</twSrc><twDest BELType="FF">address_25</twDest><twTotPathDel>3.139</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>play</twSrc><twDest BELType='FF'>address_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>play</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>address&lt;2&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;25&gt;1</twBEL><twBEL>address_25</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>3.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="8" sType="EndPoint">Paths for end point address_10 (SLICE_X5Y79.D6), 50 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.480</twSlack><twSrc BELType="FF">pause</twSrc><twDest BELType="FF">address_10</twDest><twTotPathDel>3.140</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pause</twSrc><twDest BELType='FF'>address_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X6Y75.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>delete_all</twComp><twBEL>pause</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>pause</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>address&lt;10&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;10&gt;1</twBEL><twBEL>address_10</twBEL></twPathDel><twLogDel>1.381</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>3.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.472</twSlack><twSrc BELType="FF">delete</twSrc><twDest BELType="FF">address_10</twDest><twTotPathDel>3.132</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>delete</twSrc><twDest BELType='FF'>address_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>delete</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>address&lt;10&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;10&gt;1</twBEL><twBEL>address_10</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>1.778</twRouteDel><twTotDel>3.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.460</twSlack><twSrc BELType="FF">play</twSrc><twDest BELType="FF">address_10</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew dest = "1.218" src = "4.409">3.191</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>play</twSrc><twDest BELType='FF'>address_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X7Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>play</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;32</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y76.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>address&lt;7&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34_F</twBEL><twBEL>state[7]_address[25]_select_85_OUT&lt;0&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>state[7]_address[25]_select_85_OUT&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>address&lt;10&gt;</twComp><twBEL>state[7]_address[25]_select_85_OUT&lt;10&gt;1</twBEL><twBEL>address_10</twBEL></twPathDel><twLogDel>1.284</twLogDel><twRouteDel>1.836</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">clk_37</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LEDRAM (SLICE_X1Y54.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">LEDRAM</twSrc><twDest BELType="FF">LEDRAM</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LEDRAM</twSrc><twDest BELType='FF'>LEDRAM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twSrcClk><twPathDel><twSite>SLICE_X1Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>LEDRAM_OBUF</twComp><twBEL>LEDRAM</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>LEDRAM_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>LEDRAM_OBUF</twComp><twBEL>state[7]_LEDRAM_Select_91_o&lt;15&gt;1</twBEL><twBEL>LEDRAM</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reqRead (SLICE_X1Y74.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">reqRead</twSrc><twDest BELType="FF">reqRead</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reqRead</twSrc><twDest BELType='FF'>reqRead</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twSrcClk><twPathDel><twSite>SLICE_X1Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>reqRead</twComp><twBEL>reqRead</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>reqRead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>reqRead</twComp><twBEL>state[7]_reqRead_Select_98_o1</twBEL><twBEL>reqRead</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LED2 (SLICE_X0Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">LED2</twSrc><twDest BELType="FF">LED2</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LED2</twSrc><twDest BELType='FF'>LED2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twSrcClk><twPathDel><twSite>SLICE_X0Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LED2_OBUF</twComp><twBEL>LED2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>LED2_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LED2_OBUF</twComp><twBEL>LED2_glue_set</twBEL><twBEL>LED2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_37</twDestClk><twPctLog>85.0</twPctLog><twPctRoute>15.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_gen/dcm_sp_inst/CLKFX" logResource="clock_gen/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clk_100"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_gen/dcm_sp_inst/CLKIN" logResource="clock_gen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_37"/><twPinLimit anchorID="70" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_gen/dcm_sp_inst/CLKIN" logResource="clock_gen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clk_37"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>24412</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.858</twMinPer></twConstHead><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point record (SLICE_X7Y77.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.142</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">record</twDest><twTotPathDel>8.611</twTotPathDel><twClkSkew dest = "0.241" src = "0.256">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>record</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y32.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y32.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>record</twComp><twBEL>record</twBEL></twPathDel><twLogDel>3.487</twLogDel><twRouteDel>5.124</twRouteDel><twTotDel>8.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.188</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">record</twDest><twTotPathDel>8.572</twTotPathDel><twClkSkew dest = "0.241" src = "0.249">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>record</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>record</twComp><twBEL>record</twBEL></twPathDel><twLogDel>3.487</twLogDel><twRouteDel>5.085</twRouteDel><twTotDel>8.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.262</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">record</twDest><twTotPathDel>8.498</twTotPathDel><twClkSkew dest = "0.241" src = "0.249">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>record</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>pblaze/instruction&lt;9&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>pb_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>record</twComp><twBEL>record</twBEL></twPathDel><twLogDel>3.425</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>8.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point delete (SLICE_X7Y75.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.299</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">delete</twDest><twTotPathDel>8.451</twTotPathDel><twClkSkew dest = "0.238" src = "0.256">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>delete</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y32.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y32.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twLogDel>3.507</twLogDel><twRouteDel>4.944</twRouteDel><twTotDel>8.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.345</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete</twDest><twTotPathDel>8.412</twTotPathDel><twClkSkew dest = "0.238" src = "0.249">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twLogDel>3.507</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>8.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.419</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">delete</twDest><twTotPathDel>8.338</twTotPathDel><twClkSkew dest = "0.238" src = "0.249">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>delete</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>pblaze/instruction&lt;9&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>pb_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>play</twComp><twBEL>delete</twBEL></twPathDel><twLogDel>3.445</twLogDel><twRouteDel>4.893</twRouteDel><twTotDel>8.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point play (SLICE_X7Y75.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.364</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">play</twDest><twTotPathDel>8.386</twTotPathDel><twClkSkew dest = "0.238" src = "0.256">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>play</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y32.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y32.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>pblaze/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>4.944</twRouteDel><twTotDel>8.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.410</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">play</twDest><twTotPathDel>8.347</twTotPathDel><twClkSkew dest = "0.238" src = "0.249">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>play</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>pblaze/instruction&lt;7&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>pblaze/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twLogDel>3.442</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>8.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.484</twSlack><twSrc BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">play</twDest><twTotPathDel>8.273</twTotPathDel><twClkSkew dest = "0.238" src = "0.249">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>play</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y34.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>RAMB16_X1Y34.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>pblaze/pblaze_rom/n0017&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y66.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>pblaze/instruction&lt;9&gt;</twComp><twBEL>pblaze/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>pblaze/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>pblaze/pblaze_cpu/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>pblaze/pblaze_cpu/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>pblaze/pblaze_cpu/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>pb_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp><twBEL>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>pb_port_id[7]_uart_rx_data[7]_select_14_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>state_FSM_FFd3</twComp><twBEL>_n0269_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>_n0269_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>play</twComp><twBEL>play</twBEL></twPathDel><twLogDel>3.380</twLogDel><twRouteDel>4.893</twRouteDel><twTotDel>8.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point urt/receiver/data_width_loop[1].storage_srl (SLICE_X26Y56.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="FF">urt/receiver/data1_flop</twSrc><twDest BELType="FF">urt/receiver/data_width_loop[1].storage_srl</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>urt/receiver/data1_flop</twSrc><twDest BELType='FF'>urt/receiver/data_width_loop[1].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>urt/receiver/UART_RX6_2</twComp><twBEL>urt/receiver/data1_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>urt/receiver/data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y56.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>urt/receiver/UART_RX6_5</twComp><twBEL>urt/receiver/data_width_loop[1].storage_srl</twBEL></twPathDel><twLogDel>0.231</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point urt/receiver/data_width_loop[7].storage_srl (SLICE_X26Y56.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">urt/receiver/data7_flop</twSrc><twDest BELType="FF">urt/receiver/data_width_loop[7].storage_srl</twDest><twTotPathDel>0.251</twTotPathDel><twClkSkew dest = "0.032" src = "0.030">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>urt/receiver/data7_flop</twSrc><twDest BELType='FF'>urt/receiver/data_width_loop[7].storage_srl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X27Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>urt/receiver/UART_RX6_2</twComp><twBEL>urt/receiver/data7_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y56.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>urt/receiver/data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y56.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>urt/receiver/UART_RX6_5</twComp><twBEL>urt/receiver/data_width_loop[7].storage_srl</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pblaze/pblaze_rom/kcpsm6_rom_hl (RAMB16_X1Y34.ADDRA11), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">pblaze/pblaze_cpu/address_loop[8].pc_flop</twSrc><twDest BELType="RAM">pblaze/pblaze_rom/kcpsm6_rom_hl</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pblaze/pblaze_cpu/address_loop[8].pc_flop</twSrc><twDest BELType='RAM'>pblaze/pblaze_rom/kcpsm6_rom_hl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pblaze/pblaze_cpu/KCPSM6_PC2</twComp><twBEL>pblaze/pblaze_cpu/address_loop[8].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y34.ADDRA11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>pblaze/address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y34.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>pblaze/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>pblaze/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_BUFG</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="clk_100_BUFG"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_hl/CLKA" locationPin="RAMB16_X1Y34.CLKA" clockNet="clk_100_BUFG"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA" logResource="pblaze/pblaze_rom/kcpsm6_rom_lh/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="clk_100_BUFG"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="103"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="21.083" errors="0" errorRollup="59" items="0" itemsRollup="52189"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="8.844" actualRollup="N/A" errors="0" errorRollup="0" items="24241" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="56.220" actualRollup="23.621" errors="59" errorRollup="0" items="3536" itemsRollup="24412"/><twConstRollup name="TS_clk_100" fullName="TS_clk_100 = PERIOD TIMEGRP &quot;clk_100&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.858" actualRollup="N/A" errors="0" errorRollup="0" items="24412" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="104">1</twUnmetConstCnt><twDataSheet anchorID="105" twNameLen="15"><twClk2SUList anchorID="106" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.858</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="107"><twErrCnt>59</twErrCnt><twScore>165794</twScore><twSetupScore>165794</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>52189</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4153</twConnCnt></twConstCov><twStats anchorID="108"><twMinPer>56.220</twMinPer><twFootnote number="1" /><twMaxFreq>17.787</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Aug 14 17:58:08 2022 </twTimestamp></twFoot><twClientInfo anchorID="109"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
