INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_dds
ERROR: [VRFC 10-1412] syntax error near & [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:26]
ERROR: [VRFC 10-1412] syntax error near & [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:28]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:24]
ERROR: [VRFC 10-1412] syntax error near & [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:39]
ERROR: [VRFC 10-1412] syntax error near & [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:37]
ERROR: [VRFC 10-2967] 'fcw' is not a task [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:41]
ERROR: [VRFC 10-2865] module 'sine_dds' ignored due to previous errors [C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency/sine_wave_miscircuitos_variable_frequency.srcs/sources_1/new/sine_dds.v:2]
