# VerilogHDL-Codes
It includes Synthesizable Verilog Source Codes(DUT), Test-bench and simulation results. 


  -[N Bit ALU](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/ALU_N-BitALU)
  
  -[Clock_Divide_by9](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/Clock_Divide_by9%20Using_DFF)
  
  -[Counter](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/Counter)  
  
  -[Counter+BCD](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/Counter%2BBCD)  
  
  -[Ripple_Counter_Encoder](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/Ripple_Counter_Encoder)
  
  -[Asynchronous FIFO](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/Asynchronous%20FIFO)
  
  -[FSM_Mealy](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Mealy)
  
  -[FSM_Mealy_Using_TASK_for_validation](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Mealy_Using_TASK_for_validation)

  -[FSM_Mealy_Test_Automation_Using_perl](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Mealy_Test_Automation_Using_perl)
  
  -[FSM_Moore](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Moore)
  
  -[FSM_Moore_Using_TASK_for_validation](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Moore_Using_TASK_for_validation)

  -[FSM_Moore_Test_Automation_Using_perl](https://github.com/mihir8181/VerilogHDL-Codes/tree/master/FSM_Moore_Test_Automation_Using%20Perl)
  
