Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_mm_bridge_FPGA_Slave.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_mm_bridge_FPGA_Slave --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: "Transforming system: KBandIPsubPro_mm_bridge_FPGA_Slave"
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: "Naming system components in system: KBandIPsubPro_mm_bridge_FPGA_Slave"
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: "Processing generation queue"
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: "Generating: KBandIPsubPro_mm_bridge_FPGA_Slave"
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: "Generating: KBandIPsubPro_mm_bridge_FPGA_Slave_altera_avalon_mm_bridge_191_x6qdesi"
Info: KBandIPsubPro_mm_bridge_FPGA_Slave: Done "KBandIPsubPro_mm_bridge_FPGA_Slave" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
