Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 326 differs from formal bit length 365 for port 'out' [C:/Users/adiso/OneDrive/Desktop/Workspace/Karatsuba_Multiplier/Karatsuba_Multiplier.srcs/sources_1/new/multiplier_tb.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.km_1
Compiling module xil_defaultlib.km_2
Compiling module xil_defaultlib.km_5
Compiling module xil_defaultlib.km_10
Compiling module xil_defaultlib.km_20
Compiling module xil_defaultlib.km_40
Compiling module xil_defaultlib.km_81
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
