$date
	Tue Oct 31 22:52:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mealy $end
$var wire 1 ! start_c $end
$var wire 1 " start_b $end
$var wire 1 # start_a $end
$var wire 1 $ done $end
$var reg 1 % clk $end
$var reg 1 & done_a $end
$var reg 1 ' done_b $end
$var reg 1 ( done_c $end
$var reg 1 ) reset $end
$var reg 1 * start $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & done_a $end
$var wire 1 ' done_b $end
$var wire 1 ( done_c $end
$var wire 1 ) reset $end
$var wire 1 * start $end
$var reg 1 $ done $end
$var reg 1 # start_a $end
$var reg 1 " start_b $end
$var reg 1 ! start_c $end
$var reg 2 + state [1:0] $end
$var reg 2 , state_nxt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
0*
0)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#5
0%
#10
1%
#11
1)
#15
0%
#20
1%
#21
b0 ,
b0 +
0)
#25
0%
#30
1%
#35
0%
#40
1%
#45
0%
#50
1%
#55
0%
#60
1%
#65
0%
#70
1%
#71
1#
b1 ,
1*
#75
0%
#80
1%
#81
0#
b1 +
0*
#85
0%
#90
1%
#95
0%
#100
1%
#105
0%
#110
1%
#115
0%
#120
1%
#125
0%
#130
1%
#131
1"
b10 ,
1&
#135
0%
#140
1%
#141
0"
b10 +
0&
#145
0%
#150
1%
#155
0%
#160
1%
#165
0%
#170
1%
#175
0%
#180
1%
#185
0%
#190
1%
#191
1!
b11 ,
1'
#195
0%
#200
1%
#201
0!
b11 +
0'
#205
0%
#210
1%
#215
0%
#220
1%
#225
0%
#230
1%
#235
0%
#240
1%
#245
0%
#250
1%
#251
1$
b0 ,
1(
#255
0%
#260
1%
#261
0$
b0 +
0(
#265
0%
#270
1%
#275
0%
#280
1%
#285
0%
#290
1%
#295
0%
#300
1%
#305
0%
#310
1%
#315
0%
#320
1%
#325
0%
#330
1%
#335
0%
#340
1%
#345
0%
#350
1%
#355
0%
#360
1%
