empirical evaluation features instruction set processor architectures paper presents methods empirical evaluation features instruction set processors  isps  isp features evaluated terms time saved feature   methods based analysis traces program executions  concept register life  troduced answer questions registers simultaneously  sufficient time time overhead number registers  reduced registers lives paper discusses problem  detecting desirable nonexisting instructions problems briefly discussed  experimental  results presented obtained analyzing programs running dec system isp cacm march lunde 