<table width="100%">
 <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Vitis™ In-Depth Tutorials</h1>
    </td>
 </tr>
</table>

<div align="center">
    <a href="http://www.youtube.com/watch?v=vFPNlcXAeWI">
    <img
    src="./Machine_Learning/Introduction/01-Workflows/images/intro_video.png">
    </a>
</div>

## </br>Unlocking a new design experience for all developers
The Vitis unified software platform enables the development of embedded software and accelerated applications on heterogeneous Xilinx platforms including FPGAs, SoCs, and Versal ACAPs. It provides a unified programming model for accelerating Edge, Cloud, and Hybrid computing applications.

Leverage integration with high-level frameworks, develop in C, C++, or Python using accelerated libraries or use RTL-based accelerators & low-level runtime APIs for more fine-grained control over implementation — Choose the level of abstraction you need.

## Tutorials

The Vitis In-Depth Tutorials takes users through the design methodology and programming model for deploying accelerated application on all Xilinx platforms.

<p align="center">
    <img src="./Machine_Learning/Introduction/01-Workflows/images/vitis-landing-graphic-boards-u50.png">
</p>

### [Introduction](./Getting_Started)
Start here! Learn the basics of the Vitis programming model by putting together your very first application. No experience necessary!

### [Machine Learning Tutorial](./Machine_Learning)
Learn how to use Vitis, Vitis-AI, and the Vitis accelerated libraries to implement a fully end-to-end accelerated application using purely software-defined flows - no hardware expertise required.

Use Vitis-AI to configure Xilinx hardware using the Tensorflow framework. Vitis-AI allows the user to quantize, compile, and deploy an inference model in a matter of minutes.

### [Acceleration Tutorial](./Hardware_Accelerators)
Learn how to use the Vitis core development kit to build, analyze, and optimize an accelerated algorithm developed in C++, OpenCL, and even low-level hardware description languages (HDLs) like Verilog and VHDL.

Learn how to use Vitis HLS, compiler, analyzer, and debugger to identify performance bottlenecks and make modifications to increase algorithm efficiency and performance using an Alveo card.

### [Platform Creation Tutorial](./Vitis_Platform_Creation)
Learn how to build custom platforms for Vitis to target your own boards, and how to modify and extend existing platforms.

Learn how to configure the platform hardware sources, construct the runtime software environment, add support for software and
hardware emulation, and more.

### [Xilinx Runtime (XRT) and Vitis System Optimization Tutorials](./Runtime_and_System_Optimization)
Learn how to optimize the CPU side of your application for efficient memory allocation, how to sequence system-level
events, and more.

On the back-end, learn how to control Vitis system-level topologies and low-level hardware implementation.

### [AI Engine Development Tutorials](./AI_Engine_Development)
Learn about the methodology for developing optimized accelerated applications, including architecting the application and developing the kernels.


<p align="center"><sup>Copyright&copy; 2020 Xilinx</sup></p>
