#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec  3 13:36:28 2024
# Process ID: 34640
# Current directory: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.runs/synth_1/main.vds
# Journal file: D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 430.449 ; gain = 98.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_proc' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:1]
	Parameter key_val_S1 bound to: 4'b0001 
	Parameter key_val_S2 bound to: 4'b0010 
	Parameter key_val_S3 bound to: 4'b0100 
	Parameter key_val_S4 bound to: 4'b1000 
	Parameter key_val_no bound to: 4'b1111 
	Parameter IDLE bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter UP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'time_proc' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/time_proc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'time_proc' (1#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/time_proc.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:82]
WARNING: [Synth 8-5788] Register date_reg in module key_proc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:87]
INFO: [Synth 8-6155] done synthesizing module 'key_proc' (2#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/key_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_proc' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/led_proc.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/led_proc.v:24]
INFO: [Synth 8-6155] done synthesizing module 'led_proc' (3#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/led_proc.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/main.v:49]
INFO: [Synth 8-6157] synthesizing module 'smg_ctrl' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/smg_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'smg_proc' [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/smg_proc.v:1]
	Parameter SEG_0 bound to: 8'b11000000 
	Parameter SEG_1 bound to: 8'b11111001 
	Parameter SEG_2 bound to: 8'b10100100 
	Parameter SEG_3 bound to: 8'b10110000 
	Parameter SEG_4 bound to: 8'b10011001 
	Parameter SEG_5 bound to: 8'b10010010 
	Parameter SEG_6 bound to: 8'b10000010 
	Parameter SEG_7 bound to: 8'b11111000 
	Parameter SEG_8 bound to: 8'b10000000 
	Parameter SEG_9 bound to: 8'b10010000 
	Parameter SEG_GANG bound to: 8'b10111111 
	Parameter SEG_MIE bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'smg_proc' (4#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/smg_proc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'smg_ctrl' (5#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/smg_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (6#1) [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/sources_1/new/main.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.129 ; gain = 153.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.129 ; gain = 153.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.129 ; gain = 153.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/constrs_1/new/key.xdc]
Finished Parsing XDC File [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/constrs_1/new/key.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.srcs/constrs_1/new/key.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.367 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.367 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 781.367 ; gain = 449.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 781.367 ; gain = 449.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 781.367 ; gain = 449.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'key_state_reg' in module 'key_proc'
INFO: [Synth 8-802] inferred FSM for state register 'key_val_reg' in module 'key_proc'
INFO: [Synth 8-5544] ROM "key_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_val" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "date" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_val" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smg_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                             0000
                    DOWN |                              010 |                             0001
                      UP |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_state_reg' using encoding 'one-hot' in module 'key_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             1111
                 iSTATE3 |                            00010 |                             0001
                 iSTATE2 |                            00100 |                             0010
                 iSTATE1 |                            01000 |                             0100
                 iSTATE0 |                            10000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'key_val_reg' using encoding 'one-hot' in module 'key_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 781.367 ; gain = 449.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module time_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module key_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module led_proc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module smg_proc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module smg_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'key_init/mode_reg[3]' (FDCE) to 'key_init/mode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_init/mode_reg[2] )
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[12]' (FDPE) to 'smg_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[16]' (FDPE) to 'smg_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[20]' (FDPE) to 'smg_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[24]' (FDPE) to 'smg_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[13]' (FDPE) to 'smg_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[17]' (FDPE) to 'smg_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[21]' (FDPE) to 'smg_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[25]' (FDPE) to 'smg_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[14]' (FDCE) to 'smg_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[18]' (FDCE) to 'smg_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[22]' (FDCE) to 'smg_tmp_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_tmp_reg[26] )
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[15]' (FDPE) to 'smg_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[19]' (FDPE) to 'smg_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'smg_tmp_reg[23]' (FDPE) to 'smg_tmp_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\smg_tmp_reg[27] )
INFO: [Synth 8-3886] merging instance 'led_init/led_tmp_reg[4]' (FDPE) to 'led_init/led_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_init/led_tmp_reg[5]' (FDPE) to 'led_init/led_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_init/led_tmp_reg[6]' (FDPE) to 'led_init/led_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_init/led_tmp_reg[2]' (FDPE) to 'led_init/led_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_init/led_tmp_reg[3]' (FDPE) to 'led_init/led_tmp_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 781.367 ; gain = 449.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 786.328 ; gain = 454.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 786.699 ; gain = 454.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |     6|
|4     |LUT2   |   238|
|5     |LUT3   |    25|
|6     |LUT4   |    32|
|7     |LUT5   |    37|
|8     |LUT6   |    61|
|9     |FDCE   |   132|
|10    |FDPE   |    17|
|11    |FDRE   |    11|
|12    |IBUF   |     6|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   640|
|2     |  key_init   |key_proc    |   337|
|3     |    key_time |time_proc_1 |   108|
|4     |  led_init   |led_proc    |   114|
|5     |    led_tim  |time_proc_0 |   107|
|6     |  smg_init   |smg_ctrl    |   138|
|7     |    smg_time |time_proc   |   108|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 827.832 ; gain = 200.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 827.832 ; gain = 495.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 827.832 ; gain = 508.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.832 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/008_key_smg/007_key.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 13:36:51 2024...
