/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [28:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [28:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_6z;
  wire [37:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire [60:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [24:0] _00_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 25'h0000000;
    else _00_ <= celloutsig_0_3z[27:3];
  assign out_data[56:32] = _00_;
  assign celloutsig_0_0z = in_data[81] ? { in_data[83:82], 1'h1, in_data[80:55] } : in_data[67:39];
  assign celloutsig_0_6z = in_data[46] ? in_data[39:26] : in_data[16:3];
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? in_data[190:130] : { celloutsig_1_0z[29:7], 1'h1, celloutsig_1_0z[36:0] };
  assign celloutsig_1_5z = celloutsig_1_0z[37] ? celloutsig_1_3z[16:13] : celloutsig_1_2z[3:0];
  assign celloutsig_1_12z = celloutsig_1_0z[20] ? { in_data[161], celloutsig_1_9z[2], in_data[161], celloutsig_1_9z[2:0] } : in_data[130:125];
  assign celloutsig_1_2z = - in_data[109:105];
  assign celloutsig_0_1z = - celloutsig_0_0z[17:12];
  assign celloutsig_1_18z = - celloutsig_1_12z[5:1];
  assign celloutsig_1_19z = - celloutsig_1_0z[32:29];
  assign celloutsig_0_3z = celloutsig_0_0z ^ { in_data[94:81], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[186:149] ^ in_data[136:99];
  assign celloutsig_0_2z = celloutsig_0_0z[13:5] ^ celloutsig_0_0z[14:6];
  assign celloutsig_1_9z[2:0] = celloutsig_1_5z[3:1] ^ in_data[160:158];
  assign celloutsig_1_9z[3] = in_data[161];
  assign { out_data[132:128], out_data[99:96], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
