nvm3:
CPU:
  registers:
    8 bit:
      A, B, C, D
    32 bit:
      AX,BX,CX,DX
    64 bit:
      AXX,BXX,CXX,DXX
    Pointer registers:
      IP, SP, BP, HP, SI, DI
    CMP Registers:
      EQ, GT
    Paging registers:
      PE,MD
  Caches:
    Data cache,
    Page directory,
    Page table,
  nvm3 instruction (4 byte):
    byte: opcode
    4 bit: addressing mode
    4 bit: flags
    byte: register
    int: data

Instructions:
mov:
  mov r, r
  mov r, [a]
  mov r, [r]
  mov r, v
  mov [r], r
  mov [r], [r]
  mov [a], r

jump (uses addressing modes from mov):
  jmp adr
  je adr
  jn adr
  jlt adr
  jle adr
  jgt adr
  jge adr
  jz adr
  jnz adr
  jp adr
  jnp adr

cmp:
  cmpb r, r
  cmpdw r, r
  cmpqw r, r

math:
  add r, r
  sub r, r
  mul r, r
  div r, r
  neg r
  inc r
  dec r

interupts:
  int i
  swi i
  rsi i

bus io:
  out p, r
  out p, v
  in  p, r
