#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 26 23:48:54 2025
# Process ID: 4244
# Current directory: C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.runs/synth_1
# Command line: vivado.exe -log top_all.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_all.tcl
# Log file: C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.runs/synth_1/top_all.vds
# Journal file: C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.runs/synth_1\vivado.jou
# Running On: BOOK-CTJOQLMG70, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 16739 MB
#-----------------------------------------------------------
source top_all.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 429.820 ; gain = 94.020
Command: read_checkpoint -auto_incremental -incremental C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/utils_1/imports/synth_1/top_sensor.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/utils_1/imports/synth_1/top_sensor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_all -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1238.117 ; gain = 408.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_all' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/top_all.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_fsm' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:208]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:250]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:208]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:86]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:86]
INFO: [Synth 8-6157] synthesizing module 'tick_9600hz' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:305]
INFO: [Synth 8-6155] done synthesizing module 'tick_9600hz' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:305]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:346]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:382]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:382]
INFO: [Synth 8-6157] synthesizing module 'fifo_cu' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:440]
INFO: [Synth 8-6155] done synthesizing module 'fifo_cu' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:403]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:346]
INFO: [Synth 8-6157] synthesizing module 'data_save' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:179]
INFO: [Synth 8-6155] done synthesizing module 'data_save' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:179]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_cu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_cu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'uart_fsm' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_fsm.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_sensor' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:3]
INFO: [Synth 8-6157] synthesizing module 'sensor_cu' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:87]
INFO: [Synth 8-6155] done synthesizing module 'sensor_cu' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:48]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/imports/Source/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/imports/Source/btn_debounce.v:25]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/imports/Source/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_1us' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:131]
INFO: [Synth 8-6155] done synthesizing module 'tick_1us' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:131]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:73]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:73]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:56]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:56]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:96]
INFO: [Synth 8-226] default block is never used [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:101]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:96]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:111]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:111]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:147]
INFO: [Synth 8-226] default block is never used [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:152]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:147]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_sensor' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/imports/sources_1/new/top_sensor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_all' (0#1) [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/top_all.v:3]
WARNING: [Synth 8-6014] Unused sequential element trigger_counter_reg was removed.  [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/sources_1/new/uart_cu.v:84]
WARNING: [Synth 8-7129] Port btn_start in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[7] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[6] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[5] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[4] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[3] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[2] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[1] in module uart_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_data_in[0] in module uart_fsm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.457 ; gain = 503.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.457 ; gain = 503.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1332.457 ; gain = 503.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1332.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_all_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_all_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1437.070 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_cu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sensor_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                             0000
                   START |                               01 |                             0001
              DATA_STATE |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
                   START |                               01 |                               01
              DATA_STATE |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_CHECK |                               01 |                               01
               S_TRIGGER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   START |                              001 |                             0001
                    WAIT |                              010 |                             0010
                    DATA |                              011 |                             0011
                  iSTATE |                              100 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sensor_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (U_TOP_SENSOR/U_senor_cu/FSM_sequential_state_reg[2]) is unused and will be removed from module top_all.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------+-----------+----------------------+-------------+
|top_all     | U_UART/FIFO_RX/uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top_all     | U_UART/FIFO_TX/uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------+-----------+----------------------+-------------+
|top_all     | U_UART/FIFO_RX/uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top_all     | U_UART/FIFO_TX/uregister/ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    60|
|3     |LUT1     |    22|
|4     |LUT2     |   154|
|5     |LUT3     |    86|
|6     |LUT4     |   104|
|7     |LUT5     |    62|
|8     |LUT6     |   128|
|9     |RAM32M   |     2|
|10    |RAM32X1D |     4|
|11    |FDCE     |   143|
|12    |FDPE     |     2|
|13    |FDRE     |     8|
|14    |IBUF     |     5|
|15    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1437.070 ; gain = 503.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1437.070 ; gain = 607.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1437.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 2f003e82
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1437.070 ; gain = 983.375
INFO: [Common 17-1381] The checkpoint 'C:/working_verilog/harman_FPGA/project3_sensor1/project3_sensor1.runs/synth_1/top_all.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_all_utilization_synth.rpt -pb top_all_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 23:49:32 2025...
