$date
	Thu Dec 01 15:42:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_gate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$scope module not1 $end
$var wire 1 # a $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#3
0!
1"
1#
