# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/casey/Desktop/Class\ Stuff/EE\ 469/lab1 {C:/Users/casey/Desktop/Class Stuff/EE 469/lab1/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:34 on Apr 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/Desktop/Class Stuff/EE 469/lab1" C:/Users/casey/Desktop/Class Stuff/EE 469/lab1/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:04:34 on Apr 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fullAdder_testbench
# vsim work.fullAdder_testbench 
# Start time: 10:05:30 on Apr 03,2023
# Loading sv_std.std
# Loading work.fullAdder_testbench
# Loading work.fullAdder
add wave -position end  sim:/fullAdder_testbench/i
add wave -position end  sim:/fullAdder_testbench/A
add wave -position end  sim:/fullAdder_testbench/B
add wave -position end  sim:/fullAdder_testbench/cin
add wave -position end  sim:/fullAdder_testbench/sum
add wave -position end  sim:/fullAdder_testbench/cout
run -all
# ** Note: $stop    : C:/Users/casey/Desktop/Class Stuff/EE 469/lab1/fullAdder.sv(24)
#    Time: 80 ps  Iteration: 0  Instance: /fullAdder_testbench
# Break in Module fullAdder_testbench at C:/Users/casey/Desktop/Class Stuff/EE 469/lab1/fullAdder.sv line 24
# End time: 10:13:16 on Apr 03,2023, Elapsed time: 0:07:46
# Errors: 0, Warnings: 0
