
map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "vivaz_driver_reva_impl1.ngd" -o "vivaz_driver_reva_impl1_map.ncd" -pr "vivaz_driver_reva_impl1.prf" -mp "vivaz_driver_reva_impl1.mrp" -lpf "Z:/GITHUB/Lattice/Vivaz driver Rev A/impl1/vivaz_driver_reva_impl1.lpf" -lpf "Z:/GITHUB/Lattice/Vivaz driver Rev A/vivaz_driver_reva.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: vivaz_driver_reva_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     41 out of  7209 (1%)
      PFU registers:           41 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        45 out of  3432 (1%)
      SLICEs as Logic/ROM:     45 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          9 out of  3432 (0%)
   Number of LUT4s:         78 out of  6864 (1%)
      Number used as logic LUTs:         60
      Number used as distributed RAM:     0
      Number used as ripple logic:       18
      Number used as shift registers:     0
   Number of PIO sites used: 28 + 4(JTAG) out of 115 (28%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  14
     Net n272_generated_3: 1 loads, 1 rising, 0 falling (Driver: i512_3_lut_rep_11_4_lut_4_lut )
     Net clk133: 10 loads, 10 rising, 0 falling (Driver: inst_clk )
     Net FSM_lcd_arbiter_3_N_82_0: 1 loads, 1 rising, 0 falling (Driver: i524_1_lut_3_lut_4_lut )
     Net n272_generated_1: 1 loads, 1 rising, 0 falling (Driver: i487_2_lut_rep_14_2_lut_3_lut )
     Net lcd_reset_N_167: 1 loads, 1 rising, 0 falling (Driver: i695/GATE )
     Net n272_generated_9: 1 loads, 1 rising, 0 falling (Driver: FSM_lcd_arbiter_2__bdd_4_lut_rep_20 )
     Net n272_generated_2: 1 loads, 1 rising, 0 falling (Driver: i508_2_lut_rep_13_2_lut_3_lut )
     Net n272_generated_4: 1 loads, 1 rising, 0 falling (Driver: i510_3_lut_rep_9_4_lut_4_lut )
     Net n272_generated_5: 1 loads, 1 rising, 0 falling (Driver: i506_2_lut_rep_12_2_lut_3_lut )
     Net lcd_sender_payload_15__N_2[6]: 1 loads, 1 rising, 0 falling (Driver: i519_3_lut_4_lut_4_lut )
     Net n272_generated_6: 1 loads, 1 rising, 0 falling (Driver: i507_2_lut_rep_19_2_lut_3_lut )
     Net n272_generated_7: 1 loads, 1 rising, 0 falling (Driver: FSM_lcd_arbiter_3__I_0_164_Mux_1_i15_4_lut_rep_18_4_lut )
     Net n272_generated_8: 1 loads, 1 rising, 0 falling (Driver: i502_3_lut_rep_16_4_lut )
     Net n272_generated_10: 1 loads, 1 rising, 0 falling (Driver: i511_3_lut_rep_10_4_lut_4_lut )
   Number of Clock Enables:  2
     Net clk133_enable_9: 5 loads, 5 LSLICEs
     Net clk133_enable_8: 1 loads, 1 LSLICEs
   Number of LSRs:  25
     Net n272_generated_3: 1 loads, 1 LSLICEs
     Net FSM_lcd_arbiter_3_N_82_0: 1 loads, 1 LSLICEs
     Net n1052: 1 loads, 1 LSLICEs
     Net n272_generated_1: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_77: 1 loads, 1 LSLICEs
     Net lcd_reset_N_167: 2 loads, 2 LSLICEs
     Net clk133_enable_8: 4 loads, 4 LSLICEs
     Net n272_generated_9: 1 loads, 1 LSLICEs
     Net n272_generated_2: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_74: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_71: 1 loads, 1 LSLICEs
     Net n272_generated_4: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_68: 1 loads, 1 LSLICEs
     Net n272_generated_5: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_65: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_2[6]: 1 loads, 1 LSLICEs
     Net n272_generated_6: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_59: 1 loads, 1 LSLICEs
     Net n272_generated_7: 1 loads, 1 LSLICEs
     Net FSM_lcd_arbiter_3__N_97: 1 loads, 1 LSLICEs
     Net n272_generated_8: 1 loads, 1 LSLICEs
     Net FSM_lcd_arbiter_3__N_94: 1 loads, 1 LSLICEs
     Net FSM_lcd_arbiter_3__N_91: 1 loads, 1 LSLICEs
     Net n272_generated_10: 1 loads, 1 LSLICEs
     Net lcd_sender_payload_15__N_80: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n1062: 17 loads
     Net n703: 15 loads
     Net n1061: 11 loads
     Net n1063: 11 loads
     Net n1060: 10 loads
     Net n1050: 7 loads
     Net clk133_enable_8: 6 loads
     Net clk133_enable_9: 5 loads
     Net n1059: 3 loads
     Net n1065: 3 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 54 MB

Dumping design to file vivaz_driver_reva_impl1_map.ncd.

ncd2vdb "vivaz_driver_reva_impl1_map.ncd" ".vdbs/vivaz_driver_reva_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

mpartrce -p "vivaz_driver_reva_impl1.p2t" -f "vivaz_driver_reva_impl1.p3t" -tf "vivaz_driver_reva_impl1.pt" "vivaz_driver_reva_impl1_map.ncd" "vivaz_driver_reva_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "vivaz_driver_reva_impl1_map.ncd"
Thu May 19 10:33:47 2016

PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF vivaz_driver_reva_impl1_map.ncd vivaz_driver_reva_impl1.dir/5_1.ncd vivaz_driver_reva_impl1.prf
Preference file: vivaz_driver_reva_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file vivaz_driver_reva_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   28+4(JTAG)/336     10% used
                  28+4(JTAG)/115     28% bonded

   SLICE             45/3432          1% used

   GSR                1/1           100% used
   OSC                1/1           100% used


16 potential circuit loops found in timing analysis.
Number of Signals: 122
Number of Connections: 284

Pin Constraint Summary:
   28 out of 28 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk133 (driver: inst_clk, clk load #: 10)


No signal is selected as secondary clock.

Signal lcd_sender_payload_15__N_2[6] is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 15845.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  15825
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk133" from OSC on comp "inst_clk" on site "OSC", clk load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   28 + 4(JTAG) out of 336 (9.5%) PIO sites used.
   28 + 4(JTAG) out of 115 (27.8%) bonded PIO sites used.
   Number of PIO comps: 28; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 20 / 29 ( 68%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file vivaz_driver_reva_impl1.dir/5_1.ncd.

16 potential circuit loops found in timing analysis.
0 connections routed; 284 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n272_generated_3 loads=2 clock_loads=1&#xA;   Signal=FSM_lcd_arbiter_3_N_82_0 loads=2 clock_loads=1&#xA;   Signal=n272_generated_1 loads=2 clock_loads=1&#xA;   Signal=lcd_reset_N_167 loads=3 clock_loads=1&#xA;   Signal=n272_generated_9 loads=2 clock_loads=1&#xA;   Signal=n272_generated_2 loads=2 clock_loads=1&#xA;   Signal=n272_generate   ....   s=2 clock_loads=1&#xA;   Signal=n272_generated_7 loads=2 clock_loads=1&#xA;   Signal=n272_generated_8 loads=2 clock_loads=1&#xA;   Signal=n272_generated_10 loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 10:33:51 05/19/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

16 potential circuit loops found in timing analysis.
Start NBR special constraint process at 10:33:51 05/19/16

Start NBR section for initial routing at 10:33:51 05/19/16
Level 4, iteration 1
21(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:33:52 05/19/16
Level 4, iteration 1
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 2
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 6
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 7
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 8
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 9
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 10
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 10:33:52 05/19/16
16 potential circuit loops found in timing analysis.
16 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 10:33:52 05/19/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 42.481ns/0.000ns; real time: 5 secs 

Start NBR section for post-routing at 10:33:52 05/19/16
16 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 42.481ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n272_generated_3 loads=2 clock_loads=1&#xA;   Signal=FSM_lcd_arbiter_3_N_82_0 loads=2 clock_loads=1&#xA;   Signal=n272_generated_1 loads=2 clock_loads=1&#xA;   Signal=lcd_reset_N_167 loads=3 clock_loads=1&#xA;   Signal=n272_generated_9 loads=2 clock_loads=1&#xA;   Signal=n272_generated_2 loads=2 clock_loads=1&#xA;   Signal=n272_generate   ....   s=2 clock_loads=1&#xA;   Signal=n272_generated_7 loads=2 clock_loads=1&#xA;   Signal=n272_generated_8 loads=2 clock_loads=1&#xA;   Signal=n272_generated_10 loads=2 clock_loads=1"  />

16 potential circuit loops found in timing analysis.
16 potential circuit loops found in timing analysis.
16 potential circuit loops found in timing analysis.
Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  284 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file vivaz_driver_reva_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 42.481
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "vivaz_driver_reva_impl1.t2b" -w "vivaz_driver_reva_impl1.ncd" "vivaz_driver_reva_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file vivaz_driver_reva_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_31" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_33" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_35" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_37" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_38" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_40" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_41" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_42" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_43" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_47" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_48" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_49" arg1="REG0"  />
    <postMsg mid="71011198" type="Warning" dynamic="2" navigation="0" arg0="SLICE_51" arg1="REG0"  />
DRC detected 0 errors and 13 warnings.
Reading Preference File from vivaz_driver_reva_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "vivaz_driver_reva_impl1.bit".
