{
  "processor": "K1801VM1",
  "manufacturer": "Angstrem (Soviet Union)",
  "year": 1980,
  "schema_version": "1.0",
  "source": "BK-0010 technical documentation; DEC PDP-11 Architecture Handbook cross-reference",
  "timing_notes": "Soviet single-chip PDP-11 compatible microprocessor. 16-bit data bus, 16-bit address bus (64KB). PDP-11 instruction set with single-chip implementation. Used in BK-0010/BK-0011 home computers and DVK desktop systems. 5 MHz clock. Cycle counts are clock cycles, not T-states.",
  "instruction_count": 72,
  "instructions": [
    {"mnemonic": "MOV", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move word register to register"},
    {"mnemonic": "MOV", "operands": "R,(R)", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "NZV", "notes": "Move register to memory via register indirect"},
    {"mnemonic": "MOV", "operands": "(R),R", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "NZV", "notes": "Move memory to register"},
    {"mnemonic": "MOV", "operands": "#imm,R", "bytes": 4, "cycles": 5, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV", "notes": "Move immediate to register"},
    {"mnemonic": "MOV", "operands": "addr,R", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "NZV", "notes": "Move from absolute address to register"},
    {"mnemonic": "MOV", "operands": "R,addr", "bytes": 4, "cycles": 7, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "NZV", "notes": "Move register to absolute address"},
    {"mnemonic": "MOVB", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move byte"},
    {"mnemonic": "CLR", "operands": "R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Clear (set to 0)"},
    {"mnemonic": "CLR", "operands": "(R)", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "NZVC", "notes": "Clear memory"},
    {"mnemonic": "SWAB", "operands": "R", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Swap bytes"},
    {"mnemonic": "ADD", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add word"},
    {"mnemonic": "ADD", "operands": "(R),R", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "NZVC", "notes": "Add memory to register"},
    {"mnemonic": "ADD", "operands": "#imm,R", "bytes": 4, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Add immediate"},
    {"mnemonic": "SUB", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract word"},
    {"mnemonic": "SUB", "operands": "(R),R", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "NZVC", "notes": "Subtract memory from register"},
    {"mnemonic": "CMP", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Compare"},
    {"mnemonic": "CMP", "operands": "#imm,R", "bytes": 4, "cycles": 5, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Compare immediate"},
    {"mnemonic": "INC", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Increment"},
    {"mnemonic": "DEC", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Decrement"},
    {"mnemonic": "NEG", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Negate (two's complement)"},
    {"mnemonic": "TST", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Test (set flags from operand)"},
    {"mnemonic": "BIC", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit clear (AND NOT)"},
    {"mnemonic": "BIS", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit set (OR)"},
    {"mnemonic": "BIT", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bit test (AND, set flags only)"},
    {"mnemonic": "XOR", "operands": "R,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Exclusive OR"},
    {"mnemonic": "ASL", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Arithmetic shift left"},
    {"mnemonic": "ASR", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Arithmetic shift right"},
    {"mnemonic": "ROL", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Rotate left through carry"},
    {"mnemonic": "ROR", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Rotate right through carry"},
    {"mnemonic": "ADC", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add carry"},
    {"mnemonic": "SBC", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract carry"},
    {"mnemonic": "COM", "operands": "R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Complement (one's complement)"},
    {"mnemonic": "MUL", "operands": "R,R", "bytes": 2, "cycles": 40, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Multiply (EIS); ~40 cycles on K1801VM1"},
    {"mnemonic": "DIV", "operands": "R,R", "bytes": 2, "cycles": 50, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Divide (EIS); ~50 cycles on K1801VM1"},
    {"mnemonic": "BR", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch unconditional"},
    {"mnemonic": "BNE", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if not equal (Z=0)"},
    {"mnemonic": "BEQ", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if equal (Z=1)"},
    {"mnemonic": "BPL", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if plus (N=0)"},
    {"mnemonic": "BMI", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if minus (N=1)"},
    {"mnemonic": "BCS", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if carry set"},
    {"mnemonic": "BCC", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if carry clear"},
    {"mnemonic": "BGT", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if greater than"},
    {"mnemonic": "BLE", "operands": "offset", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if less or equal"},
    {"mnemonic": "SOB", "operands": "R,offset", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Subtract one and branch if not zero"},
    {"mnemonic": "JMP", "operands": "(R)", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Jump indirect"},
    {"mnemonic": "JMP", "operands": "addr", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump absolute"},
    {"mnemonic": "JSR", "operands": "R,addr", "bytes": 4, "cycles": 7, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump to subroutine"},
    {"mnemonic": "JSR", "operands": "R,(R)", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Jump to subroutine indirect"},
    {"mnemonic": "RTS", "operands": "R", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "operands": "", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "RTT", "operands": "", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from trap"},
    {"mnemonic": "TRAP", "operands": "", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Trap instruction"},
    {"mnemonic": "EMT", "operands": "", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Emulator trap"},
    {"mnemonic": "IOT", "operands": "", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "I/O trap"},
    {"mnemonic": "BPT", "operands": "", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Breakpoint trap"},
    {"mnemonic": "HALT", "operands": "", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt processor"},
    {"mnemonic": "WAIT", "operands": "", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Wait for interrupt"},
    {"mnemonic": "NOP", "operands": "", "bytes": 2, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation (opcode 000240)"},
    {"mnemonic": "CLC", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Clear carry"},
    {"mnemonic": "CLV", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "V", "notes": "Clear overflow"},
    {"mnemonic": "CLZ", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z", "notes": "Clear zero"},
    {"mnemonic": "CLN", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "N", "notes": "Clear negative"},
    {"mnemonic": "SEC", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry"},
    {"mnemonic": "SEV", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "V", "notes": "Set overflow"},
    {"mnemonic": "SEZ", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z", "notes": "Set zero"},
    {"mnemonic": "SEN", "operands": "", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "implied", "flags_affected": "N", "notes": "Set negative"},
    {"mnemonic": "RESET", "operands": "", "bytes": 2, "cycles": 20, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Reset external devices"},
    {"mnemonic": "MARK", "operands": "n", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Cleanup subroutine parameters"}
  ]
}
