 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mvm_uart_system
Version: W-2024.09-SP2
Date   : Sat Mar 29 20:26:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n563 (net)                                          1        0.541               0.000      0.449 f
  U631/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net)     2      0.836               0.000      1.339 r
  U1697/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1355 (net)                                         1        0.553               0.000      1.588 f
  U1698/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[3] (net)     3      1.213               0.000      1.772 r
  U1702/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1358 (net)                                         1        0.498               0.000      1.992 f
  U1704/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[10] (net)     3     1.213               0.000      5.223 r
  U1686/Y (NAND2X0_HVT)                                                  0.148     0.255      5.478 f
  n1348 (net)                                         1        0.498               0.000      5.478 f
  U1687/Y (NAND3X0_HVT)                                                  0.163     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[11] (net)     3     1.213               0.000      5.664 r
  U1692/Y (NAND2X0_HVT)                                                  0.152     0.224      5.888 f
  n1352 (net)                                         1        0.553               0.000      5.888 f
  U1693/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.412 r
  AXIS_MVM_MATVEC_N2030 (net)                         1        0.485               0.000      9.412 r
  AXIS_MVM_MATVEC_U77/Y (AO22X1_HVT)                                     0.145     0.356      9.768 r
  AXIS_MVM_MATVEC_n141 (net)                          1        0.503               0.000      9.768 r
  AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                           9.768

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.768
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_7__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2713/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1928/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1509 (net)                                      1        0.553               0.000      1.576 f
  U354/Y (NAND3X0_HVT)                                                0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1933/Y (NAND2X0_HVT)                                               0.152     0.224      1.997 f
  n1513 (net)                                      1        0.553               0.000      1.997 f
  U1934/Y (NAND3X0_HVT)                                               0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     3     1.213               0.000      5.226 r
  U1917/Y (NAND2X0_HVT)                                               0.146     0.255      5.481 f
  n1501 (net)                                      1        0.498               0.000      5.481 f
  U1919/Y (NAND3X0_HVT)                                               0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     3     1.213               0.000      5.666 r
  U1922/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1505 (net)                                      1        0.498               0.000      5.886 f
  U1924/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N2049 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U58/Y (AO22X1_HVT)                                  0.145     0.356      9.768 r
  AXIS_MVM_MATVEC_n122 (net)                       1        0.503               0.000      9.768 r
  AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.768 r
  data arrival time                                                                        9.768

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.768
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2685/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1844/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1453 (net)                                         1        0.553               0.000      1.576 f
  U353/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1849/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1457 (net)                                         1        0.553               0.000      1.997 f
  U1850/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[10] (net)     3     1.213               0.000      5.226 r
  U1833/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1445 (net)                                         1        0.498               0.000      5.481 f
  U1835/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[11] (net)     3     1.213               0.000      5.666 r
  U1838/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1449 (net)                                         1        0.498               0.000      5.886 f
  U1840/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1285 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U918/Y (AO22X1_HVT)                                    0.145     0.356      9.768 r
  AXIS_MVM_MATVEC_n958 (net)                          1        0.503               0.000      9.768 r
  AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                           9.768

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.768
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_1__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2654/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1760/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1397 (net)                                      1        0.553               0.000      1.576 f
  U352/Y (NAND3X0_HVT)                                                0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1765/Y (NAND2X0_HVT)                                               0.152     0.224      1.997 f
  n1401 (net)                                      1        0.553               0.000      1.997 f
  U1766/Y (NAND3X0_HVT)                                               0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     3     1.213               0.000      5.226 r
  U1749/Y (NAND2X0_HVT)                                               0.146     0.255      5.481 f
  n1389 (net)                                      1        0.498               0.000      5.481 f
  U1751/Y (NAND3X0_HVT)                                               0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     3     1.213               0.000      5.666 r
  U1754/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1393 (net)                                      1        0.498               0.000      5.886 f
  U1756/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N521 (net)                       1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1778/Y (AO22X1_HVT)                                0.145     0.356      9.768 r
  AXIS_MVM_MATVEC_n1794 (net)                      1        0.503               0.000      9.768 r
  AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.768 r
  data arrival time                                                                        9.768

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.768
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_5__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2689/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1589/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1285 (net)                                         1        0.553               0.000      1.576 f
  U357/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1594/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1289 (net)                                         1        0.553               0.000      1.997 f
  U1595/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[10] (net)     3     1.213               0.000      5.226 r
  U1578/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1277 (net)                                         1        0.498               0.000      5.481 f
  U1580/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[11] (net)     3     1.213               0.000      5.666 r
  U1583/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1281 (net)                                         1        0.498               0.000      5.886 f
  U1585/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  U42/Y (XOR3X2_HVT)                                                     0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1470 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U701/Y (AO22X1_HVT)                                    0.145     0.356      9.768 r
  AXIS_MVM_MATVEC_n749 (net)                          1        0.503               0.000      9.768 r
  AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.768 r
  data arrival time                                                                           9.768

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.768
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_3__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2668/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1505/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1229 (net)                                         1        0.553               0.000      1.576 f
  U356/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1510/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1233 (net)                                         1        0.553               0.000      1.997 f
  U1511/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[10] (net)     3     1.213               0.000      5.226 r
  U1494/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1221 (net)                                         1        0.498               0.000      5.481 f
  U1496/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[11] (net)     3     1.213               0.000      5.666 r
  U1500/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1226 (net)                                         1        0.498               0.000      5.886 f
  U1501/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N948 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1287/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1319 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_1__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2648/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1421/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1173 (net)                                         1        0.553               0.000      1.576 f
  U355/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1426/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1177 (net)                                         1        0.553               0.000      1.997 f
  U1427/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     3     1.213               0.000      5.226 r
  U1410/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1165 (net)                                         1        0.498               0.000      5.481 f
  U1412/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     3     1.213               0.000      5.666 r
  U1416/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1170 (net)                                         1        0.498               0.000      5.886 f
  U1417/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N426 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1873/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1889 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_7__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2710/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1674/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1340 (net)                                         1        0.553               0.000      1.576 f
  U1676/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1680/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1344 (net)                                         1        0.498               0.000      1.993 f
  U1682/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[10] (net)     3     1.213               0.000      5.224 r
  U1663/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1333 (net)                                         1        0.553               0.000      5.483 f
  U1665/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[11] (net)     3     1.201               0.000      5.667 r
  U1669/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1337 (net)                                         1        0.498               0.000      5.886 f
  U1671/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1992 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U115/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n179 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_6__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2700/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[2] (net)     3      1.404               0.000      1.358 r
  U1630/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1312 (net)                                         1        0.553               0.000      1.576 f
  U1632/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[3] (net)     3      1.213               0.000      1.773 r
  U1636/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1316 (net)                                         1        0.498               0.000      1.993 f
  U1638/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[10] (net)     3     1.213               0.000      5.224 r
  U1620/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1305 (net)                                         1        0.553               0.000      5.483 f
  U1622/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[11] (net)     3     1.201               0.000      5.667 r
  U1625/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1309 (net)                                         1        0.498               0.000      5.886 f
  U1627/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1731 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U408/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n464 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2679/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1546/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1256 (net)                                         1        0.553               0.000      1.576 f
  U1548/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1552/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1260 (net)                                         1        0.498               0.000      1.993 f
  U1554/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[10] (net)     3     1.213               0.000      5.224 r
  U1536/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1249 (net)                                         1        0.553               0.000      5.483 f
  U1538/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[11] (net)     3     1.201               0.000      5.667 r
  U1541/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1253 (net)                                         1        0.498               0.000      5.886 f
  U1543/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1209 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U994/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1034 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_2__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2658/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[2] (net)     3      1.404               0.000      1.358 r
  U1462/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1200 (net)                                         1        0.553               0.000      1.576 f
  U1464/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[3] (net)     3      1.213               0.000      1.773 r
  U1468/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1204 (net)                                         1        0.498               0.000      1.993 f
  U1470/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[10] (net)     3     1.213               0.000      5.224 r
  U1452/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1193 (net)                                         1        0.553               0.000      5.483 f
  U1454/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[11] (net)     3     1.201               0.000      5.667 r
  U1457/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1197 (net)                                         1        0.498               0.000      5.886 f
  U1459/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N687 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1580/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1604 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2636/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1378/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1144 (net)                                         1        0.553               0.000      1.576 f
  U1380/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1384/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1148 (net)                                         1        0.498               0.000      1.993 f
  U1386/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1368/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1137 (net)                                         1        0.553               0.000      5.483 f
  U1370/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[11] (net)     3     1.201               0.000      5.667 r
  U1373/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1141 (net)                                         1        0.498               0.000      5.886 f
  U1375/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N165 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U2166/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n2174 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_5__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2696/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1885/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1480 (net)                                      1        0.553               0.000      1.576 f
  U1887/Y (NAND3X0_HVT)                                               0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1891/Y (NAND2X0_HVT)                                               0.146     0.220      1.993 f
  n1484 (net)                                      1        0.498               0.000      1.993 f
  U1893/Y (NAND3X0_HVT)                                               0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[10] (net)     3     1.213               0.000      5.224 r
  U1875/Y (NAND2X0_HVT)                                               0.153     0.259      5.483 f
  n1473 (net)                                      1        0.553               0.000      5.483 f
  U1877/Y (NAND3X0_HVT)                                               0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[11] (net)     3     1.201               0.000      5.667 r
  U1880/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1477 (net)                                      1        0.498               0.000      5.886 f
  U1882/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1565 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U606/Y (AO22X1_HVT)                                 0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n654 (net)                       1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_3__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2672/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1801/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1424 (net)                                      1        0.553               0.000      1.576 f
  U1803/Y (NAND3X0_HVT)                                               0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1807/Y (NAND2X0_HVT)                                               0.146     0.220      1.993 f
  n1428 (net)                                      1        0.498               0.000      1.993 f
  U1809/Y (NAND3X0_HVT)                                               0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[10] (net)     3     1.213               0.000      5.224 r
  U1791/Y (NAND2X0_HVT)                                               0.153     0.259      5.483 f
  n1417 (net)                                      1        0.553               0.000      5.483 f
  U1793/Y (NAND3X0_HVT)                                               0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[11] (net)     3     1.201               0.000      5.667 r
  U1796/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1421 (net)                                      1        0.498               0.000      5.886 f
  U1798/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1005 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1230/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1262 (net)                      1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2643/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1717/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1368 (net)                                         1        0.553               0.000      1.576 f
  U1719/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1723/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1372 (net)                                         1        0.498               0.000      1.993 f
  U1725/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1707/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1361 (net)                                         1        0.553               0.000      5.483 f
  U1709/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[11] (net)     3     1.201               0.000      5.667 r
  U1712/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1365 (net)                                         1        0.498               0.000      5.886 f
  U1714/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N241 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U2090/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n2098 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n562 (net)                                          1        0.541               0.000      0.449 f
  U630/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[2] (net)     2      0.836               0.000      1.339 r
  U1653/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1327 (net)                                         1        0.553               0.000      1.588 f
  U1654/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[3] (net)     3      1.213               0.000      1.772 r
  U1658/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1330 (net)                                         1        0.498               0.000      1.992 f
  U1660/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[10] (net)     3     1.213               0.000      5.223 r
  U1641/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1319 (net)                                         1        0.498               0.000      5.478 f
  U1643/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[11] (net)     3     1.213               0.000      5.664 r
  U1648/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1324 (net)                                         1        0.553               0.000      5.887 f
  U1649/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1769 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U370/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n426 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n561 (net)                                          1        0.541               0.000      0.449 f
  U629/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[2] (net)     2      0.836               0.000      1.339 r
  U1610/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1299 (net)                                         1        0.553               0.000      1.588 f
  U1611/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[3] (net)     3      1.213               0.000      1.772 r
  U1615/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1302 (net)                                         1        0.498               0.000      1.992 f
  U1617/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[10] (net)     3     1.213               0.000      5.223 r
  U1598/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1291 (net)                                         1        0.498               0.000      5.478 f
  U1600/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[11] (net)     3     1.213               0.000      5.664 r
  U1605/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1296 (net)                                         1        0.553               0.000      5.887 f
  U1606/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1508 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U663/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n711 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n560 (net)                                          1        0.541               0.000      0.449 f
  U628/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     2      0.836               0.000      1.339 r
  U1569/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1271 (net)                                         1        0.553               0.000      1.588 f
  U1570/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     3      1.213               0.000      1.772 r
  U1574/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1274 (net)                                         1        0.498               0.000      1.992 f
  U1576/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     3     1.213               0.000      5.223 r
  U1557/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1263 (net)                                         1        0.498               0.000      5.478 f
  U1559/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     3     1.213               0.000      5.664 r
  U1564/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1268 (net)                                         1        0.553               0.000      5.887 f
  U1565/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1247 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U956/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n996 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n559 (net)                                          1        0.541               0.000      0.449 f
  U627/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     2      0.836               0.000      1.339 r
  U1526/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1243 (net)                                         1        0.553               0.000      1.588 f
  U1527/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     3      1.213               0.000      1.772 r
  U1531/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1246 (net)                                         1        0.498               0.000      1.992 f
  U1533/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     3     1.213               0.000      5.223 r
  U1514/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1235 (net)                                         1        0.498               0.000      5.478 f
  U1516/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     3     1.213               0.000      5.664 r
  U1521/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1240 (net)                                         1        0.553               0.000      5.887 f
  U1522/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N986 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1249/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1281 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n558 (net)                                          1        0.541               0.000      0.449 f
  U626/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     2      0.836               0.000      1.339 r
  U1485/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1215 (net)                                         1        0.553               0.000      1.588 f
  U1486/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     3      1.213               0.000      1.772 r
  U1490/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1218 (net)                                         1        0.498               0.000      1.992 f
  U1492/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     3     1.213               0.000      5.223 r
  U1473/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1207 (net)                                         1        0.498               0.000      5.478 f
  U1475/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     3     1.213               0.000      5.664 r
  U1480/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1212 (net)                                         1        0.553               0.000      5.887 f
  U1481/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N725 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1542/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1566 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n557 (net)                                          1        0.541               0.000      0.449 f
  U625/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     2      0.836               0.000      1.339 r
  U1442/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1187 (net)                                         1        0.553               0.000      1.588 f
  U1443/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     3      1.213               0.000      1.772 r
  U1447/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1190 (net)                                         1        0.498               0.000      1.992 f
  U1449/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     3     1.213               0.000      5.223 r
  U1430/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1179 (net)                                         1        0.498               0.000      5.478 f
  U1432/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     3     1.213               0.000      5.664 r
  U1437/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1184 (net)                                         1        0.553               0.000      5.887 f
  U1438/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N464 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1835/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1851 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n556 (net)                                          1        0.541               0.000      0.449 f
  U624/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     2      0.836               0.000      1.339 r
  U1401/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1159 (net)                                         1        0.553               0.000      1.588 f
  U1402/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     3      1.213               0.000      1.772 r
  U1406/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1162 (net)                                         1        0.498               0.000      1.992 f
  U1408/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     3     1.213               0.000      5.223 r
  U1389/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1151 (net)                                         1        0.498               0.000      5.478 f
  U1391/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     3     1.213               0.000      5.664 r
  U1396/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1156 (net)                                         1        0.553               0.000      5.887 f
  U1397/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N203 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U2128/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n2136 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n555 (net)                                       1        0.541               0.000      0.449 f
  U623/Y (NOR2X0_HVT)                                                 0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     2      0.836               0.000      1.339 r
  U1949/Y (NAND2X0_HVT)                                               0.154     0.249      1.588 f
  n1523 (net)                                      1        0.553               0.000      1.588 f
  U1950/Y (NAND3X0_HVT)                                               0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     3      1.213               0.000      1.772 r
  U1954/Y (NAND2X0_HVT)                                               0.146     0.220      1.992 f
  n1526 (net)                                      1        0.498               0.000      1.992 f
  U1956/Y (NAND3X0_HVT)                                               0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     3     1.213               0.000      5.223 r
  U1937/Y (NAND2X0_HVT)                                               0.147     0.255      5.478 f
  n1515 (net)                                      1        0.498               0.000      5.478 f
  U1939/Y (NAND3X0_HVT)                                               0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     3     1.213               0.000      5.664 r
  U1944/Y (NAND2X0_HVT)                                               0.152     0.224      5.887 f
  n1520 (net)                                      1        0.553               0.000      5.887 f
  U1945/Y (NAND3X0_HVT)                                               0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N2087 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U20/Y (AO22X1_HVT)                                  0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n84 (net)                        1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n554 (net)                                          1        0.541               0.000      0.449 f
  U622/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     2      0.836               0.000      1.339 r
  U1908/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1495 (net)                                         1        0.553               0.000      1.588 f
  U1909/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     3      1.213               0.000      1.772 r
  U1913/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1498 (net)                                         1        0.498               0.000      1.992 f
  U1915/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     3     1.213               0.000      5.223 r
  U1896/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1487 (net)                                         1        0.498               0.000      5.478 f
  U1898/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     3     1.213               0.000      5.664 r
  U1903/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1492 (net)                                         1        0.553               0.000      5.887 f
  U1904/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1807 (net)                         1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U332/Y (AO22X1_HVT)                                    0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n388 (net)                          1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n553 (net)                                       1        0.541               0.000      0.449 f
  U621/Y (NOR2X0_HVT)                                                 0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     2      0.836               0.000      1.339 r
  U1865/Y (NAND2X0_HVT)                                               0.154     0.249      1.588 f
  n1467 (net)                                      1        0.553               0.000      1.588 f
  U1866/Y (NAND3X0_HVT)                                               0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     3      1.213               0.000      1.772 r
  U1870/Y (NAND2X0_HVT)                                               0.146     0.220      1.992 f
  n1470 (net)                                      1        0.498               0.000      1.992 f
  U1872/Y (NAND3X0_HVT)                                               0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     3     1.213               0.000      5.223 r
  U1853/Y (NAND2X0_HVT)                                               0.147     0.255      5.478 f
  n1459 (net)                                      1        0.498               0.000      5.478 f
  U1855/Y (NAND3X0_HVT)                                               0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     3     1.213               0.000      5.664 r
  U1860/Y (NAND2X0_HVT)                                               0.152     0.224      5.887 f
  n1464 (net)                                      1        0.553               0.000      5.887 f
  U1861/Y (NAND3X0_HVT)                                               0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1527 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U644/Y (AO22X1_HVT)                                 0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n692 (net)                       1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n552 (net)                                       1        0.541               0.000      0.449 f
  U620/Y (NOR2X0_HVT)                                                 0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     2      0.836               0.000      1.339 r
  U1824/Y (NAND2X0_HVT)                                               0.154     0.249      1.588 f
  n1439 (net)                                      1        0.553               0.000      1.588 f
  U1825/Y (NAND3X0_HVT)                                               0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     3      1.213               0.000      1.772 r
  U1829/Y (NAND2X0_HVT)                                               0.146     0.220      1.992 f
  n1442 (net)                                      1        0.498               0.000      1.992 f
  U1831/Y (NAND3X0_HVT)                                               0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     3     1.213               0.000      5.223 r
  U1812/Y (NAND2X0_HVT)                                               0.147     0.255      5.478 f
  n1431 (net)                                      1        0.498               0.000      5.478 f
  U1814/Y (NAND3X0_HVT)                                               0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     3     1.213               0.000      5.664 r
  U1819/Y (NAND2X0_HVT)                                               0.152     0.224      5.887 f
  n1436 (net)                                      1        0.553               0.000      5.887 f
  U1820/Y (NAND3X0_HVT)                                               0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N1043 (net)                      1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1192/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1224 (net)                      1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n551 (net)                                          1        0.541               0.000      0.449 f
  U619/Y (NOR2X0_HVT)                                                    0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     2      0.836               0.000      1.339 r
  U1781/Y (NAND2X0_HVT)                                                  0.154     0.249      1.588 f
  n1411 (net)                                         1        0.553               0.000      1.588 f
  U1782/Y (NAND3X0_HVT)                                                  0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     3      1.213               0.000      1.772 r
  U1786/Y (NAND2X0_HVT)                                                  0.146     0.220      1.992 f
  n1414 (net)                                         1        0.498               0.000      1.992 f
  U1788/Y (NAND3X0_HVT)                                                  0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     3     1.213               0.000      5.223 r
  U1769/Y (NAND2X0_HVT)                                                  0.147     0.255      5.478 f
  n1403 (net)                                         1        0.498               0.000      5.478 f
  U1771/Y (NAND3X0_HVT)                                                  0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     3     1.213               0.000      5.664 r
  U1776/Y (NAND2X0_HVT)                                                  0.152     0.224      5.887 f
  n1408 (net)                                         1        0.553               0.000      5.887 f
  U1777/Y (NAND3X0_HVT)                                                  0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N763 (net)                          1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1504/Y (AO22X1_HVT)                                   0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1528 (net)                         1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.767 r
  data arrival time                                                                           9.767

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.767
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n550 (net)                                       1        0.541               0.000      0.449 f
  U618/Y (NOR2X0_HVT)                                                 0.137     0.445      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     2      2.680               0.000      0.894 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.201     0.445      1.339 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     2      0.836               0.000      1.339 r
  U1740/Y (NAND2X0_HVT)                                               0.154     0.249      1.588 f
  n1383 (net)                                      1        0.553               0.000      1.588 f
  U1741/Y (NAND3X0_HVT)                                               0.163     0.184      1.772 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     3      1.213               0.000      1.772 r
  U1745/Y (NAND2X0_HVT)                                               0.146     0.220      1.992 f
  n1386 (net)                                      1        0.498               0.000      1.992 f
  U1747/Y (NAND3X0_HVT)                                               0.171     0.189      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.339               0.000      2.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.339               0.000      2.668 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.339               0.000      3.180 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.339               0.000      3.692 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.339               0.000      4.204 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.339               0.000      4.716 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.223 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     3     1.213               0.000      5.223 r
  U1728/Y (NAND2X0_HVT)                                               0.147     0.255      5.478 f
  n1375 (net)                                      1        0.498               0.000      5.478 f
  U1730/Y (NAND3X0_HVT)                                               0.164     0.186      5.664 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     3     1.213               0.000      5.664 r
  U1735/Y (NAND2X0_HVT)                                               0.152     0.224      5.887 f
  n1380 (net)                                      1        0.553               0.000      5.887 f
  U1736/Y (NAND3X0_HVT)                                               0.171     0.188      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[18] (net)     1     0.831               0.000      9.097 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.411 r
  AXIS_MVM_MATVEC_N483 (net)                       1        0.485               0.000      9.411 r
  AXIS_MVM_MATVEC_U1816/Y (AO22X1_HVT)                                0.145     0.356      9.767 r
  AXIS_MVM_MATVEC_n1832 (net)                      1        0.503               0.000      9.767 r
  AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.767 r
  data arrival time                                                                        9.767

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.767
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.770


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n505 (net)                                          1        0.541               0.000      0.449 f
  U575/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_1/CO (FADDX1_HVT)                0.220     0.452      1.320 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[2] (net)     1      1.339               0.000      1.320 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.832 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[3] (net)     1      1.339               0.000      1.832 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_3/CO (FADDX1_HVT)                0.216     0.506      2.338 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[4] (net)     3      1.213               0.000      2.338 r
  U723/Y (NAND2X0_HVT)                                                   0.148     0.255      2.593 f
  n716 (net)                                          1        0.498               0.000      2.593 f
  U725/Y (NAND3X0_HVT)                                                   0.163     0.187      2.780 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[5] (net)     3      1.213               0.000      2.780 r
  U728/Y (NAND2X0_HVT)                                                   0.148     0.220      2.999 f
  n719 (net)                                          1        0.498               0.000      2.999 f
  U730/Y (NAND3X0_HVT)                                                   0.171     0.191      3.191 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[6] (net)     1      1.339               0.000      3.191 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.487      3.678 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[7] (net)     1      1.339               0.000      3.678 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.189 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[8] (net)     1      1.339               0.000      4.189 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.702 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[9] (net)     1      1.339               0.000      4.702 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.214 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[10] (net)     1     1.339               0.000      5.214 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.726 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[11] (net)     1     1.339               0.000      5.726 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.238 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[12] (net)     1     1.339               0.000      6.238 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.750 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[13] (net)     1     1.339               0.000      6.750 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.262 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[14] (net)     1     1.339               0.000      7.262 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_14/CO (FADDX1_HVT)               0.219     0.511      7.773 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[15] (net)     3     1.311               0.000      7.773 r
  U735/Y (NAND2X0_HVT)                                                   0.147     0.257      8.030 f
  n724 (net)                                          1        0.498               0.000      8.030 f
  U737/Y (NAND3X0_HVT)                                                   0.169     0.189      8.220 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[16] (net)     3     1.311               0.000      8.220 r
  U741/Y (NAND2X0_HVT)                                                   0.146     0.224      8.443 f
  n728 (net)                                          1        0.498               0.000      8.443 f
  U743/Y (NAND3X0_HVT)                                                   0.171     0.189      8.633 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[17] (net)     1     1.339               0.000      8.633 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_17/CO (FADDX1_HVT)               0.201     0.462      9.094 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[18] (net)     1     0.831               0.000      9.094 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.409 r
  AXIS_MVM_MATVEC_N2011 (net)                         1        0.485               0.000      9.409 r
  AXIS_MVM_MATVEC_U96/Y (AO22X1_HVT)                                     0.145     0.356      9.765 r
  AXIS_MVM_MATVEC_n160 (net)                          1        0.503               0.000      9.765 r
  AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.765 r
  data arrival time                                                                           9.765

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.765
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.768


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n503 (net)                                      1        0.541               0.000      0.449 f
  U553/Y (NOR2X0_HVT)                                                0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[1] (net)     1        1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_1/CO (FADDX1_HVT)                  0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[2] (net)     3        1.213               0.000      1.314 r
  U1329/Y (NAND2X0_HVT)                                              0.147     0.255      1.569 f
  n1102 (net)                                     1        0.498               0.000      1.569 f
  U1331/Y (NAND3X0_HVT)                                              0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[3] (net)     3        1.213               0.000      1.755 r
  U1335/Y (NAND2X0_HVT)                                              0.146     0.220      1.975 f
  n1106 (net)                                     1        0.498               0.000      1.975 f
  U1337/Y (NAND3X0_HVT)                                              0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[4] (net)     1        1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[5] (net)     1        1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[6] (net)     3        1.213               0.000      3.157 r
  U1318/Y (NAND2X0_HVT)                                              0.147     0.255      3.412 f
  n1095 (net)                                     1        0.498               0.000      3.412 f
  U1320/Y (NAND3X0_HVT)                                              0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[7] (net)     3        1.213               0.000      3.598 r
  U1325/Y (NAND2X0_HVT)                                              0.146     0.220      3.818 f
  n1100 (net)                                     1        0.498               0.000      3.818 f
  U1326/Y (NAND3X0_HVT)                                              0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[8] (net)     1        1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[9] (net)     1        1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[10] (net)     1       1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[11] (net)     1       1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[12] (net)     1       1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[13] (net)     1       1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[14] (net)     1       1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[15] (net)     1       1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[16] (net)     1       1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[17] (net)     1       1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[18] (net)     1       0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1973 (net)                     1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U134/Y (AO22X1_HVT)                                0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n198 (net)                      1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.748 r
  data arrival time                                                                       9.748

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.748
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n480 (net)                                          1        0.541               0.000      0.449 f
  U543/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[2] (net)     3      1.213               0.000      1.314 r
  U1263/Y (NAND2X0_HVT)                                                  0.147     0.255      1.569 f
  n1060 (net)                                         1        0.498               0.000      1.569 f
  U1265/Y (NAND3X0_HVT)                                                  0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[3] (net)     3      1.213               0.000      1.755 r
  U1269/Y (NAND2X0_HVT)                                                  0.146     0.220      1.975 f
  n1064 (net)                                         1        0.498               0.000      1.975 f
  U1271/Y (NAND3X0_HVT)                                                  0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[6] (net)     3      1.213               0.000      3.157 r
  U1252/Y (NAND2X0_HVT)                                                  0.147     0.255      3.412 f
  n1053 (net)                                         1        0.498               0.000      3.412 f
  U1254/Y (NAND3X0_HVT)                                                  0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[7] (net)     3      1.213               0.000      3.598 r
  U1259/Y (NAND2X0_HVT)                                                  0.146     0.220      3.818 f
  n1058 (net)                                         1        0.498               0.000      3.818 f
  U1260/Y (NAND3X0_HVT)                                                  0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1489 (net)                         1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U682/Y (AO22X1_HVT)                                    0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n730 (net)                          1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.748 r
  data arrival time                                                                           9.748

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.748
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n500 (net)                                      1        0.541               0.000      0.449 f
  U552/Y (NOR2X0_HVT)                                                0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     3        1.213               0.000      1.314 r
  U1241/Y (NAND2X0_HVT)                                              0.147     0.255      1.569 f
  n1046 (net)                                     1        0.498               0.000      1.569 f
  U1243/Y (NAND3X0_HVT)                                              0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     3        1.213               0.000      1.755 r
  U1247/Y (NAND2X0_HVT)                                              0.146     0.220      1.975 f
  n1050 (net)                                     1        0.498               0.000      1.975 f
  U1249/Y (NAND3X0_HVT)                                              0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     3        1.213               0.000      3.157 r
  U1230/Y (NAND2X0_HVT)                                              0.147     0.255      3.412 f
  n1039 (net)                                     1        0.498               0.000      3.412 f
  U1232/Y (NAND3X0_HVT)                                              0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     3        1.213               0.000      3.598 r
  U1237/Y (NAND2X0_HVT)                                              0.146     0.220      3.818 f
  n1044 (net)                                     1        0.498               0.000      3.818 f
  U1238/Y (NAND3X0_HVT)                                              0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[18] (net)     1       0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1451 (net)                     1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U720/Y (AO22X1_HVT)                                0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n768 (net)                      1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.748 r
  data arrival time                                                                       9.748

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.748
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n477 (net)                                          1        0.541               0.000      0.449 f
  U540/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     3      1.213               0.000      1.314 r
  U1175/Y (NAND2X0_HVT)                                                  0.147     0.255      1.569 f
  n1004 (net)                                         1        0.498               0.000      1.569 f
  U1177/Y (NAND3X0_HVT)                                                  0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     3      1.213               0.000      1.755 r
  U1181/Y (NAND2X0_HVT)                                                  0.146     0.220      1.975 f
  n1008 (net)                                         1        0.498               0.000      1.975 f
  U1183/Y (NAND3X0_HVT)                                                  0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     3      1.213               0.000      3.157 r
  U1164/Y (NAND2X0_HVT)                                                  0.147     0.255      3.412 f
  n997 (net)                                          1        0.498               0.000      3.412 f
  U1166/Y (NAND3X0_HVT)                                                  0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     3      1.213               0.000      3.598 r
  U1171/Y (NAND2X0_HVT)                                                  0.146     0.220      3.818 f
  n1002 (net)                                         1        0.498               0.000      3.818 f
  U1172/Y (NAND3X0_HVT)                                                  0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N967 (net)                          1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1268/Y (AO22X1_HVT)                                   0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1300 (net)                         1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.748 r
  data arrival time                                                                           9.748

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.748
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n497 (net)                                      1        0.541               0.000      0.449 f
  U551/Y (NOR2X0_HVT)                                                0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     3        1.213               0.000      1.314 r
  U1153/Y (NAND2X0_HVT)                                              0.147     0.255      1.569 f
  n990 (net)                                      1        0.498               0.000      1.569 f
  U1155/Y (NAND3X0_HVT)                                              0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     3        1.213               0.000      1.755 r
  U1159/Y (NAND2X0_HVT)                                              0.146     0.220      1.975 f
  n994 (net)                                      1        0.498               0.000      1.975 f
  U1161/Y (NAND3X0_HVT)                                              0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     3        1.213               0.000      3.157 r
  U1142/Y (NAND2X0_HVT)                                              0.147     0.255      3.412 f
  n983 (net)                                      1        0.498               0.000      3.412 f
  U1144/Y (NAND3X0_HVT)                                              0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     3        1.213               0.000      3.598 r
  U1149/Y (NAND2X0_HVT)                                              0.146     0.220      3.818 f
  n988 (net)                                      1        0.498               0.000      3.818 f
  U1150/Y (NAND3X0_HVT)                                              0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[18] (net)     1       0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N929 (net)                      1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1306/Y (AO22X1_HVT)                               0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1338 (net)                     1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.748 r
  data arrival time                                                                       9.748

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.748
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n474 (net)                                          1        0.541               0.000      0.449 f
  U537/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     3      1.213               0.000      1.314 r
  U1087/Y (NAND2X0_HVT)                                                  0.147     0.255      1.569 f
  n948 (net)                                          1        0.498               0.000      1.569 f
  U1089/Y (NAND3X0_HVT)                                                  0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     3      1.213               0.000      1.755 r
  U1093/Y (NAND2X0_HVT)                                                  0.146     0.220      1.975 f
  n952 (net)                                          1        0.498               0.000      1.975 f
  U1095/Y (NAND3X0_HVT)                                                  0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     3      1.213               0.000      3.157 r
  U1076/Y (NAND2X0_HVT)                                                  0.147     0.255      3.412 f
  n941 (net)                                          1        0.498               0.000      3.412 f
  U1078/Y (NAND3X0_HVT)                                                  0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     3      1.213               0.000      3.598 r
  U1083/Y (NAND2X0_HVT)                                                  0.146     0.220      3.818 f
  n946 (net)                                          1        0.498               0.000      3.818 f
  U1084/Y (NAND3X0_HVT)                                                  0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N445 (net)                          1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1854/Y (AO22X1_HVT)                                   0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1870 (net)                         1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.748 r
  data arrival time                                                                           9.748

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.748
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/QN (DFFX1_HVT)                0.173     0.449      0.449 f
  n494 (net)                                      1        0.541               0.000      0.449 f
  U550/Y (NOR2X0_HVT)                                                0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     3        1.213               0.000      1.314 r
  U1065/Y (NAND2X0_HVT)                                              0.147     0.255      1.569 f
  n934 (net)                                      1        0.498               0.000      1.569 f
  U1067/Y (NAND3X0_HVT)                                              0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     3        1.213               0.000      1.755 r
  U1071/Y (NAND2X0_HVT)                                              0.146     0.220      1.975 f
  n938 (net)                                      1        0.498               0.000      1.975 f
  U1073/Y (NAND3X0_HVT)                                              0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     3        1.213               0.000      3.157 r
  U1054/Y (NAND2X0_HVT)                                              0.147     0.255      3.412 f
  n927 (net)                                      1        0.498               0.000      3.412 f
  U1056/Y (NAND3X0_HVT)                                              0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     3        1.213               0.000      3.598 r
  U1061/Y (NAND2X0_HVT)                                              0.146     0.220      3.818 f
  n932 (net)                                      1        0.498               0.000      3.818 f
  U1062/Y (NAND3X0_HVT)                                              0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[18] (net)     1       0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N407 (net)                      1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1892/Y (AO22X1_HVT)                               0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1908 (net)                     1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.748 r
  data arrival time                                                                       9.748

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.748
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n471 (net)                                          1        0.541               0.000      0.449 f
  U534/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     3      1.213               0.000      1.314 r
  U999/Y (NAND2X0_HVT)                                                   0.147     0.255      1.569 f
  n892 (net)                                          1        0.498               0.000      1.569 f
  U1001/Y (NAND3X0_HVT)                                                  0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     3      1.213               0.000      1.755 r
  U1005/Y (NAND2X0_HVT)                                                  0.146     0.220      1.975 f
  n896 (net)                                          1        0.498               0.000      1.975 f
  U1007/Y (NAND3X0_HVT)                                                  0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     3      1.213               0.000      3.157 r
  U988/Y (NAND2X0_HVT)                                                   0.147     0.255      3.412 f
  n885 (net)                                          1        0.498               0.000      3.412 f
  U990/Y (NAND3X0_HVT)                                                   0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     3      1.213               0.000      3.598 r
  U995/Y (NAND2X0_HVT)                                                   0.146     0.220      3.818 f
  n890 (net)                                          1        0.498               0.000      3.818 f
  U996/Y (NAND3X0_HVT)                                                   0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N2068 (net)                         1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U39/Y (AO22X1_HVT)                                     0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n103 (net)                          1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.748 r
  data arrival time                                                                           9.748

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.748
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n491 (net)                                       1        0.541               0.000      0.449 f
  U549/Y (NOR2X0_HVT)                                                 0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     3      1.213               0.000      1.314 r
  U977/Y (NAND2X0_HVT)                                                0.147     0.255      1.569 f
  n878 (net)                                       1        0.498               0.000      1.569 f
  U979/Y (NAND3X0_HVT)                                                0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     3      1.213               0.000      1.755 r
  U983/Y (NAND2X0_HVT)                                                0.146     0.220      1.975 f
  n882 (net)                                       1        0.498               0.000      1.975 f
  U985/Y (NAND3X0_HVT)                                                0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     3      1.213               0.000      3.157 r
  U966/Y (NAND2X0_HVT)                                                0.147     0.255      3.412 f
  n871 (net)                                       1        0.498               0.000      3.412 f
  U968/Y (NAND3X0_HVT)                                                0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     3      1.213               0.000      3.598 r
  U973/Y (NAND2X0_HVT)                                                0.146     0.220      3.818 f
  n876 (net)                                       1        0.498               0.000      3.818 f
  U974/Y (NAND3X0_HVT)                                                0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1826 (net)                      1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U313/Y (AO22X1_HVT)                                 0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n369 (net)                       1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.748 r
  data arrival time                                                                        9.748

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.748
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n468 (net)                                       1        0.541               0.000      0.449 f
  U531/Y (NOR2X0_HVT)                                                 0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[2] (net)     3      1.213               0.000      1.314 r
  U911/Y (NAND2X0_HVT)                                                0.147     0.255      1.569 f
  n836 (net)                                       1        0.498               0.000      1.569 f
  U913/Y (NAND3X0_HVT)                                                0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[3] (net)     3      1.213               0.000      1.755 r
  U917/Y (NAND2X0_HVT)                                                0.146     0.220      1.975 f
  n840 (net)                                       1        0.498               0.000      1.975 f
  U919/Y (NAND3X0_HVT)                                                0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[6] (net)     3      1.213               0.000      3.157 r
  U900/Y (NAND2X0_HVT)                                                0.147     0.255      3.412 f
  n829 (net)                                       1        0.498               0.000      3.412 f
  U902/Y (NAND3X0_HVT)                                                0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[7] (net)     3      1.213               0.000      3.598 r
  U907/Y (NAND2X0_HVT)                                                0.146     0.220      3.818 f
  n834 (net)                                       1        0.498               0.000      3.818 f
  U908/Y (NAND3X0_HVT)                                                0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1304 (net)                      1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U899/Y (AO22X1_HVT)                                 0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n939 (net)                       1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.748 r
  data arrival time                                                                        9.748

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.748
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n488 (net)                                       1        0.541               0.000      0.449 f
  U548/Y (NOR2X0_HVT)                                                 0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     3      1.213               0.000      1.314 r
  U889/Y (NAND2X0_HVT)                                                0.147     0.255      1.569 f
  n822 (net)                                       1        0.498               0.000      1.569 f
  U891/Y (NAND3X0_HVT)                                                0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     3      1.213               0.000      1.755 r
  U895/Y (NAND2X0_HVT)                                                0.146     0.220      1.975 f
  n826 (net)                                       1        0.498               0.000      1.975 f
  U897/Y (NAND3X0_HVT)                                                0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     3      1.213               0.000      3.157 r
  U878/Y (NAND2X0_HVT)                                                0.147     0.255      3.412 f
  n815 (net)                                       1        0.498               0.000      3.412 f
  U880/Y (NAND3X0_HVT)                                                0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     3      1.213               0.000      3.598 r
  U885/Y (NAND2X0_HVT)                                                0.146     0.220      3.818 f
  n820 (net)                                       1        0.498               0.000      3.818 f
  U886/Y (NAND3X0_HVT)                                                0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N1266 (net)                      1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U937/Y (AO22X1_HVT)                                 0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n977 (net)                       1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.748 r
  data arrival time                                                                        9.748

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.748
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/QN (DFFX1_HVT)                 0.173     0.449      0.449 f
  n465 (net)                                       1        0.541               0.000      0.449 f
  U528/Y (NOR2X0_HVT)                                                 0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     3      1.213               0.000      1.314 r
  U823/Y (NAND2X0_HVT)                                                0.147     0.255      1.569 f
  n780 (net)                                       1        0.498               0.000      1.569 f
  U825/Y (NAND3X0_HVT)                                                0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     3      1.213               0.000      1.755 r
  U829/Y (NAND2X0_HVT)                                                0.146     0.220      1.975 f
  n784 (net)                                       1        0.498               0.000      1.975 f
  U831/Y (NAND3X0_HVT)                                                0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     3      1.213               0.000      3.157 r
  U812/Y (NAND2X0_HVT)                                                0.147     0.255      3.412 f
  n773 (net)                                       1        0.498               0.000      3.412 f
  U814/Y (NAND3X0_HVT)                                                0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     3      1.213               0.000      3.598 r
  U819/Y (NAND2X0_HVT)                                                0.146     0.220      3.818 f
  n778 (net)                                       1        0.498               0.000      3.818 f
  U820/Y (NAND3X0_HVT)                                                0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N744 (net)                       1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1523/Y (AO22X1_HVT)                                0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1547 (net)                      1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.748 r
  data arrival time                                                                        9.748

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.748
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/QN (DFFX1_HVT)                    0.173     0.449      0.449 f
  n485 (net)                                          1        0.541               0.000      0.449 f
  U547/Y (NOR2X0_HVT)                                                    0.100     0.419      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.339               0.000      0.868 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.215     0.446      1.314 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     3      1.213               0.000      1.314 r
  U801/Y (NAND2X0_HVT)                                                   0.147     0.255      1.569 f
  n766 (net)                                          1        0.498               0.000      1.569 f
  U803/Y (NAND3X0_HVT)                                                   0.164     0.186      1.755 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     3      1.213               0.000      1.755 r
  U807/Y (NAND2X0_HVT)                                                   0.146     0.220      1.975 f
  n770 (net)                                          1        0.498               0.000      1.975 f
  U809/Y (NAND3X0_HVT)                                                   0.171     0.189      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.339               0.000      2.164 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.339               0.000      2.651 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.157 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     3      1.213               0.000      3.157 r
  U790/Y (NAND2X0_HVT)                                                   0.147     0.255      3.412 f
  n759 (net)                                          1        0.498               0.000      3.412 f
  U792/Y (NAND3X0_HVT)                                                   0.164     0.186      3.598 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     3      1.213               0.000      3.598 r
  U797/Y (NAND2X0_HVT)                                                   0.146     0.220      3.818 f
  n764 (net)                                          1        0.498               0.000      3.818 f
  U798/Y (NAND3X0_HVT)                                                   0.171     0.189      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.339               0.000      4.007 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.339               0.000      4.494 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.339               0.000      5.006 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.339               0.000      5.518 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.339               0.000      6.030 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.339               0.000      6.542 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.339               0.000      7.054 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.339               0.000      7.566 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.339               0.000      8.078 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.339               0.000      8.590 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[18] (net)     1     0.831               0.000      9.077 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.392 r
  AXIS_MVM_MATVEC_N502 (net)                          1        0.485               0.000      9.392 r
  AXIS_MVM_MATVEC_U1797/Y (AO22X1_HVT)                                   0.145     0.356      9.748 r
  AXIS_MVM_MATVEC_n1813 (net)                         1        0.503               0.000      9.748 r
  AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.748 r
  data arrival time                                                                           9.748

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.748
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.750


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__5__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_6__0__5__0_ (net)              1        0.475               0.000      0.609 r
  U2702/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[2] (net)     2      0.836               0.000      1.330 r
  U1307/Y (NAND2X0_HVT)                                                  0.147     0.245      1.575 f
  n1088 (net)                                         1        0.498               0.000      1.575 f
  U1309/Y (NAND3X0_HVT)                                                  0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[3] (net)     3      1.404               0.000      1.768 r
  U1314/Y (NAND2X0_HVT)                                                  0.160     0.194      1.962 f
  n1093 (net)                                         1        0.553               0.000      1.962 f
  U1315/Y (NAND3X0_HVT)                                                  0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[6] (net)     3      1.213               0.000      3.148 r
  U1296/Y (NAND2X0_HVT)                                                  0.147     0.255      3.404 f
  n1081 (net)                                         1        0.498               0.000      3.404 f
  U1298/Y (NAND3X0_HVT)                                                  0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[7] (net)     3      1.213               0.000      3.589 r
  U1303/Y (NAND2X0_HVT)                                                  0.152     0.224      3.813 f
  n1086 (net)                                         1        0.553               0.000      3.813 f
  U1304/Y (NAND3X0_HVT)                                                  0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1750 (net)                         1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U389/Y (AO22X1_HVT)                                    0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n445 (net)                          1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__1__0_/Q (DFFX1_HVT)                 0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_6__0__1__0_ (net)          1        0.475               0.000      0.609 r
  U2698/Y (AND2X1_HVT)                                               0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[1] (net)     1        1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_1/CO (FADDX1_HVT)                  0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[2] (net)     2        0.836               0.000      1.330 r
  U1285/Y (NAND2X0_HVT)                                              0.147     0.245      1.575 f
  n1074 (net)                                     1        0.498               0.000      1.575 f
  U1287/Y (NAND3X0_HVT)                                              0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[3] (net)     3        1.404               0.000      1.768 r
  U1292/Y (NAND2X0_HVT)                                              0.160     0.194      1.962 f
  n1079 (net)                                     1        0.553               0.000      1.962 f
  U1293/Y (NAND3X0_HVT)                                              0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[4] (net)     1        1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[5] (net)     1        1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[6] (net)     3        1.213               0.000      3.148 r
  U1274/Y (NAND2X0_HVT)                                              0.147     0.255      3.404 f
  n1067 (net)                                     1        0.498               0.000      3.404 f
  U1276/Y (NAND3X0_HVT)                                              0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[7] (net)     3        1.213               0.000      3.589 r
  U1281/Y (NAND2X0_HVT)                                              0.152     0.224      3.813 f
  n1072 (net)                                     1        0.553               0.000      3.813 f
  U1282/Y (NAND3X0_HVT)                                              0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[8] (net)     1        1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[9] (net)     1        1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[10] (net)     1       1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[11] (net)     1       1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[12] (net)     1       1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[13] (net)     1       1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[14] (net)     1       1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[15] (net)     1       1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[16] (net)     1       1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[17] (net)     1       1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[18] (net)     1       0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1712 (net)                     1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U427/Y (AO22X1_HVT)                                0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n483 (net)                      1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.742 r
  data arrival time                                                                       9.742

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.742
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__0__5__0_ (net)              1        0.475               0.000      0.609 r
  U2681/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[2] (net)     2      0.836               0.000      1.330 r
  U1219/Y (NAND2X0_HVT)                                                  0.147     0.245      1.575 f
  n1032 (net)                                         1        0.498               0.000      1.575 f
  U1221/Y (NAND3X0_HVT)                                                  0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[3] (net)     3      1.404               0.000      1.768 r
  U1226/Y (NAND2X0_HVT)                                                  0.160     0.194      1.962 f
  n1037 (net)                                         1        0.553               0.000      1.962 f
  U1227/Y (NAND3X0_HVT)                                                  0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[6] (net)     3      1.213               0.000      3.148 r
  U1208/Y (NAND2X0_HVT)                                                  0.147     0.255      3.404 f
  n1025 (net)                                         1        0.498               0.000      3.404 f
  U1210/Y (NAND3X0_HVT)                                                  0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[7] (net)     3      1.213               0.000      3.589 r
  U1215/Y (NAND2X0_HVT)                                                  0.152     0.224      3.813 f
  n1030 (net)                                         1        0.553               0.000      3.813 f
  U1216/Y (NAND3X0_HVT)                                                  0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1228 (net)                         1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U975/Y (AO22X1_HVT)                                    0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1015 (net)                         1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/Q (DFFX1_HVT)                 0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__0__1__0_ (net)          1        0.475               0.000      0.609 r
  U2677/Y (AND2X1_HVT)                                               0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[1] (net)     1        1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_1/CO (FADDX1_HVT)                  0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[2] (net)     2        0.836               0.000      1.330 r
  U1197/Y (NAND2X0_HVT)                                              0.147     0.245      1.575 f
  n1018 (net)                                     1        0.498               0.000      1.575 f
  U1199/Y (NAND3X0_HVT)                                              0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[3] (net)     3        1.404               0.000      1.768 r
  U1204/Y (NAND2X0_HVT)                                              0.160     0.194      1.962 f
  n1023 (net)                                     1        0.553               0.000      1.962 f
  U1205/Y (NAND3X0_HVT)                                              0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[4] (net)     1        1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[5] (net)     1        1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[6] (net)     3        1.213               0.000      3.148 r
  U1186/Y (NAND2X0_HVT)                                              0.147     0.255      3.404 f
  n1011 (net)                                     1        0.498               0.000      3.404 f
  U1188/Y (NAND3X0_HVT)                                              0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[7] (net)     3        1.213               0.000      3.589 r
  U1193/Y (NAND2X0_HVT)                                              0.152     0.224      3.813 f
  n1016 (net)                                     1        0.553               0.000      3.813 f
  U1194/Y (NAND3X0_HVT)                                              0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[8] (net)     1        1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[9] (net)     1        1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[10] (net)     1       1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[11] (net)     1       1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[12] (net)     1       1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[13] (net)     1       1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[14] (net)     1       1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[15] (net)     1       1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[16] (net)     1       1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[17] (net)     1       1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[18] (net)     1       0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1190 (net)                     1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U1013/Y (AO22X1_HVT)                               0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1053 (net)                     1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.742 r
  data arrival time                                                                       9.742

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.742
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_2__0__5__0_ (net)              1        0.475               0.000      0.609 r
  U2660/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[2] (net)     2      0.836               0.000      1.330 r
  U1131/Y (NAND2X0_HVT)                                                  0.147     0.245      1.575 f
  n976 (net)                                          1        0.498               0.000      1.575 f
  U1133/Y (NAND3X0_HVT)                                                  0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[3] (net)     3      1.404               0.000      1.768 r
  U1138/Y (NAND2X0_HVT)                                                  0.160     0.194      1.962 f
  n981 (net)                                          1        0.553               0.000      1.962 f
  U1139/Y (NAND3X0_HVT)                                                  0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[6] (net)     3      1.213               0.000      3.148 r
  U1120/Y (NAND2X0_HVT)                                                  0.147     0.255      3.404 f
  n969 (net)                                          1        0.498               0.000      3.404 f
  U1122/Y (NAND3X0_HVT)                                                  0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[7] (net)     3      1.213               0.000      3.589 r
  U1127/Y (NAND2X0_HVT)                                                  0.152     0.224      3.813 f
  n974 (net)                                          1        0.553               0.000      3.813 f
  U1128/Y (NAND3X0_HVT)                                                  0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N706 (net)                          1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U1561/Y (AO22X1_HVT)                                   0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1585 (net)                         1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/Q (DFFX1_HVT)                 0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_2__0__1__0_ (net)          1        0.475               0.000      0.609 r
  U2656/Y (AND2X1_HVT)                                               0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[1] (net)     1        1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_1/CO (FADDX1_HVT)                  0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[2] (net)     2        0.836               0.000      1.330 r
  U1109/Y (NAND2X0_HVT)                                              0.147     0.245      1.575 f
  n962 (net)                                      1        0.498               0.000      1.575 f
  U1111/Y (NAND3X0_HVT)                                              0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[3] (net)     3        1.404               0.000      1.768 r
  U1116/Y (NAND2X0_HVT)                                              0.160     0.194      1.962 f
  n967 (net)                                      1        0.553               0.000      1.962 f
  U1117/Y (NAND3X0_HVT)                                              0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[4] (net)     1        1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_4/CO (FADDX1_HVT)                  0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[5] (net)     1        1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_5/CO (FADDX1_HVT)                  0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[6] (net)     3        1.213               0.000      3.148 r
  U1098/Y (NAND2X0_HVT)                                              0.147     0.255      3.404 f
  n955 (net)                                      1        0.498               0.000      3.404 f
  U1100/Y (NAND3X0_HVT)                                              0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[7] (net)     3        1.213               0.000      3.589 r
  U1105/Y (NAND2X0_HVT)                                              0.152     0.224      3.813 f
  n960 (net)                                      1        0.553               0.000      3.813 f
  U1106/Y (NAND3X0_HVT)                                              0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[8] (net)     1        1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_8/CO (FADDX1_HVT)                  0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[9] (net)     1        1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[10] (net)     1       1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_10/CO (FADDX1_HVT)                 0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[11] (net)     1       1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[12] (net)     1       1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_12/CO (FADDX1_HVT)                 0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[13] (net)     1       1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[14] (net)     1       1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_14/CO (FADDX1_HVT)                 0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[15] (net)     1       1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[16] (net)     1       1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_16/CO (FADDX1_HVT)                 0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[17] (net)     1       1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_17/CO (FADDX1_HVT)                 0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[18] (net)     1       0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_18/Y (XOR3X2_HVT)                  0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N668 (net)                      1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U1599/Y (AO22X1_HVT)                               0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1623 (net)                     1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.742 r
  data arrival time                                                                       9.742

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.742
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__0__5__0_ (net)              1        0.475               0.000      0.609 r
  U2638/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     2      0.836               0.000      1.330 r
  U1043/Y (NAND2X0_HVT)                                                  0.147     0.245      1.575 f
  n920 (net)                                          1        0.498               0.000      1.575 f
  U1045/Y (NAND3X0_HVT)                                                  0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     3      1.404               0.000      1.768 r
  U1050/Y (NAND2X0_HVT)                                                  0.160     0.194      1.962 f
  n925 (net)                                          1        0.553               0.000      1.962 f
  U1051/Y (NAND3X0_HVT)                                                  0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     3      1.213               0.000      3.148 r
  U1032/Y (NAND2X0_HVT)                                                  0.147     0.255      3.404 f
  n913 (net)                                          1        0.498               0.000      3.404 f
  U1034/Y (NAND3X0_HVT)                                                  0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     3      1.213               0.000      3.589 r
  U1039/Y (NAND2X0_HVT)                                                  0.152     0.224      3.813 f
  n918 (net)                                          1        0.553               0.000      3.813 f
  U1040/Y (NAND3X0_HVT)                                                  0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N184 (net)                          1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U2147/Y (AO22X1_HVT)                                   0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n2155 (net)                         1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/Q (DFFX1_HVT)                 0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__0__1__0_ (net)          1        0.475               0.000      0.609 r
  U2634/Y (AND2X1_HVT)                                               0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        2        0.836               0.000      1.330 r
  U1021/Y (NAND2X0_HVT)                                              0.147     0.245      1.575 f
  n906 (net)                                      1        0.498               0.000      1.575 f
  U1023/Y (NAND3X0_HVT)                                              0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        3        1.404               0.000      1.768 r
  U1028/Y (NAND2X0_HVT)                                              0.160     0.194      1.962 f
  n911 (net)                                      1        0.553               0.000      1.962 f
  U1029/Y (NAND3X0_HVT)                                              0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        3        1.213               0.000      3.148 r
  U1010/Y (NAND2X0_HVT)                                              0.147     0.255      3.404 f
  n899 (net)                                      1        0.498               0.000      3.404 f
  U1012/Y (NAND3X0_HVT)                                              0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        3        1.213               0.000      3.589 r
  U1017/Y (NAND2X0_HVT)                                              0.152     0.224      3.813 f
  n904 (net)                                      1        0.553               0.000      3.813 f
  U1018/Y (NAND3X0_HVT)                                              0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_U1_17/CO (FADDX1_HVT)                    0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_carry[18] (net)       1        0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_U1_18/Y (XOR3X2_HVT)                     0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N146 (net)                      1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U2185/Y (AO22X1_HVT)                               0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n2193 (net)                     1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/D (DFFX1_HVT)                0.145     0.000      9.742 r
  data arrival time                                                                       9.742

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.742
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_6__1__1__0_ (net)           1        0.475               0.000      0.609 r
  U2705/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[2] (net)     2      0.836               0.000      1.330 r
  U955/Y (NAND2X0_HVT)                                                0.147     0.245      1.575 f
  n864 (net)                                       1        0.498               0.000      1.575 f
  U957/Y (NAND3X0_HVT)                                                0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[3] (net)     3      1.404               0.000      1.768 r
  U962/Y (NAND2X0_HVT)                                                0.160     0.194      1.962 f
  n869 (net)                                       1        0.553               0.000      1.962 f
  U963/Y (NAND3X0_HVT)                                                0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[6] (net)     3      1.213               0.000      3.148 r
  U944/Y (NAND2X0_HVT)                                                0.147     0.255      3.404 f
  n857 (net)                                       1        0.498               0.000      3.404 f
  U946/Y (NAND3X0_HVT)                                                0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[7] (net)     3      1.213               0.000      3.589 r
  U951/Y (NAND2X0_HVT)                                                0.152     0.224      3.813 f
  n862 (net)                                       1        0.553               0.000      3.813 f
  U952/Y (NAND3X0_HVT)                                                0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1788 (net)                      1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U351/Y (AO22X1_HVT)                                 0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n407 (net)                       1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.742 r
  data arrival time                                                                        9.742

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.742
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_5__1__3__0_ (net)              1        0.475               0.000      0.609 r
  U2694/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[2] (net)     2      0.836               0.000      1.330 r
  U933/Y (NAND2X0_HVT)                                                   0.147     0.245      1.575 f
  n850 (net)                                          1        0.498               0.000      1.575 f
  U935/Y (NAND3X0_HVT)                                                   0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[3] (net)     3      1.404               0.000      1.768 r
  U940/Y (NAND2X0_HVT)                                                   0.160     0.194      1.962 f
  n855 (net)                                          1        0.553               0.000      1.962 f
  U941/Y (NAND3X0_HVT)                                                   0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[6] (net)     3      1.213               0.000      3.148 r
  U922/Y (NAND2X0_HVT)                                                   0.147     0.255      3.404 f
  n843 (net)                                          1        0.498               0.000      3.404 f
  U924/Y (NAND3X0_HVT)                                                   0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[7] (net)     3      1.213               0.000      3.589 r
  U929/Y (NAND2X0_HVT)                                                   0.152     0.224      3.813 f
  n848 (net)                                          1        0.553               0.000      3.813 f
  U930/Y (NAND3X0_HVT)                                                   0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1546 (net)                         1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U625/Y (AO22X1_HVT)                                    0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n673 (net)                          1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_3__1__3__0_ (net)              1        0.475               0.000      0.609 r
  U2674/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[2] (net)     2      0.836               0.000      1.330 r
  U867/Y (NAND2X0_HVT)                                                   0.147     0.245      1.575 f
  n808 (net)                                          1        0.498               0.000      1.575 f
  U869/Y (NAND3X0_HVT)                                                   0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[3] (net)     3      1.404               0.000      1.768 r
  U874/Y (NAND2X0_HVT)                                                   0.160     0.194      1.962 f
  n813 (net)                                          1        0.553               0.000      1.962 f
  U875/Y (NAND3X0_HVT)                                                   0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[6] (net)     3      1.213               0.000      3.148 r
  U856/Y (NAND2X0_HVT)                                                   0.147     0.255      3.404 f
  n801 (net)                                          1        0.498               0.000      3.404 f
  U858/Y (NAND3X0_HVT)                                                   0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[7] (net)     3      1.213               0.000      3.589 r
  U863/Y (NAND2X0_HVT)                                                   0.152     0.224      3.813 f
  n806 (net)                                          1        0.553               0.000      3.813 f
  U864/Y (NAND3X0_HVT)                                                   0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N1024 (net)                         1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U1211/Y (AO22X1_HVT)                                   0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1243 (net)                         1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/D (DFFX1_HVT)                    0.145     0.000      9.742 r
  data arrival time                                                                           9.742

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.742
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_2__2__1__0_ (net)           1        0.475               0.000      0.609 r
  U2665/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[2] (net)     2      0.836               0.000      1.330 r
  U845/Y (NAND2X0_HVT)                                                0.147     0.245      1.575 f
  n794 (net)                                       1        0.498               0.000      1.575 f
  U847/Y (NAND3X0_HVT)                                                0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[3] (net)     3      1.404               0.000      1.768 r
  U852/Y (NAND2X0_HVT)                                                0.160     0.194      1.962 f
  n799 (net)                                       1        0.553               0.000      1.962 f
  U853/Y (NAND3X0_HVT)                                                0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[6] (net)     3      1.213               0.000      3.148 r
  U834/Y (NAND2X0_HVT)                                                0.147     0.255      3.404 f
  n787 (net)                                       1        0.498               0.000      3.404 f
  U836/Y (NAND3X0_HVT)                                                0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[7] (net)     3      1.213               0.000      3.589 r
  U841/Y (NAND2X0_HVT)                                                0.152     0.224      3.813 f
  n792 (net)                                       1        0.553               0.000      3.813 f
  U842/Y (NAND3X0_HVT)                                                0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N782 (net)                       1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U1485/Y (AO22X1_HVT)                                0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n1509 (net)                      1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.742 r
  data arrival time                                                                        9.742

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.742
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__2__1__0_ (net)           1        0.475               0.000      0.609 r
  U2645/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[2] (net)     2      0.836               0.000      1.330 r
  U779/Y (NAND2X0_HVT)                                                0.147     0.245      1.575 f
  n752 (net)                                       1        0.498               0.000      1.575 f
  U781/Y (NAND3X0_HVT)                                                0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[3] (net)     3      1.404               0.000      1.768 r
  U786/Y (NAND2X0_HVT)                                                0.160     0.194      1.962 f
  n757 (net)                                       1        0.553               0.000      1.962 f
  U787/Y (NAND3X0_HVT)                                                0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[6] (net)     3      1.213               0.000      3.148 r
  U768/Y (NAND2X0_HVT)                                                0.147     0.255      3.404 f
  n745 (net)                                       1        0.498               0.000      3.404 f
  U770/Y (NAND3X0_HVT)                                                0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[7] (net)     3      1.213               0.000      3.589 r
  U775/Y (NAND2X0_HVT)                                                0.152     0.224      3.813 f
  n750 (net)                                       1        0.553               0.000      3.813 f
  U776/Y (NAND3X0_HVT)                                                0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N260 (net)                       1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U2071/Y (AO22X1_HVT)                                0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n2079 (net)                      1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.742 r
  data arrival time                                                                        9.742

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.742
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__1__1__0_ (net)           1        0.475               0.000      0.609 r
  U2641/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_1/CO (FADDX1_HVT)                0.201     0.435      1.330 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[2] (net)     2      0.836               0.000      1.330 r
  U757/Y (NAND2X0_HVT)                                                0.147     0.245      1.575 f
  n738 (net)                                       1        0.498               0.000      1.575 f
  U759/Y (NAND3X0_HVT)                                                0.175     0.193      1.768 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[3] (net)     3      1.404               0.000      1.768 r
  U764/Y (NAND2X0_HVT)                                                0.160     0.194      1.962 f
  n743 (net)                                       1        0.553               0.000      1.962 f
  U765/Y (NAND3X0_HVT)                                                0.170     0.194      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[4] (net)     1      1.339               0.000      2.155 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[5] (net)     1      1.339               0.000      2.642 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_5/CO (FADDX1_HVT)                0.216     0.506      3.148 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[6] (net)     3      1.213               0.000      3.148 r
  U746/Y (NAND2X0_HVT)                                                0.147     0.255      3.404 f
  n731 (net)                                       1        0.498               0.000      3.404 f
  U748/Y (NAND3X0_HVT)                                                0.164     0.186      3.589 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[7] (net)     3      1.213               0.000      3.589 r
  U753/Y (NAND2X0_HVT)                                                0.152     0.224      3.813 f
  n736 (net)                                       1        0.553               0.000      3.813 f
  U754/Y (NAND3X0_HVT)                                                0.171     0.188      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[8] (net)     1      1.339               0.000      4.001 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.487      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[9] (net)     1      1.339               0.000      4.488 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[10] (net)     1     1.339               0.000      5.000 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[11] (net)     1     1.339               0.000      5.512 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[12] (net)     1     1.339               0.000      6.024 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[13] (net)     1     1.339               0.000      6.536 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[14] (net)     1     1.339               0.000      7.048 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[15] (net)     1     1.339               0.000      7.560 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[16] (net)     1     1.339               0.000      8.072 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[17] (net)     1     1.339               0.000      8.584 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_17/CO (FADDX1_HVT)               0.201     0.487      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[18] (net)     1     0.831               0.000      9.071 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_18/Y (XOR3X2_HVT)                0.193     0.314      9.385 r
  AXIS_MVM_MATVEC_N222 (net)                       1        0.485               0.000      9.385 r
  AXIS_MVM_MATVEC_U2109/Y (AO22X1_HVT)                                0.145     0.356      9.742 r
  AXIS_MVM_MATVEC_n2117 (net)                      1        0.503               0.000      9.742 r
  AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/D (DFFX1_HVT)                 0.145     0.000      9.742 r
  data arrival time                                                                        9.742

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.742
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.744


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n505 (net)                                          1        0.527               0.000      0.515 r
  U575/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_1/CO (FADDX1_HVT)                0.155     0.379      1.308 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[2] (net)     1      1.382               0.000      1.308 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_2/CO (FADDX1_HVT)                0.155     0.404      1.712 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[3] (net)     1      1.382               0.000      1.712 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_3/CO (FADDX1_HVT)                0.149     0.397      2.109 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[4] (net)     3      1.180               0.000      2.109 f
  U722/Y (NAND2X0_HVT)                                                   0.131     0.176      2.285 r
  n715 (net)                                          1        0.452               0.000      2.285 r
  U725/Y (NAND3X0_HVT)                                                   0.337     0.369      2.655 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[5] (net)     3      1.180               0.000      2.655 f
  U727/Y (NAND2X0_HVT)                                                   0.195     0.292      2.947 r
  n718 (net)                                          1        0.452               0.000      2.947 r
  U730/Y (NAND3X0_HVT)                                                   0.368     0.430      3.377 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[6] (net)     1      1.382               0.000      3.377 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_6/CO (FADDX1_HVT)                0.161     0.508      3.885 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[7] (net)     1      1.382               0.000      3.885 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_7/CO (FADDX1_HVT)                0.155     0.407      4.291 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[8] (net)     1      1.382               0.000      4.291 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.695 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[9] (net)     1      1.382               0.000      4.695 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_9/CO (FADDX1_HVT)                0.155     0.404      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[10] (net)     1     1.382               0.000      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_10/CO (FADDX1_HVT)               0.155     0.404      5.502 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[11] (net)     1     1.382               0.000      5.502 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_11/CO (FADDX1_HVT)               0.155     0.404      5.906 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[12] (net)     1     1.382               0.000      5.906 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.309 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[13] (net)     1     1.382               0.000      6.309 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_13/CO (FADDX1_HVT)               0.155     0.404      6.713 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[14] (net)     1     1.382               0.000      6.713 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_14/CO (FADDX1_HVT)               0.152     0.401      7.114 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[15] (net)     3     1.305               0.000      7.114 f
  U736/Y (NAND2X0_HVT)                                                   0.132     0.179      7.293 r
  n725 (net)                                          1        0.452               0.000      7.293 r
  U737/Y (NAND3X0_HVT)                                                   0.356     0.383      7.676 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[16] (net)     3     1.305               0.000      7.676 f
  U742/Y (NAND2X0_HVT)                                                   0.203     0.303      7.979 r
  n729 (net)                                          1        0.452               0.000      7.979 r
  U743/Y (NAND3X0_HVT)                                                   0.368     0.435      8.414 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[17] (net)     1     1.382               0.000      8.414 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_17/S (FADDX1_HVT)                0.166     0.791      9.205 r
  AXIS_MVM_MATVEC_N2010 (net)                         1        0.485               0.000      9.205 r
  AXIS_MVM_MATVEC_U95/Y (AO22X1_HVT)                                     0.145     0.342      9.546 r
  AXIS_MVM_MATVEC_n159 (net)                          1        0.503               0.000      9.546 r
  AXIS_MVM_MATVEC_tree_reg_7__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.546 r
  data arrival time                                                                           9.546

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.546
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.549


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n503 (net)                                      1        0.527               0.000      0.515 r
  U553/Y (NOR2X0_HVT)                                                0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[1] (net)     1        1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_1/CO (FADDX1_HVT)                  0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[2] (net)     3        1.180               0.000      1.302 f
  U1330/Y (NAND2X0_HVT)                                              0.131     0.176      1.478 r
  n1103 (net)                                     1        0.452               0.000      1.478 r
  U1331/Y (NAND3X0_HVT)                                              0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[3] (net)     3        1.180               0.000      1.847 f
  U1336/Y (NAND2X0_HVT)                                              0.195     0.292      2.140 r
  n1107 (net)                                     1        0.452               0.000      2.140 r
  U1337/Y (NAND3X0_HVT)                                              0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[4] (net)     1        1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[5] (net)     1        1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[6] (net)     3        1.180               0.000      3.478 f
  U1319/Y (NAND2X0_HVT)                                              0.131     0.176      3.654 r
  n1096 (net)                                     1        0.452               0.000      3.654 r
  U1320/Y (NAND3X0_HVT)                                              0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[7] (net)     3        1.180               0.000      4.023 f
  U1324/Y (NAND2X0_HVT)                                              0.195     0.292      4.316 r
  n1099 (net)                                     1        0.452               0.000      4.316 r
  U1326/Y (NAND3X0_HVT)                                              0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[8] (net)     1        1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[9] (net)     1        1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[10] (net)     1       1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[11] (net)     1       1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[12] (net)     1       1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[13] (net)     1       1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[14] (net)     1       1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[15] (net)     1       1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[16] (net)     1       1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[17] (net)     1       1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1972 (net)                     1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U133/Y (AO22X1_HVT)                                0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n197 (net)                      1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_7__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.518 r
  data arrival time                                                                       9.518

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.518
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n480 (net)                                          1        0.527               0.000      0.515 r
  U543/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[2] (net)     3      1.180               0.000      1.302 f
  U1264/Y (NAND2X0_HVT)                                                  0.131     0.176      1.478 r
  n1061 (net)                                         1        0.452               0.000      1.478 r
  U1265/Y (NAND3X0_HVT)                                                  0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[3] (net)     3      1.180               0.000      1.847 f
  U1270/Y (NAND2X0_HVT)                                                  0.195     0.292      2.140 r
  n1065 (net)                                         1        0.452               0.000      2.140 r
  U1271/Y (NAND3X0_HVT)                                                  0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[6] (net)     3      1.180               0.000      3.478 f
  U1253/Y (NAND2X0_HVT)                                                  0.131     0.176      3.654 r
  n1054 (net)                                         1        0.452               0.000      3.654 r
  U1254/Y (NAND3X0_HVT)                                                  0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[7] (net)     3      1.180               0.000      4.023 f
  U1258/Y (NAND2X0_HVT)                                                  0.195     0.292      4.316 r
  n1057 (net)                                         1        0.452               0.000      4.316 r
  U1260/Y (NAND3X0_HVT)                                                  0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1488 (net)                         1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U681/Y (AO22X1_HVT)                                    0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n729 (net)                          1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_5__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.518 r
  data arrival time                                                                           9.518

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.518
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n500 (net)                                      1        0.527               0.000      0.515 r
  U552/Y (NOR2X0_HVT)                                                0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     3        1.180               0.000      1.302 f
  U1242/Y (NAND2X0_HVT)                                              0.131     0.176      1.478 r
  n1047 (net)                                     1        0.452               0.000      1.478 r
  U1243/Y (NAND3X0_HVT)                                              0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     3        1.180               0.000      1.847 f
  U1248/Y (NAND2X0_HVT)                                              0.195     0.292      2.140 r
  n1051 (net)                                     1        0.452               0.000      2.140 r
  U1249/Y (NAND3X0_HVT)                                              0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     3        1.180               0.000      3.478 f
  U1231/Y (NAND2X0_HVT)                                              0.131     0.176      3.654 r
  n1040 (net)                                     1        0.452               0.000      3.654 r
  U1232/Y (NAND3X0_HVT)                                              0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     3        1.180               0.000      4.023 f
  U1236/Y (NAND2X0_HVT)                                              0.195     0.292      4.316 r
  n1043 (net)                                     1        0.452               0.000      4.316 r
  U1238/Y (NAND3X0_HVT)                                              0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1450 (net)                     1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U719/Y (AO22X1_HVT)                                0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n767 (net)                      1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.518 r
  data arrival time                                                                       9.518

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.518
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n477 (net)                                          1        0.527               0.000      0.515 r
  U540/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     3      1.180               0.000      1.302 f
  U1176/Y (NAND2X0_HVT)                                                  0.131     0.176      1.478 r
  n1005 (net)                                         1        0.452               0.000      1.478 r
  U1177/Y (NAND3X0_HVT)                                                  0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     3      1.180               0.000      1.847 f
  U1182/Y (NAND2X0_HVT)                                                  0.195     0.292      2.140 r
  n1009 (net)                                         1        0.452               0.000      2.140 r
  U1183/Y (NAND3X0_HVT)                                                  0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     3      1.180               0.000      3.478 f
  U1165/Y (NAND2X0_HVT)                                                  0.131     0.176      3.654 r
  n998 (net)                                          1        0.452               0.000      3.654 r
  U1166/Y (NAND3X0_HVT)                                                  0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     3      1.180               0.000      4.023 f
  U1170/Y (NAND2X0_HVT)                                                  0.195     0.292      4.316 r
  n1001 (net)                                         1        0.452               0.000      4.316 r
  U1172/Y (NAND3X0_HVT)                                                  0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N966 (net)                          1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1267/Y (AO22X1_HVT)                                   0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1299 (net)                         1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.518 r
  data arrival time                                                                           9.518

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.518
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n497 (net)                                      1        0.527               0.000      0.515 r
  U551/Y (NOR2X0_HVT)                                                0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     3        1.180               0.000      1.302 f
  U1154/Y (NAND2X0_HVT)                                              0.131     0.176      1.478 r
  n991 (net)                                      1        0.452               0.000      1.478 r
  U1155/Y (NAND3X0_HVT)                                              0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     3        1.180               0.000      1.847 f
  U1160/Y (NAND2X0_HVT)                                              0.195     0.292      2.140 r
  n995 (net)                                      1        0.452               0.000      2.140 r
  U1161/Y (NAND3X0_HVT)                                              0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     3        1.180               0.000      3.478 f
  U1143/Y (NAND2X0_HVT)                                              0.131     0.176      3.654 r
  n984 (net)                                      1        0.452               0.000      3.654 r
  U1144/Y (NAND3X0_HVT)                                              0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     3        1.180               0.000      4.023 f
  U1148/Y (NAND2X0_HVT)                                              0.195     0.292      4.316 r
  n987 (net)                                      1        0.452               0.000      4.316 r
  U1150/Y (NAND3X0_HVT)                                              0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N928 (net)                      1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1305/Y (AO22X1_HVT)                               0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1337 (net)                     1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.518 r
  data arrival time                                                                       9.518

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.518
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__4__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n474 (net)                                          1        0.527               0.000      0.515 r
  U537/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     3      1.180               0.000      1.302 f
  U1088/Y (NAND2X0_HVT)                                                  0.131     0.176      1.478 r
  n949 (net)                                          1        0.452               0.000      1.478 r
  U1089/Y (NAND3X0_HVT)                                                  0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     3      1.180               0.000      1.847 f
  U1094/Y (NAND2X0_HVT)                                                  0.195     0.292      2.140 r
  n953 (net)                                          1        0.452               0.000      2.140 r
  U1095/Y (NAND3X0_HVT)                                                  0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     3      1.180               0.000      3.478 f
  U1077/Y (NAND2X0_HVT)                                                  0.131     0.176      3.654 r
  n942 (net)                                          1        0.452               0.000      3.654 r
  U1078/Y (NAND3X0_HVT)                                                  0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     3      1.180               0.000      4.023 f
  U1082/Y (NAND2X0_HVT)                                                  0.195     0.292      4.316 r
  n945 (net)                                          1        0.452               0.000      4.316 r
  U1084/Y (NAND3X0_HVT)                                                  0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N444 (net)                          1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1853/Y (AO22X1_HVT)                                   0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1869 (net)                         1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.518 r
  data arrival time                                                                           9.518

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.518
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__0__0_/QN (DFFX1_HVT)                0.189     0.515      0.515 r
  n494 (net)                                      1        0.527               0.000      0.515 r
  U550/Y (NOR2X0_HVT)                                                0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     3        1.180               0.000      1.302 f
  U1066/Y (NAND2X0_HVT)                                              0.131     0.176      1.478 r
  n935 (net)                                      1        0.452               0.000      1.478 r
  U1067/Y (NAND3X0_HVT)                                              0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     3        1.180               0.000      1.847 f
  U1072/Y (NAND2X0_HVT)                                              0.195     0.292      2.140 r
  n939 (net)                                      1        0.452               0.000      2.140 r
  U1073/Y (NAND3X0_HVT)                                              0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     3        1.180               0.000      3.478 f
  U1055/Y (NAND2X0_HVT)                                              0.131     0.176      3.654 r
  n928 (net)                                      1        0.452               0.000      3.654 r
  U1056/Y (NAND3X0_HVT)                                              0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     3        1.180               0.000      4.023 f
  U1060/Y (NAND2X0_HVT)                                              0.195     0.292      4.316 r
  n931 (net)                                      1        0.452               0.000      4.316 r
  U1062/Y (NAND3X0_HVT)                                              0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/S (FADDX1_HVT)                  0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N406 (net)                      1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1891/Y (AO22X1_HVT)                               0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1907 (net)                     1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.518 r
  data arrival time                                                                       9.518

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.518
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n471 (net)                                          1        0.527               0.000      0.515 r
  U534/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     3      1.180               0.000      1.302 f
  U1000/Y (NAND2X0_HVT)                                                  0.131     0.176      1.478 r
  n893 (net)                                          1        0.452               0.000      1.478 r
  U1001/Y (NAND3X0_HVT)                                                  0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     3      1.180               0.000      1.847 f
  U1006/Y (NAND2X0_HVT)                                                  0.195     0.292      2.140 r
  n897 (net)                                          1        0.452               0.000      2.140 r
  U1007/Y (NAND3X0_HVT)                                                  0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     3      1.180               0.000      3.478 f
  U989/Y (NAND2X0_HVT)                                                   0.131     0.176      3.654 r
  n886 (net)                                          1        0.452               0.000      3.654 r
  U990/Y (NAND3X0_HVT)                                                   0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     3      1.180               0.000      4.023 f
  U994/Y (NAND2X0_HVT)                                                   0.195     0.292      4.316 r
  n889 (net)                                          1        0.452               0.000      4.316 r
  U996/Y (NAND3X0_HVT)                                                   0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N2067 (net)                         1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U38/Y (AO22X1_HVT)                                     0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n102 (net)                          1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.518 r
  data arrival time                                                                           9.518

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.518
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n491 (net)                                       1        0.527               0.000      0.515 r
  U549/Y (NOR2X0_HVT)                                                 0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     3      1.180               0.000      1.302 f
  U978/Y (NAND2X0_HVT)                                                0.131     0.176      1.478 r
  n879 (net)                                       1        0.452               0.000      1.478 r
  U979/Y (NAND3X0_HVT)                                                0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     3      1.180               0.000      1.847 f
  U984/Y (NAND2X0_HVT)                                                0.195     0.292      2.140 r
  n883 (net)                                       1        0.452               0.000      2.140 r
  U985/Y (NAND3X0_HVT)                                                0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     3      1.180               0.000      3.478 f
  U967/Y (NAND2X0_HVT)                                                0.131     0.176      3.654 r
  n872 (net)                                       1        0.452               0.000      3.654 r
  U968/Y (NAND3X0_HVT)                                                0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     3      1.180               0.000      4.023 f
  U972/Y (NAND2X0_HVT)                                                0.195     0.292      4.316 r
  n875 (net)                                       1        0.452               0.000      4.316 r
  U974/Y (NAND3X0_HVT)                                                0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1825 (net)                      1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U312/Y (AO22X1_HVT)                                 0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n368 (net)                       1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.518 r
  data arrival time                                                                        9.518

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.518
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n468 (net)                                       1        0.527               0.000      0.515 r
  U531/Y (NOR2X0_HVT)                                                 0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[2] (net)     3      1.180               0.000      1.302 f
  U912/Y (NAND2X0_HVT)                                                0.131     0.176      1.478 r
  n837 (net)                                       1        0.452               0.000      1.478 r
  U913/Y (NAND3X0_HVT)                                                0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[3] (net)     3      1.180               0.000      1.847 f
  U918/Y (NAND2X0_HVT)                                                0.195     0.292      2.140 r
  n841 (net)                                       1        0.452               0.000      2.140 r
  U919/Y (NAND3X0_HVT)                                                0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[6] (net)     3      1.180               0.000      3.478 f
  U901/Y (NAND2X0_HVT)                                                0.131     0.176      3.654 r
  n830 (net)                                       1        0.452               0.000      3.654 r
  U902/Y (NAND3X0_HVT)                                                0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[7] (net)     3      1.180               0.000      4.023 f
  U906/Y (NAND2X0_HVT)                                                0.195     0.292      4.316 r
  n833 (net)                                       1        0.452               0.000      4.316 r
  U908/Y (NAND3X0_HVT)                                                0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1303 (net)                      1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U898/Y (AO22X1_HVT)                                 0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n938 (net)                       1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_4__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.518 r
  data arrival time                                                                        9.518

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.518
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n488 (net)                                       1        0.527               0.000      0.515 r
  U548/Y (NOR2X0_HVT)                                                 0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     3      1.180               0.000      1.302 f
  U890/Y (NAND2X0_HVT)                                                0.131     0.176      1.478 r
  n823 (net)                                       1        0.452               0.000      1.478 r
  U891/Y (NAND3X0_HVT)                                                0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     3      1.180               0.000      1.847 f
  U896/Y (NAND2X0_HVT)                                                0.195     0.292      2.140 r
  n827 (net)                                       1        0.452               0.000      2.140 r
  U897/Y (NAND3X0_HVT)                                                0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     3      1.180               0.000      3.478 f
  U879/Y (NAND2X0_HVT)                                                0.131     0.176      3.654 r
  n816 (net)                                       1        0.452               0.000      3.654 r
  U880/Y (NAND3X0_HVT)                                                0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     3      1.180               0.000      4.023 f
  U884/Y (NAND2X0_HVT)                                                0.195     0.292      4.316 r
  n819 (net)                                       1        0.452               0.000      4.316 r
  U886/Y (NAND3X0_HVT)                                                0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N1265 (net)                      1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U936/Y (AO22X1_HVT)                                 0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n976 (net)                       1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.518 r
  data arrival time                                                                        9.518

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.518
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n465 (net)                                       1        0.527               0.000      0.515 r
  U528/Y (NOR2X0_HVT)                                                 0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     3      1.180               0.000      1.302 f
  U824/Y (NAND2X0_HVT)                                                0.131     0.176      1.478 r
  n781 (net)                                       1        0.452               0.000      1.478 r
  U825/Y (NAND3X0_HVT)                                                0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     3      1.180               0.000      1.847 f
  U830/Y (NAND2X0_HVT)                                                0.195     0.292      2.140 r
  n785 (net)                                       1        0.452               0.000      2.140 r
  U831/Y (NAND3X0_HVT)                                                0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     3      1.180               0.000      3.478 f
  U813/Y (NAND2X0_HVT)                                                0.131     0.176      3.654 r
  n774 (net)                                       1        0.452               0.000      3.654 r
  U814/Y (NAND3X0_HVT)                                                0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     3      1.180               0.000      4.023 f
  U818/Y (NAND2X0_HVT)                                                0.195     0.292      4.316 r
  n777 (net)                                       1        0.452               0.000      4.316 r
  U820/Y (NAND3X0_HVT)                                                0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N743 (net)                       1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1522/Y (AO22X1_HVT)                                0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1546 (net)                      1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.518 r
  data arrival time                                                                        9.518

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.518
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n485 (net)                                          1        0.527               0.000      0.515 r
  U547/Y (NOR2X0_HVT)                                                    0.100     0.414      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.382               0.000      0.929 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.149     0.373      1.302 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     3      1.180               0.000      1.302 f
  U802/Y (NAND2X0_HVT)                                                   0.131     0.176      1.478 r
  n767 (net)                                          1        0.452               0.000      1.478 r
  U803/Y (NAND3X0_HVT)                                                   0.337     0.369      1.847 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     3      1.180               0.000      1.847 f
  U808/Y (NAND2X0_HVT)                                                   0.195     0.292      2.140 r
  n771 (net)                                          1        0.452               0.000      2.140 r
  U809/Y (NAND3X0_HVT)                                                   0.368     0.430      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.382               0.000      2.570 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.382               0.000      3.077 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.478 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     3      1.180               0.000      3.478 f
  U791/Y (NAND2X0_HVT)                                                   0.131     0.176      3.654 r
  n760 (net)                                          1        0.452               0.000      3.654 r
  U792/Y (NAND3X0_HVT)                                                   0.337     0.369      4.023 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     3      1.180               0.000      4.023 f
  U796/Y (NAND2X0_HVT)                                                   0.195     0.292      4.316 r
  n763 (net)                                          1        0.452               0.000      4.316 r
  U798/Y (NAND3X0_HVT)                                                   0.368     0.430      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.382               0.000      4.746 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.161     0.507      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.382               0.000      5.253 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.382               0.000      5.660 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.382               0.000      6.064 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.382               0.000      6.467 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.382               0.000      6.871 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.382               0.000      7.274 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.382               0.000      7.678 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.382               0.000      8.082 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.382               0.000      8.485 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.176 r
  AXIS_MVM_MATVEC_N501 (net)                          1        0.485               0.000      9.176 r
  AXIS_MVM_MATVEC_U1796/Y (AO22X1_HVT)                                   0.145     0.342      9.518 r
  AXIS_MVM_MATVEC_n1812 (net)                         1        0.503               0.000      9.518 r
  AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.518 r
  data arrival time                                                                           9.518

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.518
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.520


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n563 (net)                                          1        0.527               0.000      0.515 r
  U631/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net)     2      0.824               0.000      1.333 f
  U1696/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1354 (net)                                         1        0.478               0.000      1.504 r
  U1698/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[3] (net)     3      1.180               0.000      1.854 f
  U1703/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1359 (net)                                         1        0.452               0.000      2.146 r
  U1704/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[10] (net)     3     1.180               0.000      5.098 f
  U1685/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1347 (net)                                         1        0.452               0.000      5.274 r
  U1687/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[11] (net)     3     1.180               0.000      5.644 f
  U1691/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1351 (net)                                         1        0.478               0.000      5.938 r
  U1693/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N2029 (net)                         1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U76/Y (AO22X1_HVT)                                     0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n140 (net)                          1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_7__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n562 (net)                                          1        0.527               0.000      0.515 r
  U630/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[2] (net)     2      0.824               0.000      1.333 f
  U1652/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1326 (net)                                         1        0.478               0.000      1.504 r
  U1654/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[3] (net)     3      1.180               0.000      1.854 f
  U1659/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1331 (net)                                         1        0.452               0.000      2.146 r
  U1660/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[10] (net)     3     1.180               0.000      5.098 f
  U1642/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1320 (net)                                         1        0.452               0.000      5.274 r
  U1643/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[11] (net)     3     1.180               0.000      5.644 f
  U1647/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1323 (net)                                         1        0.478               0.000      5.938 r
  U1649/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1768 (net)                         1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U369/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n425 (net)                          1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_6__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n561 (net)                                          1        0.527               0.000      0.515 r
  U629/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[2] (net)     2      0.824               0.000      1.333 f
  U1609/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1298 (net)                                         1        0.478               0.000      1.504 r
  U1611/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[3] (net)     3      1.180               0.000      1.854 f
  U1616/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1303 (net)                                         1        0.452               0.000      2.146 r
  U1617/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[10] (net)     3     1.180               0.000      5.098 f
  U1599/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1292 (net)                                         1        0.452               0.000      5.274 r
  U1600/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[11] (net)     3     1.180               0.000      5.644 f
  U1604/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1295 (net)                                         1        0.478               0.000      5.938 r
  U1606/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1507 (net)                         1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U662/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n710 (net)                          1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_5__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n560 (net)                                          1        0.527               0.000      0.515 r
  U628/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     2      0.824               0.000      1.333 f
  U1568/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1270 (net)                                         1        0.478               0.000      1.504 r
  U1570/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     3      1.180               0.000      1.854 f
  U1575/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1275 (net)                                         1        0.452               0.000      2.146 r
  U1576/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     3     1.180               0.000      5.098 f
  U1558/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1264 (net)                                         1        0.452               0.000      5.274 r
  U1559/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     3     1.180               0.000      5.644 f
  U1563/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1267 (net)                                         1        0.478               0.000      5.938 r
  U1565/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1246 (net)                         1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U955/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n995 (net)                          1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n559 (net)                                          1        0.527               0.000      0.515 r
  U627/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     2      0.824               0.000      1.333 f
  U1525/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1242 (net)                                         1        0.478               0.000      1.504 r
  U1527/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     3      1.180               0.000      1.854 f
  U1532/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1247 (net)                                         1        0.452               0.000      2.146 r
  U1533/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     3     1.180               0.000      5.098 f
  U1515/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1236 (net)                                         1        0.452               0.000      5.274 r
  U1516/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     3     1.180               0.000      5.644 f
  U1520/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1239 (net)                                         1        0.478               0.000      5.938 r
  U1522/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N985 (net)                          1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1248/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1280 (net)                         1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n558 (net)                                          1        0.527               0.000      0.515 r
  U626/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     2      0.824               0.000      1.333 f
  U1484/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1214 (net)                                         1        0.478               0.000      1.504 r
  U1486/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     3      1.180               0.000      1.854 f
  U1491/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1219 (net)                                         1        0.452               0.000      2.146 r
  U1492/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     3     1.180               0.000      5.098 f
  U1474/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1208 (net)                                         1        0.452               0.000      5.274 r
  U1475/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     3     1.180               0.000      5.644 f
  U1479/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1211 (net)                                         1        0.478               0.000      5.938 r
  U1481/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N724 (net)                          1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1541/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1565 (net)                         1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n557 (net)                                          1        0.527               0.000      0.515 r
  U625/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     2      0.824               0.000      1.333 f
  U1441/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1186 (net)                                         1        0.478               0.000      1.504 r
  U1443/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     3      1.180               0.000      1.854 f
  U1448/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1191 (net)                                         1        0.452               0.000      2.146 r
  U1449/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     3     1.180               0.000      5.098 f
  U1431/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1180 (net)                                         1        0.452               0.000      5.274 r
  U1432/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     3     1.180               0.000      5.644 f
  U1436/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1183 (net)                                         1        0.478               0.000      5.938 r
  U1438/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N463 (net)                          1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1834/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1850 (net)                         1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__6__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__6__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n556 (net)                                          1        0.527               0.000      0.515 r
  U624/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     2      0.824               0.000      1.333 f
  U1400/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1158 (net)                                         1        0.478               0.000      1.504 r
  U1402/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     3      1.180               0.000      1.854 f
  U1407/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1163 (net)                                         1        0.452               0.000      2.146 r
  U1408/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     3     1.180               0.000      5.098 f
  U1390/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1152 (net)                                         1        0.452               0.000      5.274 r
  U1391/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     3     1.180               0.000      5.644 f
  U1395/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1155 (net)                                         1        0.478               0.000      5.938 r
  U1397/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N202 (net)                          1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U2127/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n2135 (net)                         1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n555 (net)                                       1        0.527               0.000      0.515 r
  U623/Y (NOR2X0_HVT)                                                 0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     2      0.824               0.000      1.333 f
  U1948/Y (NAND2X0_HVT)                                               0.130     0.170      1.504 r
  n1522 (net)                                      1        0.478               0.000      1.504 r
  U1950/Y (NAND3X0_HVT)                                               0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     3      1.180               0.000      1.854 f
  U1955/Y (NAND2X0_HVT)                                               0.195     0.292      2.146 r
  n1527 (net)                                      1        0.452               0.000      2.146 r
  U1956/Y (NAND3X0_HVT)                                               0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     3     1.180               0.000      5.098 f
  U1938/Y (NAND2X0_HVT)                                               0.131     0.176      5.274 r
  n1516 (net)                                      1        0.452               0.000      5.274 r
  U1939/Y (NAND3X0_HVT)                                               0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     3     1.180               0.000      5.644 f
  U1943/Y (NAND2X0_HVT)                                               0.196     0.294      5.938 r
  n1519 (net)                                      1        0.478               0.000      5.938 r
  U1945/Y (NAND3X0_HVT)                                               0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N2086 (net)                      1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U19/Y (AO22X1_HVT)                                  0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n83 (net)                        1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                        9.507

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.507
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n554 (net)                                          1        0.527               0.000      0.515 r
  U622/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     2      0.824               0.000      1.333 f
  U1907/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1494 (net)                                         1        0.478               0.000      1.504 r
  U1909/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     3      1.180               0.000      1.854 f
  U1914/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1499 (net)                                         1        0.452               0.000      2.146 r
  U1915/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     3     1.180               0.000      5.098 f
  U1897/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1488 (net)                                         1        0.452               0.000      5.274 r
  U1898/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     3     1.180               0.000      5.644 f
  U1902/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1491 (net)                                         1        0.478               0.000      5.938 r
  U1904/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1806 (net)                         1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U331/Y (AO22X1_HVT)                                    0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n387 (net)                          1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n553 (net)                                       1        0.527               0.000      0.515 r
  U621/Y (NOR2X0_HVT)                                                 0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     2      0.824               0.000      1.333 f
  U1864/Y (NAND2X0_HVT)                                               0.130     0.170      1.504 r
  n1466 (net)                                      1        0.478               0.000      1.504 r
  U1866/Y (NAND3X0_HVT)                                               0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     3      1.180               0.000      1.854 f
  U1871/Y (NAND2X0_HVT)                                               0.195     0.292      2.146 r
  n1471 (net)                                      1        0.452               0.000      2.146 r
  U1872/Y (NAND3X0_HVT)                                               0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     3     1.180               0.000      5.098 f
  U1854/Y (NAND2X0_HVT)                                               0.131     0.176      5.274 r
  n1460 (net)                                      1        0.452               0.000      5.274 r
  U1855/Y (NAND3X0_HVT)                                               0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     3     1.180               0.000      5.644 f
  U1859/Y (NAND2X0_HVT)                                               0.196     0.294      5.938 r
  n1463 (net)                                      1        0.478               0.000      5.938 r
  U1861/Y (NAND3X0_HVT)                                               0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1526 (net)                      1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U643/Y (AO22X1_HVT)                                 0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n691 (net)                       1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                        9.507

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.507
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__2__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n552 (net)                                       1        0.527               0.000      0.515 r
  U620/Y (NOR2X0_HVT)                                                 0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     2      0.824               0.000      1.333 f
  U1823/Y (NAND2X0_HVT)                                               0.130     0.170      1.504 r
  n1438 (net)                                      1        0.478               0.000      1.504 r
  U1825/Y (NAND3X0_HVT)                                               0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     3      1.180               0.000      1.854 f
  U1830/Y (NAND2X0_HVT)                                               0.195     0.292      2.146 r
  n1443 (net)                                      1        0.452               0.000      2.146 r
  U1831/Y (NAND3X0_HVT)                                               0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     3     1.180               0.000      5.098 f
  U1813/Y (NAND2X0_HVT)                                               0.131     0.176      5.274 r
  n1432 (net)                                      1        0.452               0.000      5.274 r
  U1814/Y (NAND3X0_HVT)                                               0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     3     1.180               0.000      5.644 f
  U1818/Y (NAND2X0_HVT)                                               0.196     0.294      5.938 r
  n1435 (net)                                      1        0.478               0.000      5.938 r
  U1820/Y (NAND3X0_HVT)                                               0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N1042 (net)                      1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1191/Y (AO22X1_HVT)                                0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1223 (net)                      1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                        9.507

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.507
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__2__0_/QN (DFFX1_HVT)                    0.189     0.515      0.515 r
  n551 (net)                                          1        0.527               0.000      0.515 r
  U619/Y (NOR2X0_HVT)                                                    0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     2      0.824               0.000      1.333 f
  U1780/Y (NAND2X0_HVT)                                                  0.130     0.170      1.504 r
  n1410 (net)                                         1        0.478               0.000      1.504 r
  U1782/Y (NAND3X0_HVT)                                                  0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     3      1.180               0.000      1.854 f
  U1787/Y (NAND2X0_HVT)                                                  0.195     0.292      2.146 r
  n1415 (net)                                         1        0.452               0.000      2.146 r
  U1788/Y (NAND3X0_HVT)                                                  0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     3     1.180               0.000      5.098 f
  U1770/Y (NAND2X0_HVT)                                                  0.131     0.176      5.274 r
  n1404 (net)                                         1        0.452               0.000      5.274 r
  U1771/Y (NAND3X0_HVT)                                                  0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     3     1.180               0.000      5.644 f
  U1775/Y (NAND2X0_HVT)                                                  0.196     0.294      5.938 r
  n1407 (net)                                         1        0.478               0.000      5.938 r
  U1777/Y (NAND3X0_HVT)                                                  0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N762 (net)                          1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1503/Y (AO22X1_HVT)                                   0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1527 (net)                         1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/D (DFFX1_HVT)                    0.145     0.000      9.507 r
  data arrival time                                                                           9.507

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.507
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__0__0_/QN (DFFX1_HVT)                 0.189     0.515      0.515 r
  n550 (net)                                       1        0.527               0.000      0.515 r
  U618/Y (NOR2X0_HVT)                                                 0.139     0.442      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     2      2.764               0.000      0.956 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.138     0.377      1.333 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     2      0.824               0.000      1.333 f
  U1739/Y (NAND2X0_HVT)                                               0.130     0.170      1.504 r
  n1382 (net)                                      1        0.478               0.000      1.504 r
  U1741/Y (NAND3X0_HVT)                                               0.337     0.350      1.854 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     3      1.180               0.000      1.854 f
  U1746/Y (NAND2X0_HVT)                                               0.195     0.292      2.146 r
  n1387 (net)                                      1        0.452               0.000      2.146 r
  U1747/Y (NAND3X0_HVT)                                               0.368     0.430      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.382               0.000      2.576 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.161     0.507      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.382               0.000      3.084 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.155     0.407      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.382               0.000      3.490 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.155     0.404      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.382               0.000      3.894 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.155     0.404      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.382               0.000      4.297 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.155     0.404      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.382               0.000      4.701 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.149     0.397      5.098 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     3     1.180               0.000      5.098 f
  U1729/Y (NAND2X0_HVT)                                               0.131     0.176      5.274 r
  n1376 (net)                                      1        0.452               0.000      5.274 r
  U1730/Y (NAND3X0_HVT)                                               0.337     0.369      5.644 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     3     1.180               0.000      5.644 f
  U1734/Y (NAND2X0_HVT)                                               0.196     0.294      5.938 r
  n1379 (net)                                      1        0.478               0.000      5.938 r
  U1736/Y (NAND3X0_HVT)                                               0.370     0.411      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.382               0.000      6.349 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.161     0.509      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.382               0.000      6.857 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.155     0.407      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.382               0.000      7.264 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.382               0.000      7.668 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.382               0.000      8.071 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.382               0.000      8.475 f
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/S (FADDX1_HVT)                0.166     0.691      9.166 r
  AXIS_MVM_MATVEC_N482 (net)                       1        0.485               0.000      9.166 r
  AXIS_MVM_MATVEC_U1815/Y (AO22X1_HVT)                                0.145     0.342      9.507 r
  AXIS_MVM_MATVEC_n1831 (net)                      1        0.503               0.000      9.507 r
  AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/D (DFFX1_HVT)                 0.145     0.000      9.507 r
  data arrival time                                                                        9.507

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.403      0.997
  data required time                                                                       0.997
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.997
  data arrival time                                                                       -9.507
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.510


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_7__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2713/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1928/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1509 (net)                                      1        0.553               0.000      1.576 f
  U354/Y (NAND3X0_HVT)                                                0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1933/Y (NAND2X0_HVT)                                               0.152     0.224      1.997 f
  n1513 (net)                                      1        0.553               0.000      1.997 f
  U1934/Y (NAND3X0_HVT)                                               0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     3     1.213               0.000      5.226 r
  U1917/Y (NAND2X0_HVT)                                               0.146     0.255      5.481 f
  n1501 (net)                                      1        0.498               0.000      5.481 f
  U1919/Y (NAND3X0_HVT)                                               0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     3     1.213               0.000      5.666 r
  U1922/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1505 (net)                                      1        0.498               0.000      5.886 f
  U1924/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N2048 (net)                      1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U57/Y (AO22X1_HVT)                                  0.097     0.259      9.613 f
  AXIS_MVM_MATVEC_n121 (net)                       1        0.508               0.000      9.613 f
  AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.613 f
  data arrival time                                                                        9.613

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.294      1.106
  data required time                                                                       1.106
  -------------------------------------------------------------------------------------------------
  data required time                                                                       1.106
  data arrival time                                                                       -9.613
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_1__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2654/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1760/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1397 (net)                                      1        0.553               0.000      1.576 f
  U352/Y (NAND3X0_HVT)                                                0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1765/Y (NAND2X0_HVT)                                               0.152     0.224      1.997 f
  n1401 (net)                                      1        0.553               0.000      1.997 f
  U1766/Y (NAND3X0_HVT)                                               0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     3     1.213               0.000      5.226 r
  U1749/Y (NAND2X0_HVT)                                               0.146     0.255      5.481 f
  n1389 (net)                                      1        0.498               0.000      5.481 f
  U1751/Y (NAND3X0_HVT)                                               0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     3     1.213               0.000      5.666 r
  U1754/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1393 (net)                                      1        0.498               0.000      5.886 f
  U1756/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N520 (net)                       1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U1777/Y (AO22X1_HVT)                                0.097     0.259      9.613 f
  AXIS_MVM_MATVEC_n1793 (net)                      1        0.508               0.000      9.613 f
  AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.613 f
  data arrival time                                                                        9.613

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.294      1.106
  data required time                                                                       1.106
  -------------------------------------------------------------------------------------------------
  data required time                                                                       1.106
  data arrival time                                                                       -9.613
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_5__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2689/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1589/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1285 (net)                                         1        0.553               0.000      1.576 f
  U357/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1594/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1289 (net)                                         1        0.553               0.000      1.997 f
  U1595/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[10] (net)     3     1.213               0.000      5.226 r
  U1578/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1277 (net)                                         1        0.498               0.000      5.481 f
  U1580/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[11] (net)     3     1.213               0.000      5.666 r
  U1583/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1281 (net)                                         1        0.498               0.000      5.886 f
  U1585/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1469 (net)                         1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U700/Y (AO22X1_HVT)                                    0.097     0.259      9.613 f
  AXIS_MVM_MATVEC_n748 (net)                          1        0.508               0.000      9.613 f
  AXIS_MVM_MATVEC_tree_reg_5__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.613 f
  data arrival time                                                                           9.613

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.613
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2685/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1844/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1453 (net)                                         1        0.553               0.000      1.576 f
  U353/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1849/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1457 (net)                                         1        0.553               0.000      1.997 f
  U1850/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[10] (net)     3     1.213               0.000      5.226 r
  U1833/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1445 (net)                                         1        0.498               0.000      5.481 f
  U1835/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[11] (net)     3     1.213               0.000      5.666 r
  U1838/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1449 (net)                                         1        0.498               0.000      5.886 f
  U1840/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1284 (net)                         1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U917/Y (AO22X1_HVT)                                    0.097     0.259      9.613 f
  AXIS_MVM_MATVEC_n957 (net)                          1        0.508               0.000      9.613 f
  AXIS_MVM_MATVEC_tree_reg_4__2__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.613 f
  data arrival time                                                                           9.613

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.613
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_3__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2668/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1505/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1229 (net)                                         1        0.553               0.000      1.576 f
  U356/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1510/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1233 (net)                                         1        0.553               0.000      1.997 f
  U1511/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[10] (net)     3     1.213               0.000      5.226 r
  U1494/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1221 (net)                                         1        0.498               0.000      5.481 f
  U1496/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[11] (net)     3     1.213               0.000      5.666 r
  U1500/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1226 (net)                                         1        0.498               0.000      5.886 f
  U1501/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N947 (net)                          1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U1286/Y (AO22X1_HVT)                                   0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n1318 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_3__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_1__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2648/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     3      1.404               0.000      1.358 r
  U1421/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1173 (net)                                         1        0.553               0.000      1.576 f
  U355/Y (NAND3X0_HVT)                                                   0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     3      1.213               0.000      1.773 r
  U1426/Y (NAND2X0_HVT)                                                  0.152     0.224      1.997 f
  n1177 (net)                                         1        0.553               0.000      1.997 f
  U1427/Y (NAND3X0_HVT)                                                  0.171     0.188      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.185 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.671 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.183 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.696 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.208 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      4.720 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.226 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     3     1.213               0.000      5.226 r
  U1410/Y (NAND2X0_HVT)                                                  0.146     0.255      5.481 f
  n1165 (net)                                         1        0.498               0.000      5.481 f
  U1412/Y (NAND3X0_HVT)                                                  0.163     0.185      5.666 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     3     1.213               0.000      5.666 r
  U1416/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1170 (net)                                         1        0.498               0.000      5.886 f
  U1417/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N425 (net)                          1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U1872/Y (AO22X1_HVT)                                   0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n1888 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__2__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_5__2__0__0_ (net)           1        0.475               0.000      0.609 r
  U2696/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[2] (net)     3      1.404               0.000      1.358 r
  U1885/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1480 (net)                                      1        0.553               0.000      1.576 f
  U1887/Y (NAND3X0_HVT)                                               0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[3] (net)     3      1.213               0.000      1.773 r
  U1891/Y (NAND2X0_HVT)                                               0.146     0.220      1.993 f
  n1484 (net)                                      1        0.498               0.000      1.993 f
  U1893/Y (NAND3X0_HVT)                                               0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[10] (net)     3     1.213               0.000      5.224 r
  U1875/Y (NAND2X0_HVT)                                               0.153     0.259      5.483 f
  n1473 (net)                                      1        0.553               0.000      5.483 f
  U1877/Y (NAND3X0_HVT)                                               0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[11] (net)     3     1.201               0.000      5.667 r
  U1880/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1477 (net)                                      1        0.498               0.000      5.886 f
  U1882/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1564 (net)                      1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U605/Y (AO22X1_HVT)                                 0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n653 (net)                       1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_5__3__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.612 f
  data arrival time                                                                        9.612

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_5__3__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.294      1.106
  data required time                                                                       1.106
  -------------------------------------------------------------------------------------------------
  data required time                                                                       1.106
  data arrival time                                                                       -9.612
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__0__0_/Q (DFFX1_HVT)                  0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_3__1__0__0_ (net)           1        0.475               0.000      0.609 r
  U2672/Y (AND2X1_HVT)                                                0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[2] (net)     3      1.404               0.000      1.358 r
  U1801/Y (NAND2X0_HVT)                                               0.173     0.217      1.576 f
  n1424 (net)                                      1        0.553               0.000      1.576 f
  U1803/Y (NAND3X0_HVT)                                               0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[3] (net)     3      1.213               0.000      1.773 r
  U1807/Y (NAND2X0_HVT)                                               0.146     0.220      1.993 f
  n1428 (net)                                      1        0.498               0.000      1.993 f
  U1809/Y (NAND3X0_HVT)                                               0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[10] (net)     3     1.213               0.000      5.224 r
  U1791/Y (NAND2X0_HVT)                                               0.153     0.259      5.483 f
  n1417 (net)                                      1        0.553               0.000      5.483 f
  U1793/Y (NAND3X0_HVT)                                               0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[11] (net)     3     1.201               0.000      5.667 r
  U1796/Y (NAND2X0_HVT)                                               0.146     0.219      5.886 f
  n1421 (net)                                      1        0.498               0.000      5.886 f
  U1798/Y (NAND3X0_HVT)                                               0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1004 (net)                      1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U1229/Y (AO22X1_HVT)                                0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n1261 (net)                      1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_3__2__0__17_/D (DFFX1_HVT)                 0.097     0.000      9.612 f
  data arrival time                                                                        9.612

  clock clk (rise edge)                                                         1.400      1.400
  clock network delay (ideal)                                                   0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_3__2__0__17_/CLK (DFFX1_HVT)                         0.000      1.400 r
  library setup time                                                           -0.294      1.106
  data required time                                                                       1.106
  -------------------------------------------------------------------------------------------------
  data required time                                                                       1.106
  data arrival time                                                                       -9.612
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__1__2__0_ (net)              1        0.475               0.000      0.609 r
  U2643/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1717/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1368 (net)                                         1        0.553               0.000      1.576 f
  U1719/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1723/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1372 (net)                                         1        0.498               0.000      1.993 f
  U1725/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1707/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1361 (net)                                         1        0.553               0.000      5.483 f
  U1709/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[11] (net)     3     1.201               0.000      5.667 r
  U1712/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1365 (net)                                         1        0.498               0.000      5.886 f
  U1714/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N240 (net)                          1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U2089/Y (AO22X1_HVT)                                   0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n2097 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_0__2__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__2__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_7__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2710/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[2] (net)     3      1.404               0.000      1.358 r
  U1674/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1340 (net)                                         1        0.553               0.000      1.576 f
  U1676/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[3] (net)     3      1.213               0.000      1.773 r
  U1680/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1344 (net)                                         1        0.498               0.000      1.993 f
  U1682/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[10] (net)     3     1.213               0.000      5.224 r
  U1663/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1333 (net)                                         1        0.553               0.000      5.483 f
  U1665/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[11] (net)     3     1.201               0.000      5.667 r
  U1669/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1337 (net)                                         1        0.498               0.000      5.886 f
  U1671/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1991 (net)                         1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U114/Y (AO22X1_HVT)                                    0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n178 (net)                          1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_7__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_7__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_6__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2700/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[2] (net)     3      1.404               0.000      1.358 r
  U1630/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1312 (net)                                         1        0.553               0.000      1.576 f
  U1632/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[3] (net)     3      1.213               0.000      1.773 r
  U1636/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1316 (net)                                         1        0.498               0.000      1.993 f
  U1638/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[10] (net)     3     1.213               0.000      5.224 r
  U1620/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1305 (net)                                         1        0.553               0.000      5.483 f
  U1622/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[11] (net)     3     1.201               0.000      5.667 r
  U1625/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1309 (net)                                         1        0.498               0.000      5.886 f
  U1627/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1730 (net)                         1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U407/Y (AO22X1_HVT)                                    0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n463 (net)                          1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_6__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_6__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_4__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2679/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[2] (net)     3      1.404               0.000      1.358 r
  U1546/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1256 (net)                                         1        0.553               0.000      1.576 f
  U1548/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[3] (net)     3      1.213               0.000      1.773 r
  U1552/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1260 (net)                                         1        0.498               0.000      1.993 f
  U1554/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[10] (net)     3     1.213               0.000      5.224 r
  U1536/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1249 (net)                                         1        0.553               0.000      5.483 f
  U1538/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[11] (net)     3     1.201               0.000      5.667 r
  U1541/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1253 (net)                                         1        0.498               0.000      5.886 f
  U1543/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N1208 (net)                         1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U993/Y (AO22X1_HVT)                                    0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n1033 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_4__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_4__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_2__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2658/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[2] (net)     3      1.404               0.000      1.358 r
  U1462/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1200 (net)                                         1        0.553               0.000      1.576 f
  U1464/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[3] (net)     3      1.213               0.000      1.773 r
  U1468/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1204 (net)                                         1        0.498               0.000      1.993 f
  U1470/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[10] (net)     3     1.213               0.000      5.224 r
  U1452/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1193 (net)                                         1        0.553               0.000      5.483 f
  U1454/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[11] (net)     3     1.201               0.000      5.667 r
  U1457/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1197 (net)                                         1        0.498               0.000      5.886 f
  U1459/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N686 (net)                          1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U1579/Y (AO22X1_HVT)                                   0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n1603 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_2__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_2__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__2__0_/Q (DFFX1_HVT)                     0.101     0.609      0.609 r
  AXIS_MVM_MATVEC_tree_0__0__2__0_ (net)              1        0.475               0.000      0.609 r
  U2636/Y (AND2X1_HVT)                                                   0.117     0.287      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[1] (net)     1      1.339               0.000      0.896 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_1/CO (FADDX1_HVT)                0.222     0.463      1.358 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[2] (net)     3      1.404               0.000      1.358 r
  U1378/Y (NAND2X0_HVT)                                                  0.173     0.217      1.576 f
  n1144 (net)                                         1        0.553               0.000      1.576 f
  U1380/Y (NAND3X0_HVT)                                                  0.163     0.198      1.773 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[3] (net)     3      1.213               0.000      1.773 r
  U1384/Y (NAND2X0_HVT)                                                  0.146     0.220      1.993 f
  n1148 (net)                                         1        0.498               0.000      1.993 f
  U1386/Y (NAND3X0_HVT)                                                  0.171     0.189      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[4] (net)     1      1.339               0.000      2.182 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.487      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[5] (net)     1      1.339               0.000      2.669 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[6] (net)     1      1.339               0.000      3.181 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[7] (net)     1      1.339               0.000      3.693 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[8] (net)     1      1.339               0.000      4.205 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[9] (net)     1      1.339               0.000      4.717 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_9/CO (FADDX1_HVT)                0.216     0.506      5.224 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[10] (net)     3     1.213               0.000      5.224 r
  U1368/Y (NAND2X0_HVT)                                                  0.153     0.259      5.483 f
  n1137 (net)                                         1        0.553               0.000      5.483 f
  U1370/Y (NAND3X0_HVT)                                                  0.163     0.184      5.667 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[11] (net)     3     1.201               0.000      5.667 r
  U1373/Y (NAND2X0_HVT)                                                  0.146     0.219      5.886 f
  n1141 (net)                                         1        0.498               0.000      5.886 f
  U1375/Y (NAND3X0_HVT)                                                  0.171     0.189      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[12] (net)     1     1.339               0.000      6.075 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.487      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[13] (net)     1     1.339               0.000      6.562 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[14] (net)     1     1.339               0.000      7.074 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[15] (net)     1     1.339               0.000      7.586 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[16] (net)     1     1.339               0.000      8.098 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[17] (net)     1     1.339               0.000      8.610 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.354 f
  AXIS_MVM_MATVEC_N164 (net)                          1        0.501               0.000      9.354 f
  AXIS_MVM_MATVEC_U2165/Y (AO22X1_HVT)                                   0.097     0.259      9.612 f
  AXIS_MVM_MATVEC_n2173 (net)                         1        0.508               0.000      9.612 f
  AXIS_MVM_MATVEC_tree_reg_0__1__1__17_/D (DFFX1_HVT)                    0.097     0.000      9.612 f
  data arrival time                                                                           9.612

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__1__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.294      1.106
  data required time                                                                          1.106
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          1.106
  data arrival time                                                                          -9.612
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.506


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__4__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__4__0_/Q (DFFX1_HVT)                     0.115     0.686      0.686 f
  AXIS_MVM_MATVEC_tree_0__0__4__0_ (net)              2        1.053               0.000      0.686 f
  U2638/Y (AND2X1_HVT)                                                   0.110     0.249      0.935 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.382               0.000      0.935 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.138     0.364      1.299 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     2      0.824               0.000      1.299 f
  U1044/Y (NAND2X0_HVT)                                                  0.128     0.169      1.469 r
  n921 (net)                                          1        0.452               0.000      1.469 r
  U1045/Y (NAND3X0_HVT)                                                  0.360     0.383      1.852 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     3      1.327               0.000      1.852 f
  U1049/Y (NAND2X0_HVT)                                                  0.201     0.297      2.149 r
  n924 (net)                                          1        0.478               0.000      2.149 r
  U1051/Y (NAND3X0_HVT)                                                  0.371     0.413      2.562 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.382               0.000      2.562 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.161     0.509      3.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.382               0.000      3.071 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.149     0.400      3.471 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     3      1.180               0.000      3.471 f
  U1033/Y (NAND2X0_HVT)                                                  0.131     0.176      3.648 r
  n914 (net)                                          1        0.452               0.000      3.648 r
  U1034/Y (NAND3X0_HVT)                                                  0.337     0.369      4.017 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     3      1.180               0.000      4.017 f
  U1038/Y (NAND2X0_HVT)                                                  0.196     0.294      4.311 r
  n917 (net)                                          1        0.478               0.000      4.311 r
  U1040/Y (NAND3X0_HVT)                                                  0.370     0.411      4.722 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.382               0.000      4.722 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.161     0.509      5.231 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.382               0.000      5.231 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.155     0.407      5.637 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.382               0.000      5.637 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.155     0.404      6.041 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.382               0.000      6.041 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.155     0.404      6.445 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.382               0.000      6.445 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.155     0.404      6.848 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.382               0.000      6.848 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.155     0.404      7.252 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.382               0.000      7.252 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.155     0.404      7.655 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.382               0.000      7.655 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.155     0.404      8.059 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.382               0.000      8.059 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.155     0.404      8.463 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.382               0.000      8.463 f
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/S (FADDX1_HVT)                0.166     0.691      9.153 r
  AXIS_MVM_MATVEC_N183 (net)                          1        0.485               0.000      9.153 r
  AXIS_MVM_MATVEC_U2146/Y (AO22X1_HVT)                                   0.145     0.342      9.495 r
  AXIS_MVM_MATVEC_n2154 (net)                         1        0.503               0.000      9.495 r
  AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/D (DFFX1_HVT)                    0.145     0.000      9.495 r
  data arrival time                                                                           9.495

  clock clk (rise edge)                                                            1.400      1.400
  clock network delay (ideal)                                                      0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/CLK (DFFX1_HVT)                            0.000      1.400 r
  library setup time                                                              -0.403      0.997
  data required time                                                                          0.997
  ----------------------------------------------------------------------------------------------------
  data required time                                                                          0.997
  data arrival time                                                                          -9.495
  ----------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                           -8.498


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__0__0_/Q (DFFX1_HVT)                 0.115     0.686      0.686 f
  AXIS_MVM_MATVEC_tree_0__0__0__0_ (net)          2        1.053               0.000      0.686 f
  U2634/Y (AND2X1_HVT)                                               0.110     0.249      0.935 f
  AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.382               0.000      0.935 f
  AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.138     0.364      1.299 f
  AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        2        0.824               0.000      1.299 f
  U1022/Y (NAND2X0_HVT)                                              0.128     0.169      1.469 r
  n907 (net)                                      1        0.452               0.000      1.469 r
  U1023/Y (NAND3X0_HVT)                                              0.360     0.383      1.852 f
  AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        3        1.327               0.000      1.852 f
  U1027/Y (NAND2X0_HVT)                                              0.201     0.297      2.149 r
  n910 (net)                                      1        0.478               0.000      2.149 r
  U1029/Y (NAND3X0_HVT)                                              0.371     0.413      2.562 f
  AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.382               0.000      2.562 f
  AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.161     0.509      3.071 f
  AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.382               0.000      3.071 f
  AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.149     0.400      3.471 f
  AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        3        1.180               0.000      3.471 f
  U1011/Y (NAND2X0_HVT)                                              0.131     0.176      3.648 r
  n900 (net)                                      1        0.452               0.000      3.648 r
  U1012/Y (NAND3X0_HVT)                                              0.337     0.369      4.017 f
  AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        3        1.180               0.000      4.017 f
  U1016/Y (NAND2X0_HVT)                                              0.196     0.294      4.311 r
  n903 (net)                                      1        0.478               0.000      4.311 r
  U1018/Y (NAND3X0_HVT)                                              0.370     0.411      4.722 f
  AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.382               0.000      4.722 f
  AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.161     0.509      5.231 f
  AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.382               0.000      5.231 f
  AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.155     0.407      5.637 f
  AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.382               0.000      5.637 f
  AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.155     0.404      6.041 f
  AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.382               0.000      6.041 f
  AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.155     0.404      6.445 f
  AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.382               0.000      6.445 f
  AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.155     0.404      6.848 f
  AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.382               0.000      6.848 f
  AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.155     0.404      7.252 f
  AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.382               0.000      7.252 f
  AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.155     0.404      7.655 f
  AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.382               0.000      7.655 f
  AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.155     0.404      8.059 f
  AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.382               0.000      8.059 f
  AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.155     0.404      8.463 f
  AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.382               0.000      8.463 f
  AXIS_MVM_MATVEC_add_31_S2_U1_17/S (FADDX1_HVT)                     0.166     0.691      9.153 r
  AXIS_MVM_MATVEC_N145 (net)                      1        0.485               0.000      9.153 r
  AXIS_MVM_MATVEC_U2184/Y (AO22X1_HVT)                               0.145     0.342      9.495 r
  AXIS_MVM_MATVEC_n2192 (net)                     1        0.503               0.000      9.495 r
  AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/D (DFFX1_HVT)                0.145     0.000      9.495 r
  data arrival time                                                                       9.495

  clock clk (rise edge)                                                        1.400      1.400
  clock network delay (ideal)                                                  0.000      1.400
  AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/CLK (DFFX1_HVT)                        0.000      1.400 r
  library setup time                                                          -0.403      0.997
  data required time                                                                      0.997
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.997
  data arrival time                                                                      -9.495
  ------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                       -8.498


1
