Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: vgacore.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacore.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacore"
Output Format                      : NGC
Target Device                      : xc3s1000l-4-ft256

---- Source Options
Top Module Name                    : vgacore
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/dasfiowejogiawejgh/muevebola/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/dasfiowejogiawejgh/muevebola/divisor_bola.vhd" in Library work.
Architecture divisor_arch of Entity divisor_bola is up to date.
Compiling vhdl file "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <divisor_bola> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
WARNING:Xst:819 - "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" line 168: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" line 179: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_bx>
WARNING:Xst:819 - "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" line 191: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_bx>
WARNING:Xst:819 - "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" line 209: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd" line 265: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <barra>
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <divisor_bola> in library <work> (Architecture <divisor_arch>).
Entity <divisor_bola> analyzed. Unit <divisor_bola> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/dasfiowejogiawejgh/muevebola/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <divisor_bola>.
    Related source file is "C:/hlocal/dasfiowejogiawejgh/muevebola/divisor_bola.vhd".
    Found 3-bit up counter for signal <aumentar>.
    Found 1-bit register for signal <clk_aux>.
    Found 21-bit up counter for signal <cuenta>.
    Found 21-bit comparator equal for signal <cuenta$cmp_eq0000> created at line 43.
    Found 21-bit down accumulator for signal <division>.
    Found 21-bit comparator not equal for signal <division$cmp_ne0001> created at line 43.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <divisor_bola> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/dasfiowejogiawejgh/muevebola/bolamueve.vhd".
WARNING:Xst:647 - Input <PS2DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PS2CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <movimiento_pelota>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | RelojPelota               (rising_edge)        |
    | Clock enable       | movimiento_pelota$not0000 (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | xnegativoypositivo                             |
    | Power Up State     | xpositivoypositivo                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 9-bit latch for signal <px>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 10-bit latch for signal <py>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <hsyncb>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit subtractor for signal <barra$addsub0000> created at line 183.
    Found 9-bit adder for signal <barra$addsub0001> created at line 183.
    Found 11-bit comparator greater for signal <barra$cmp_gt0000> created at line 182.
    Found 9-bit comparator greater for signal <barra$cmp_gt0001> created at line 183.
    Found 11-bit comparator less for signal <barra$cmp_lt0000> created at line 182.
    Found 9-bit comparator less for signal <barra$cmp_lt0001> created at line 183.
    Found 10-bit subtractor for signal <bola$addsub0000> created at line 172.
    Found 10-bit adder for signal <bola$addsub0001> created at line 172.
    Found 9-bit comparator greater for signal <bola$cmp_gt0000> created at line 171.
    Found 10-bit comparator greater for signal <bola$cmp_gt0001> created at line 172.
    Found 9-bit comparator less for signal <bola$cmp_lt0000> created at line 171.
    Found 10-bit comparator less for signal <bola$cmp_lt0001> created at line 172.
    Found 9-bit adder for signal <bx$addsub0000> created at line 200.
    Found 10-bit comparator greatequal for signal <bx$cmp_ge0000> created at line 201.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 79.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 114.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 114.
    Found 10-bit comparator greatequal for signal <movimiento_pelota$cmp_ge0000> created at line 230.
    Found 11-bit comparator greatequal for signal <movimiento_pelota$cmp_ge0001> created at line 249.
    Found 10-bit comparator lessequal for signal <movimiento_pelota$cmp_le0000> created at line 235.
    Found 11-bit comparator lessequal for signal <movimiento_pelota$cmp_le0001> created at line 242.
    Found 9-bit adder for signal <mux0000$add0000> created at line 214.
    Found 9-bit subtractor for signal <mux0000$sub0000> created at line 217.
    Found 10-bit adder for signal <mux0001$share0000>.
    Found 10-bit subtractor for signal <mux0001$sub0000> created at line 220.
    Found 9-bit register for signal <r_bx>.
    Found 9-bit register for signal <r_px>.
    Found 10-bit register for signal <r_py>.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0000> created at line 158.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0001> created at line 159.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0002> created at line 160.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0003> created at line 160.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0000> created at line 158.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0001> created at line 159.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0002> created at line 160.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0003> created at line 160.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 95.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 130.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 130.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  27 Comparator(s).
Unit <vgacore> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 21-bit down accumulator                               : 1
# Registers                                            : 7
 1-bit register                                        : 4
 10-bit register                                       : 1
 9-bit register                                        : 2
# Latches                                              : 2
 10-bit latch                                          : 1
 9-bit latch                                           : 1
# Comparators                                          : 29
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 3
 11-bit comparator less                                : 5
 11-bit comparator lessequal                           : 1
 21-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <movimiento_pelota/FSM> on signal <movimiento_pelota[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 xpositivoypositivo | 00
 xpositivoynegativo | 01
 xnegativoypositivo | 10
 xnegativoynegativo | 11
--------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 21-bit down accumulator                               : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 2
 10-bit latch                                          : 1
 9-bit latch                                           : 1
# Comparators                                          : 29
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 3
 11-bit comparator less                                : 5
 11-bit comparator lessequal                           : 1
 21-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Otro_reloj/division_0> (without init value) has a constant value of 1 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Otro_reloj/division_1> (without init value) has a constant value of 1 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_bx_0> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vgacore> ...
WARNING:Xst:1710 - FF/Latch <r_bx_8> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_bx_8> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_bx_8> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_bx_8> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacore, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgacore.ngr
Top Level Output File Name         : vgacore
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 517
#      GND                         : 1
#      INV                         : 27
#      LUT1                        : 3
#      LUT2                        : 73
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 69
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 140
#      LUT4_D                      : 3
#      LUT4_L                      : 6
#      MUXCY                       : 121
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 117
#      FDC                         : 64
#      FDCE                        : 7
#      FDE                         : 2
#      FDP                         : 8
#      FDPE                        : 17
#      LDCP                        : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000lft256-4 

 Number of Slices:                      178  out of   7680     2%  
 Number of Slice Flip Flops:            117  out of  15360     0%  
 Number of 4 input LUTs:                327  out of  15360     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  13  out of    173     7%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------+------------------------+-------+
Nuevo_reloj/clk_aux                                        | NONE(hsyncb)           | 10    |
hsyncb_OBUF                                                | NONE(vsyncb)           | 11    |
clock                                                      | BUFGP                  | 49    |
Otro_reloj/clk_aux1                                        | BUFG                   | 28    |
movimiento_pelota_cmp_eq0000(movimiento_pelota_FSM_Out01:O)| NONE(*)(py_0)          | 19    |
-----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 96    |
px_0__and0000(px_0__and00001:O)    | NONE(px_0)             | 1     |
px_0__and0001(px_0__and00011:O)    | NONE(px_0)             | 1     |
px_1__and0000(px_1__and00001:O)    | NONE(px_1)             | 1     |
px_1__and0001(px_1__and00011:O)    | NONE(px_1)             | 1     |
px_2__and0000(px_2__and00001:O)    | NONE(px_2)             | 1     |
px_2__and0001(px_2__and00011:O)    | NONE(px_2)             | 1     |
px_3__and0000(px_3__and00001:O)    | NONE(px_3)             | 1     |
px_3__and0001(px_3__and00011:O)    | NONE(px_3)             | 1     |
px_4__and0000(px_4__and00001:O)    | NONE(px_4)             | 1     |
px_4__and0001(px_4__and00011:O)    | NONE(px_4)             | 1     |
px_5__and0000(px_5__and00001:O)    | NONE(px_5)             | 1     |
px_5__and0001(px_5__and00011:O)    | NONE(px_5)             | 1     |
px_6__and0000(px_6__and00001:O)    | NONE(px_6)             | 1     |
px_6__and0001(px_6__and00011:O)    | NONE(px_6)             | 1     |
px_7__and0000(px_7__and00001:O)    | NONE(px_7)             | 1     |
px_7__and0001(px_7__and00011:O)    | NONE(px_7)             | 1     |
px_8__and0000(px_8__and00001:O)    | NONE(px_8)             | 1     |
px_8__and0001(px_8__and00011:O)    | NONE(px_8)             | 1     |
py_0__and0000(py_0__and00001:O)    | NONE(py_0)             | 1     |
py_0__and0001(py_0__and00011:O)    | NONE(py_0)             | 1     |
py_1__and0000(py_1__and00001:O)    | NONE(py_1)             | 1     |
py_1__and0001(py_1__and00011:O)    | NONE(py_1)             | 1     |
py_2__and0000(py_2__and00001:O)    | NONE(py_2)             | 1     |
py_2__and0001(py_2__and00011:O)    | NONE(py_2)             | 1     |
py_3__and0000(py_3__and00001:O)    | NONE(py_3)             | 1     |
py_3__and0001(py_3__and00011:O)    | NONE(py_3)             | 1     |
py_4__and0000(py_4__and00001:O)    | NONE(py_4)             | 1     |
py_4__and0001(py_4__and00011:O)    | NONE(py_4)             | 1     |
py_5__and0000(py_5__and00001:O)    | NONE(py_5)             | 1     |
py_5__and0001(py_5__and00011:O)    | NONE(py_5)             | 1     |
py_6__and0000(py_6__and00001:O)    | NONE(py_6)             | 1     |
py_6__and0001(py_6__and00011:O)    | NONE(py_6)             | 1     |
py_7__and0000(py_7__and00001:O)    | NONE(py_7)             | 1     |
py_7__and0001(py_7__and00011:O)    | NONE(py_7)             | 1     |
py_8__and0000(py_8__and00001:O)    | NONE(py_8)             | 1     |
py_8__and0001(py_8__and00011:O)    | NONE(py_8)             | 1     |
py_9__and0000(py_9__and00001:O)    | NONE(py_9)             | 1     |
py_9__and0001(py_9__and00011:O)    | NONE(py_9)             | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.407ns (Maximum Frequency: 106.299MHz)
   Minimum input arrival time before clock: 5.345ns
   Maximum output required time after clock: 18.140ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 7.209ns (frequency: 138.715MHz)
  Total number of paths / destination ports: 422 / 10
-------------------------------------------------------------------------
Delay:               7.209ns (Levels of Logic = 12)
  Source:            hcnt_3 (FF)
  Destination:       hcnt_8 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: hcnt_3 to hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.457  hcnt_3 (hcnt_3)
     LUT4_D:I0->LO         1   0.551   0.126  hcnt_not0001_inv1_SW0 (N36)
     LUT4:I3->O            6   0.551   1.198  hcnt_not00011 (hcnt_not0001)
     LUT2:I1->O            1   0.551   0.000  Mcount_hcnt_lut<0> (Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_hcnt_cy<0> (Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<1> (Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<2> (Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<3> (Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<4> (Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<5> (Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<6> (Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_hcnt_cy<7> (Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.904   0.000  Mcount_hcnt_xor<8> (Mcount_hcnt8)
     FDC:D                     0.203          hcnt_8
    ----------------------------------------
    Total                      7.209ns (4.428ns logic, 2.781ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsyncb_OBUF'
  Clock period: 8.731ns (frequency: 114.534MHz)
  Total number of paths / destination ports: 703 / 11
-------------------------------------------------------------------------
Delay:               8.731ns (Levels of Logic = 13)
  Source:            vcnt_5 (FF)
  Destination:       vcnt_9 (FF)
  Source Clock:      hsyncb_OBUF rising
  Destination Clock: hsyncb_OBUF rising

  Data Path: vcnt_5 to vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.720   1.405  vcnt_5 (vcnt_5)
     LUT2_L:I0->LO         1   0.551   0.126  vcnt_not0001_inv215 (vcnt_not0001_inv215)
     LUT4:I3->O            4   0.551   0.943  vcnt_not0001_inv220 (vcnt_not0001_inv220)
     LUT4:I3->O            8   0.551   1.278  vcnt_not00011 (vcnt_not0001)
     LUT2:I1->O            1   0.551   0.000  Mcount_vcnt_lut<1> (Mcount_vcnt_lut<1>)
     MUXCY:S->O            1   0.500   0.000  Mcount_vcnt_cy<1> (Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<2> (Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<3> (Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<4> (Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<5> (Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<6> (Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<7> (Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_vcnt_cy<8> (Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.904   0.000  Mcount_vcnt_xor<9> (Mcount_vcnt9)
     FDC:D                     0.203          vcnt_9
    ----------------------------------------
    Total                      8.731ns (4.979ns logic, 3.752ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 9.407ns (frequency: 106.299MHz)
  Total number of paths / destination ports: 11501 / 73
-------------------------------------------------------------------------
Delay:               9.407ns (Levels of Logic = 34)
  Source:            Otro_reloj/cuenta_0 (FF)
  Destination:       Otro_reloj/cuenta_20 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Otro_reloj/cuenta_0 to Otro_reloj/cuenta_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  Otro_reloj/cuenta_0 (Otro_reloj/cuenta_0)
     LUT2:I0->O            1   0.551   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_lut<0>1 (Otro_reloj/Mcompar_cuenta_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<0> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<1> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<2> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<3> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<4> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<5> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<6> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<7> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<8> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<9> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<9>)
     MUXCY:CI->O          27   0.281   1.824  Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<10> (Otro_reloj/Mcompar_cuenta_cmp_eq0000_cy<10>)
     INV:I->O              1   0.551   0.801  Otro_reloj/cuenta_cmp_eq0000_inv1_INV_0 (Otro_reloj/cuenta_cmp_eq0000_inv)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<0> (Otro_reloj/Mcount_cuenta_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<1> (Otro_reloj/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<2> (Otro_reloj/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<3> (Otro_reloj/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<4> (Otro_reloj/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<5> (Otro_reloj/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<6> (Otro_reloj/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<7> (Otro_reloj/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<8> (Otro_reloj/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<9> (Otro_reloj/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<10> (Otro_reloj/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<11> (Otro_reloj/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<12> (Otro_reloj/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<13> (Otro_reloj/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<14> (Otro_reloj/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<15> (Otro_reloj/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<16> (Otro_reloj/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<17> (Otro_reloj/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<18> (Otro_reloj/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           0   0.064   0.000  Otro_reloj/Mcount_cuenta_cy<19> (Otro_reloj/Mcount_cuenta_cy<19>)
     XORCY:CI->O           1   0.904   0.000  Otro_reloj/Mcount_cuenta_xor<20> (Otro_reloj/Mcount_cuenta20)
     FDC:D                     0.203          Otro_reloj/cuenta_20
    ----------------------------------------
    Total                      9.407ns (5.566ns logic, 3.841ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Otro_reloj/clk_aux1'
  Clock period: 7.807ns (frequency: 128.090MHz)
  Total number of paths / destination ports: 182 / 11
-------------------------------------------------------------------------
Delay:               7.807ns (Levels of Logic = 4)
  Source:            r_py_5 (FF)
  Destination:       movimiento_pelota_FSM_FFd1 (FF)
  Source Clock:      Otro_reloj/clk_aux1 rising
  Destination Clock: Otro_reloj/clk_aux1 rising

  Data Path: r_py_5 to movimiento_pelota_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.720   1.540  r_py_5 (r_py_5)
     LUT2:I1->O            1   0.551   0.869  movimiento_pelota_not00018 (movimiento_pelota_not00018)
     LUT4:I2->O            1   0.551   0.869  movimiento_pelota_not000122 (movimiento_pelota_not000122)
     LUT4_L:I2->LO         1   0.551   0.126  movimiento_pelota_not000138_SW0 (N31)
     LUT4:I3->O            2   0.551   0.877  movimiento_pelota_not000138 (movimiento_pelota_not0001)
     FDPE:CE                   0.602          movimiento_pelota_FSM_FFd1
    ----------------------------------------
    Total                      7.807ns (3.526ns logic, 4.281ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.345ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Otro_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: reset to Otro_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            98   0.821   2.570  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.551   0.801  Otro_reloj/clk_aux_and00001 (Otro_reloj/clk_aux_and0000)
     FDE:CE                    0.602          Otro_reloj/clk_aux
    ----------------------------------------
    Total                      5.345ns (1.974ns logic, 3.371ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 784 / 10
-------------------------------------------------------------------------
Offset:              17.647ns (Levels of Logic = 8)
  Source:            hcnt_6 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: hcnt_6 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  hcnt_6 (hcnt_6)
     LUT4:I0->O            1   0.551   0.000  rectangulo269_SW01 (rectangulo269_SW0)
     MUXF5:I0->O           1   0.360   1.140  rectangulo269_SW0_f5 (N29)
     LUT4:I0->O            1   0.551   0.996  rectangulo269 (rectangulo269)
     LUT4:I1->O            1   0.551   0.996  rectangulo318 (rectangulo318)
     LUT4:I1->O            2   0.551   1.216  rectangulo350 (rectangulo)
     LUT4:I0->O            1   0.551   0.869  rgb<5>81 (rgb<5>81)
     LUT3:I2->O            4   0.551   0.917  rgb<5>103 (rgb_5_OBUF)
     OBUF:I->O                 5.644          rgb_8_OBUF (rgb<8>)
    ----------------------------------------
    Total                     17.647ns (10.030ns logic, 7.617ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsyncb_OBUF'
  Total number of paths / destination ports: 703 / 10
-------------------------------------------------------------------------
Offset:              17.277ns (Levels of Logic = 7)
  Source:            vcnt_4 (FF)
  Destination:       rgb<8> (PAD)
  Source Clock:      hsyncb_OBUF rising

  Data Path: vcnt_4 to rgb<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.473  vcnt_4 (vcnt_4)
     LUT4:I0->O            1   0.551   0.996  rectangulo197 (rectangulo197)
     LUT4:I1->O            1   0.551   0.996  rectangulo220 (rectangulo220)
     LUT4:I1->O            1   0.551   1.140  rectangulo228 (rectangulo228)
     LUT4:I0->O            2   0.551   1.216  rectangulo350 (rectangulo)
     LUT4:I0->O            1   0.551   0.869  rgb<5>81 (rgb<5>81)
     LUT3:I2->O            4   0.551   0.917  rgb<5>103 (rgb_5_OBUF)
     OBUF:I->O                 5.644          rgb_8_OBUF (rgb<8>)
    ----------------------------------------
    Total                     17.277ns (9.670ns logic, 7.607ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Otro_reloj/clk_aux1'
  Total number of paths / destination ports: 3339 / 9
-------------------------------------------------------------------------
Offset:              18.140ns (Levels of Logic = 7)
  Source:            r_px_0 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Otro_reloj/clk_aux1 rising

  Data Path: r_px_0 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.645  r_px_0 (r_px_0)
     LUT2:I1->O            3   0.551   1.102  Msub_mux0000_sub0000_cy<1>11 (Msub_mux0000_sub0000_cy<1>)
     LUT4:I1->O            7   0.551   1.261  Msub_mux0000_sub0000_cy<4>11 (Msub_mux0000_sub0000_cy<4>)
     LUT3:I1->O            4   0.551   0.985  Msub_mux0000_sub0000_cy<6>11 (Msub_mux0000_sub0000_cy<6>)
     LUT3:I2->O            3   0.551   0.907  Msub_mux0000_sub0000_xor<8>11 (mux0000_sub0000<8>)
     MUXCY:DI->O           2   1.128   1.072  Mcompar_bola_cmp_gt0000_cy<8> (Mcompar_bola_cmp_gt0000_cy<8>)
     LUT4:I1->O            5   0.551   0.921  rgb<1>103 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     18.140ns (10.247ns logic, 7.893ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.73 secs
 
--> 

Total memory usage is 268248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

