$date
	Thu Nov 10 16:22:12 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_ledControl $end
$var wire 1 ! doGen $end
$var wire 1 " doRet $end
$var wire 2 # genMode [1:0] $end
$var wire 1 $ loadRegister $end
$var reg 1 % clk $end
$var reg 1 & go $end
$var reg 1 ' registerBit $end
$var reg 1 ( reset $end
$var reg 1 ) retDone $end
$var reg 1 * sendDone $end
$scope module mut $end
$var wire 1 + clk $end
$var wire 1 ! doGen $end
$var wire 1 " doRet $end
$var wire 2 , genMode [1:0] $end
$var wire 1 - go $end
$var wire 1 $ loadRegister $end
$var wire 1 . registerBit $end
$var wire 1 / reset $end
$var wire 1 0 retDone $end
$var wire 1 1 sendDone $end
$var reg 1 2 S $end
$var reg 1 3 nS $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
x2
01
00
1/
0.
0-
bx0 ,
0+
0*
0)
1(
0'
0&
0%
x$
bx0 #
x"
x!
$end
#5
b0 #
b0 ,
02
0!
1"
1$
1%
1+
#10
0%
0+
0(
0/
1)
10
#15
1%
1+
#20
0%
0+
#25
1%
1+
#30
13
0%
0+
1&
1-
#35
b10 #
b10 ,
12
1!
0"
0$
1%
1+
#40
0%
0+
#45
1%
1+
#50
b11 #
b11 ,
0%
0+
1'
1.
#55
1%
1+
#60
0%
0+
#65
1%
1+
#70
03
0%
0+
1*
11
#75
13
b0 #
b0 ,
02
0!
1"
1$
1%
1+
#80
0%
0+
#85
03
b11 #
b11 ,
12
1!
0"
0$
1%
1+
#90
0%
0+
