module updown_counter (
    input  wire       clk,
    input  wire       rst,
    input  wire       en,
    input  wire       up_down,
    output reg  [3:0] count
);

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 4'b0000;
        end
        else if (en) begin
            if (up_down)
                count <= count + 1;   
            else
                count <= count - 1;   
        end
        else begin
            count <= count;          
        end
    end

endmodule
