#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 30 16:07:04 2022
# Process ID: 10248
# Current directory: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/top.vds
# Journal file: E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1457.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/top.v:35]
INFO: [Synth 8-6157] synthesizing module 'bmu' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/bmu.v:31]
	Parameter TRELLIS_OUTPUT2_0 bound to: 64'b0110011010011001100110010110011001100110100110011001100101100110 
	Parameter TRELLIS_OUTPUT1_0 bound to: 64'b0101010110101010101010100101010110101010010101010101010110101010 
	Parameter TRELLIS_OUTPUT0_0 bound to: 64'b0101101001011010101001011010010110100101101001010101101001011010 
	Parameter TRELLIS_OUTPUT2_1 bound to: 64'b1001100101100110011001101001100110011001011001100110011010011001 
	Parameter TRELLIS_OUTPUT1_1 bound to: 64'b1010101001010101010101011010101001010101101010101010101001010101 
	Parameter TRELLIS_OUTPUT0_1 bound to: 64'b1010010110100101010110100101101001011010010110101010010110100101 
INFO: [Synth 8-6157] synthesizing module 'hamming_distance' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/hamming_distance.v:31]
INFO: [Synth 8-6155] done synthesizing module 'hamming_distance' (1#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/hamming_distance.v:31]
INFO: [Synth 8-6155] done synthesizing module 'bmu' (2#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/bmu.v:31]
INFO: [Synth 8-6157] synthesizing module 'pathmetrics' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pathmetrics.v:31]
INFO: [Synth 8-6157] synthesizing module 'getmin' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/getmin.v:31]
INFO: [Synth 8-6157] synthesizing module 'mincomparator' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/mincomparator.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mincomparator' (3#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/mincomparator.v:29]
INFO: [Synth 8-6155] done synthesizing module 'getmin' (4#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/getmin.v:31]
INFO: [Synth 8-6155] done synthesizing module 'pathmetrics' (5#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pathmetrics.v:31]
INFO: [Synth 8-6157] synthesizing module 'pmu' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pmu.v:33]
INFO: [Synth 8-6157] synthesizing module 'acs' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/acs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'acs' (6#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/acs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'pmu' (7#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pmu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pathrecordmemory' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pathrecordmemory.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pathrecordmemory.v:41]
INFO: [Synth 8-6155] done synthesizing module 'pathrecordmemory' (8#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/pathrecordmemory.v:35]
INFO: [Synth 8-6157] synthesizing module 'getmax' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/getmax.v:32]
INFO: [Synth 8-6157] synthesizing module 'maxcomparator' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/maxcomparator.v:31]
INFO: [Synth 8-6155] done synthesizing module 'maxcomparator' (9#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/maxcomparator.v:31]
INFO: [Synth 8-6155] done synthesizing module 'getmax' (10#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/getmax.v:32]
INFO: [Synth 8-6157] synthesizing module 'tracebackunit' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/tracebackunit.v:44]
	Parameter IDLE bound to: 3'b001 
	Parameter ADDRESS_GEN bound to: 3'b010 
	Parameter STATE_OUT bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'tracebackunit' (11#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/tracebackunit.v:44]
INFO: [Synth 8-6157] synthesizing module 'lifo' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/lifo.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/lifo.v:42]
INFO: [Synth 8-6155] done synthesizing module 'lifo' (12#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/lifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/controlunit.v:53]
WARNING: [Synth 8-5788] Register r_enter_reg in module controlunit is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/controlunit.v:135]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (13#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/controlunit.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (14#1) [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/top.v:35]
WARNING: [Synth 8-3331] design lifo has unconnected port i_rstn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1499.184 ; gain = 42.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1507.555 ; gain = 50.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1507.555 ; gain = 50.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/constrs_1/new/constraints.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.969 ; gain = 16.508
Finished Parsing XDC File [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1652.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1652.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.969 ; gain = 195.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.969 ; gain = 195.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1652.969 ; gain = 195.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_currState_reg' in module 'tracebackunit'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.srcs/sources_1/new/controlunit.v:127]
INFO: [Synth 8-802] inferred FSM for state register 'r_currState_reg' in module 'controlunit'
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"pathrecordmemory:/r_memArray_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "pathrecordmemory:/r_memArray_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "pathrecordmemory:/r_memArray_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "pathrecordmemory:/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "pathrecordmemory:/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "pathrecordmemory:/r_memArray_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
             ADDRESS_GEN |                              010 |                              010
               STATE_OUT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_currState_reg' in module 'tracebackunit'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"lifo:/r_lifoMemory_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "lifo:/r_lifoMemory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
         CALCULATE_WRITE |                             0010 |                             0010
          TRACEBACK_READ |                             0100 |                             0100
             OUT_CONTROL |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_currState_reg' in module 'controlunit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1652.969 ; gain = 195.840
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[62].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[51].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[50].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[47].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[46].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[35].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[34].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[29].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[28].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[17].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[16].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[13].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[12].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[1].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u0' (hamming_distance) to 'U1/genblk1[0].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[62].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[51].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[50].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[47].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[46].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[35].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[34].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[29].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[28].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[17].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[16].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[13].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[12].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[1].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[63].u1' (hamming_distance) to 'U1/genblk1[0].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[60].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[49].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[48].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[45].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[44].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[33].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[32].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[31].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[30].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[19].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[18].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[15].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[14].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[3].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u0' (hamming_distance) to 'U1/genblk1[2].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[60].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[49].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[48].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[45].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[44].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[33].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[32].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[31].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[30].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[19].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[18].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[15].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[14].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[3].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[61].u1' (hamming_distance) to 'U1/genblk1[2].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[58].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[55].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[54].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[43].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[42].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[39].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[38].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[25].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[24].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[21].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[20].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[9].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[8].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[5].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u0' (hamming_distance) to 'U1/genblk1[4].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[58].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[55].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[54].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[43].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[42].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[39].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[38].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[25].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[24].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[21].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[20].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[9].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[8].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[5].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[59].u1' (hamming_distance) to 'U1/genblk1[4].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[56].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[53].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[52].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[41].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[40].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[37].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[36].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[27].u1'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[26].u0'
INFO: [Synth 8-223] decloning instance 'U1/genblk1[57].u0' (hamming_distance) to 'U1/genblk1[23].u0'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 64    
	   2 Input      8 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 8     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---RAMs : 
	             160K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 190   
	   2 Input      6 Bit        Muxes := 64    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module hamming_distance 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
Module mincomparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pathmetrics 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 64    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module acs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pathrecordmemory 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             160K Bit         RAMs := 1     
Module maxcomparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module tracebackunit 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module lifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module controlunit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"top/U5/r_memArray_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "top/U5/r_memArray_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"top/U7/r_lifoMemory_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top/U7/r_lifoMemory_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 1652.969 ; gain = 195.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|pathrecordmemory: | r_memArray_reg   | 4 K x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|lifo:             | r_lifoMemory_reg | 4 K x 1(READ_FIRST)    | W |   | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/U5/r_memArray_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/U5/r_memArray_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/U7/r_lifoMemory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 2217.547 ; gain = 760.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "top/U5/r_memArray_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "top/U5/r_memArray_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "top/U5/r_memArray_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "top/U5/r_memArray_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 2320.609 ; gain = 863.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|top         | U5/r_memArray_reg | 4 K x 64(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|lifo:       | r_lifoMemory_reg  | 4 K x 1(READ_FIRST)    | W |   | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[11]' (FDRE) to 'U7/r_counterRead_reg[11]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[10]' (FDRE) to 'U7/r_counterRead_reg[10]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[9]' (FDRE) to 'U7/r_counterRead_reg[9]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[8]' (FDRE) to 'U7/r_counterRead_reg[8]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[7]' (FDRE) to 'U7/r_counterRead_reg[7]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[6]' (FDRE) to 'U7/r_counterRead_reg[6]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[0]' (FDRE) to 'U7/r_counterRead_reg[0]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[1]' (FDRE) to 'U7/r_counterRead_reg[1]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[2]' (FDRE) to 'U7/r_counterRead_reg[2]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[3]' (FDRE) to 'U7/r_counterRead_reg[3]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[4]' (FDRE) to 'U7/r_counterRead_reg[4]'
INFO: [Synth 8-3886] merging instance 'U7/r_counterRead_reg_rep[5]' (FDRE) to 'U7/r_counterRead_reg[5]'
INFO: [Synth 8-6837] The timing for the instance U5/r_memArray_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U5/r_memArray_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U5/r_memArray_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U5/r_memArray_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U7/r_lifoMemory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 2476.492 ; gain = 1019.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY8      |   193|
|3     |LUT1        |    71|
|4     |LUT2        |    45|
|5     |LUT3        |   992|
|6     |LUT4        |  1254|
|7     |LUT5        |  1050|
|8     |LUT6        |  2098|
|9     |MUXF7       |    13|
|10    |MUXF8       |     4|
|11    |RAMB18E2_1  |     1|
|12    |RAMB18E2_2  |     1|
|13    |RAMB36E2_10 |     1|
|14    |RAMB36E2_11 |     1|
|15    |RAMB36E2_6  |     1|
|16    |RAMB36E2_7  |     1|
|17    |RAMB36E2_8  |     1|
|18    |RAMB36E2_9  |     1|
|19    |FDCE        |   555|
|20    |FDPE        |     2|
|21    |FDRE        |   538|
|22    |IBUF        |    18|
|23    |OBUF        |    16|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |  6858|
|2     |  U2                     |pmu                  |    64|
|3     |    \genblk1[10].A1      |acs_156              |     2|
|4     |    \genblk1[11].A1      |acs_157              |     2|
|5     |    \genblk1[12].A1      |acs_158              |     2|
|6     |    \genblk1[13].A1      |acs_159              |     2|
|7     |    \genblk1[14].A1      |acs_160              |     2|
|8     |    \genblk1[15].A1      |acs_161              |     2|
|9     |    \genblk1[16].A1      |acs_162              |     2|
|10    |    \genblk1[17].A1      |acs_163              |     2|
|11    |    \genblk1[18].A1      |acs_164              |     2|
|12    |    \genblk1[19].A1      |acs_165              |     2|
|13    |    \genblk1[1].A1       |acs_166              |     2|
|14    |    \genblk1[20].A1      |acs_167              |     2|
|15    |    \genblk1[21].A1      |acs_168              |     2|
|16    |    \genblk1[22].A1      |acs_169              |     2|
|17    |    \genblk1[23].A1      |acs_170              |     2|
|18    |    \genblk1[24].A1      |acs_171              |     2|
|19    |    \genblk1[25].A1      |acs_172              |     2|
|20    |    \genblk1[26].A1      |acs_173              |     2|
|21    |    \genblk1[27].A1      |acs_174              |     2|
|22    |    \genblk1[28].A1      |acs_175              |     2|
|23    |    \genblk1[29].A1      |acs_176              |     2|
|24    |    \genblk1[2].A1       |acs_177              |     2|
|25    |    \genblk1[30].A1      |acs_178              |     2|
|26    |    \genblk1[31].A1      |acs_179              |     2|
|27    |    \genblk1[32].A1      |acs_180              |     2|
|28    |    \genblk1[3].A1       |acs_181              |     2|
|29    |    \genblk1[4].A1       |acs_182              |     2|
|30    |    \genblk1[5].A1       |acs_183              |     2|
|31    |    \genblk1[6].A1       |acs_184              |     2|
|32    |    \genblk1[7].A1       |acs_185              |     2|
|33    |    \genblk1[8].A1       |acs_186              |     2|
|34    |    \genblk1[9].A1       |acs_187              |     2|
|35    |  U3                     |pmu_0                |    64|
|36    |    \genblk1[10].A1      |acs                  |     2|
|37    |    \genblk1[11].A1      |acs_125              |     2|
|38    |    \genblk1[12].A1      |acs_126              |     2|
|39    |    \genblk1[13].A1      |acs_127              |     2|
|40    |    \genblk1[14].A1      |acs_128              |     2|
|41    |    \genblk1[15].A1      |acs_129              |     2|
|42    |    \genblk1[16].A1      |acs_130              |     2|
|43    |    \genblk1[17].A1      |acs_131              |     2|
|44    |    \genblk1[18].A1      |acs_132              |     2|
|45    |    \genblk1[19].A1      |acs_133              |     2|
|46    |    \genblk1[1].A1       |acs_134              |     2|
|47    |    \genblk1[20].A1      |acs_135              |     2|
|48    |    \genblk1[21].A1      |acs_136              |     2|
|49    |    \genblk1[22].A1      |acs_137              |     2|
|50    |    \genblk1[23].A1      |acs_138              |     2|
|51    |    \genblk1[24].A1      |acs_139              |     2|
|52    |    \genblk1[25].A1      |acs_140              |     2|
|53    |    \genblk1[26].A1      |acs_141              |     2|
|54    |    \genblk1[27].A1      |acs_142              |     2|
|55    |    \genblk1[28].A1      |acs_143              |     2|
|56    |    \genblk1[29].A1      |acs_144              |     2|
|57    |    \genblk1[2].A1       |acs_145              |     2|
|58    |    \genblk1[30].A1      |acs_146              |     2|
|59    |    \genblk1[31].A1      |acs_147              |     2|
|60    |    \genblk1[32].A1      |acs_148              |     2|
|61    |    \genblk1[3].A1       |acs_149              |     2|
|62    |    \genblk1[4].A1       |acs_150              |     2|
|63    |    \genblk1[5].A1       |acs_151              |     2|
|64    |    \genblk1[6].A1       |acs_152              |     2|
|65    |    \genblk1[7].A1       |acs_153              |     2|
|66    |    \genblk1[8].A1       |acs_154              |     2|
|67    |    \genblk1[9].A1       |acs_155              |     2|
|68    |  U1                     |bmu                  |     8|
|69    |    \genblk1[57].u0      |hamming_distance     |     1|
|70    |    \genblk1[57].u1      |hamming_distance_188 |     1|
|71    |    \genblk1[59].u0      |hamming_distance_189 |     1|
|72    |    \genblk1[59].u1      |hamming_distance_190 |     1|
|73    |    \genblk1[61].u0      |hamming_distance_191 |     1|
|74    |    \genblk1[61].u1      |hamming_distance_192 |     1|
|75    |    \genblk1[63].u0      |hamming_distance_193 |     1|
|76    |    \genblk1[63].u1      |hamming_distance_194 |     1|
|77    |  U4                     |pathmetrics          |  4778|
|78    |    m1                   |getmin               |  2018|
|79    |      \genblk1[10].u_c1  |mincomparator        |    44|
|80    |      \genblk1[11].u_c1  |mincomparator_63     |    21|
|81    |      \genblk1[12].u_c1  |mincomparator_64     |    43|
|82    |      \genblk1[13].u_c1  |mincomparator_65     |    21|
|83    |      \genblk1[14].u_c1  |mincomparator_66     |    41|
|84    |      \genblk1[15].u_c1  |mincomparator_67     |    21|
|85    |      \genblk1[16].u_c1  |mincomparator_68     |   907|
|86    |      \genblk1[17].u_c1  |mincomparator_69     |    21|
|87    |      \genblk1[18].u_c1  |mincomparator_70     |    44|
|88    |      \genblk1[19].u_c1  |mincomparator_71     |    21|
|89    |      \genblk1[1].u_c1   |mincomparator_72     |    21|
|90    |      \genblk1[20].u_c1  |mincomparator_73     |    46|
|91    |      \genblk1[21].u_c1  |mincomparator_74     |    21|
|92    |      \genblk1[22].u_c1  |mincomparator_75     |    44|
|93    |      \genblk1[23].u_c1  |mincomparator_76     |    21|
|94    |      \genblk1[24].u_c1  |mincomparator_77     |    56|
|95    |      \genblk1[25].u_c1  |mincomparator_78     |    21|
|96    |      \genblk1[26].u_c1  |mincomparator_79     |    44|
|97    |      \genblk1[27].u_c1  |mincomparator_80     |    21|
|98    |      \genblk1[28].u_c1  |mincomparator_81     |    44|
|99    |      \genblk1[29].u_c1  |mincomparator_82     |    21|
|100   |      \genblk1[2].u_c1   |mincomparator_83     |    44|
|101   |      \genblk1[30].u_c1  |mincomparator_84     |    44|
|102   |      \genblk1[31].u_c1  |mincomparator_85     |    21|
|103   |      \genblk1[32].u_c1  |mincomparator_86     |    70|
|104   |      \genblk1[3].u_c1   |mincomparator_87     |    21|
|105   |      \genblk1[4].u_c1   |mincomparator_88     |    43|
|106   |      \genblk1[5].u_c1   |mincomparator_89     |    21|
|107   |      \genblk1[6].u_c1   |mincomparator_90     |    41|
|108   |      \genblk1[7].u_c1   |mincomparator_91     |    21|
|109   |      \genblk1[8].u_c1   |mincomparator_92     |    56|
|110   |      \genblk1[9].u_c1   |mincomparator_93     |    21|
|111   |      \genblk2[0].u_c2   |mincomparator_94     |     4|
|112   |      \genblk2[10].u_c2  |mincomparator_95     |     4|
|113   |      \genblk2[11].u_c2  |mincomparator_96     |     4|
|114   |      \genblk2[12].u_c2  |mincomparator_97     |     4|
|115   |      \genblk2[13].u_c2  |mincomparator_98     |     1|
|116   |      \genblk2[14].u_c2  |mincomparator_99     |     4|
|117   |      \genblk2[15].u_c2  |mincomparator_100    |     1|
|118   |      \genblk2[1].u_c2   |mincomparator_101    |     1|
|119   |      \genblk2[2].u_c2   |mincomparator_102    |     1|
|120   |      \genblk2[3].u_c2   |mincomparator_103    |     1|
|121   |      \genblk2[4].u_c2   |mincomparator_104    |     4|
|122   |      \genblk2[5].u_c2   |mincomparator_105    |     1|
|123   |      \genblk2[6].u_c2   |mincomparator_106    |     1|
|124   |      \genblk2[7].u_c2   |mincomparator_107    |     1|
|125   |      \genblk2[8].u_c2   |mincomparator_108    |     4|
|126   |      \genblk2[9].u_c2   |mincomparator_109    |     4|
|127   |      \genblk3[0].u_c3   |mincomparator_110    |     1|
|128   |      \genblk3[1].u_c3   |mincomparator_111    |     1|
|129   |      \genblk3[2].u_c3   |mincomparator_112    |     1|
|130   |      \genblk3[3].u_c3   |mincomparator_113    |     1|
|131   |      \genblk3[4].u_c3   |mincomparator_114    |     1|
|132   |      \genblk3[5].u_c3   |mincomparator_115    |     8|
|133   |      \genblk3[6].u_c3   |mincomparator_116    |     1|
|134   |      \genblk3[7].u_c3   |mincomparator_117    |     3|
|135   |      \genblk4[0].u_c4   |mincomparator_118    |     1|
|136   |      \genblk4[1].u_c4   |mincomparator_119    |     1|
|137   |      \genblk4[2].u_c4   |mincomparator_120    |     6|
|138   |      \genblk4[3].u_c4   |mincomparator_121    |     1|
|139   |      \genblk5[0].u_c4   |mincomparator_122    |     1|
|140   |      \genblk5[1].u_c4   |mincomparator_123    |     3|
|141   |      u_c4               |mincomparator_124    |     1|
|142   |  U5                     |pathrecordmemory     |    36|
|143   |  U6                     |tracebackunit        |    40|
|144   |  U7                     |lifo                 |    70|
|145   |  U8                     |controlunit          |   365|
|146   |  u_1                    |getmax               |   886|
|147   |    \genblk1[10].u_c1    |maxcomparator        |    22|
|148   |    \genblk1[11].u_c1    |maxcomparator_1      |    17|
|149   |    \genblk1[12].u_c1    |maxcomparator_2      |    38|
|150   |    \genblk1[13].u_c1    |maxcomparator_3      |    17|
|151   |    \genblk1[14].u_c1    |maxcomparator_4      |    22|
|152   |    \genblk1[15].u_c1    |maxcomparator_5      |    17|
|153   |    \genblk1[16].u_c1    |maxcomparator_6      |    63|
|154   |    \genblk1[17].u_c1    |maxcomparator_7      |    17|
|155   |    \genblk1[18].u_c1    |maxcomparator_8      |    22|
|156   |    \genblk1[19].u_c1    |maxcomparator_9      |    17|
|157   |    \genblk1[1].u_c1     |maxcomparator_10     |    17|
|158   |    \genblk1[20].u_c1    |maxcomparator_11     |    38|
|159   |    \genblk1[21].u_c1    |maxcomparator_12     |    17|
|160   |    \genblk1[22].u_c1    |maxcomparator_13     |    22|
|161   |    \genblk1[23].u_c1    |maxcomparator_14     |    17|
|162   |    \genblk1[24].u_c1    |maxcomparator_15     |    51|
|163   |    \genblk1[25].u_c1    |maxcomparator_16     |    17|
|164   |    \genblk1[26].u_c1    |maxcomparator_17     |    22|
|165   |    \genblk1[27].u_c1    |maxcomparator_18     |    17|
|166   |    \genblk1[28].u_c1    |maxcomparator_19     |    38|
|167   |    \genblk1[29].u_c1    |maxcomparator_20     |    17|
|168   |    \genblk1[2].u_c1     |maxcomparator_21     |    22|
|169   |    \genblk1[30].u_c1    |maxcomparator_22     |    22|
|170   |    \genblk1[31].u_c1    |maxcomparator_23     |    17|
|171   |    \genblk1[32].u_c1    |maxcomparator_24     |    74|
|172   |    \genblk1[3].u_c1     |maxcomparator_25     |    17|
|173   |    \genblk1[4].u_c1     |maxcomparator_26     |    38|
|174   |    \genblk1[5].u_c1     |maxcomparator_27     |    17|
|175   |    \genblk1[6].u_c1     |maxcomparator_28     |    22|
|176   |    \genblk1[7].u_c1     |maxcomparator_29     |    17|
|177   |    \genblk1[8].u_c1     |maxcomparator_30     |    51|
|178   |    \genblk1[9].u_c1     |maxcomparator_31     |    17|
|179   |    \genblk2[0].u_c2     |maxcomparator_32     |     1|
|180   |    \genblk2[10].u_c2    |maxcomparator_33     |     1|
|181   |    \genblk2[11].u_c2    |maxcomparator_34     |     2|
|182   |    \genblk2[12].u_c2    |maxcomparator_35     |     1|
|183   |    \genblk2[13].u_c2    |maxcomparator_36     |     2|
|184   |    \genblk2[14].u_c2    |maxcomparator_37     |     1|
|185   |    \genblk2[15].u_c2    |maxcomparator_38     |     2|
|186   |    \genblk2[1].u_c2     |maxcomparator_39     |     2|
|187   |    \genblk2[2].u_c2     |maxcomparator_40     |     1|
|188   |    \genblk2[3].u_c2     |maxcomparator_41     |     2|
|189   |    \genblk2[4].u_c2     |maxcomparator_42     |     1|
|190   |    \genblk2[5].u_c2     |maxcomparator_43     |     2|
|191   |    \genblk2[6].u_c2     |maxcomparator_44     |     1|
|192   |    \genblk2[7].u_c2     |maxcomparator_45     |     2|
|193   |    \genblk2[8].u_c2     |maxcomparator_46     |     1|
|194   |    \genblk2[9].u_c2     |maxcomparator_47     |     2|
|195   |    \genblk3[0].u_c3     |maxcomparator_48     |     1|
|196   |    \genblk3[1].u_c3     |maxcomparator_49     |     2|
|197   |    \genblk3[2].u_c3     |maxcomparator_50     |     1|
|198   |    \genblk3[3].u_c3     |maxcomparator_51     |     2|
|199   |    \genblk3[4].u_c3     |maxcomparator_52     |     1|
|200   |    \genblk3[5].u_c3     |maxcomparator_53     |     2|
|201   |    \genblk3[6].u_c3     |maxcomparator_54     |     1|
|202   |    \genblk3[7].u_c3     |maxcomparator_55     |     2|
|203   |    \genblk4[0].u_c4     |maxcomparator_56     |     1|
|204   |    \genblk4[1].u_c4     |maxcomparator_57     |     2|
|205   |    \genblk4[2].u_c4     |maxcomparator_58     |     1|
|206   |    \genblk4[3].u_c4     |maxcomparator_59     |     1|
|207   |    \genblk5[0].u_c5     |maxcomparator_60     |     3|
|208   |    \genblk5[1].u_c5     |maxcomparator_61     |     2|
|209   |    u_c6                 |maxcomparator_62     |     1|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:02:11 . Memory (MB): peak = 2481.285 ; gain = 878.742
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 2481.285 ; gain = 1024.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2505.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2505.828 ; gain = 2152.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2505.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Working/Digital Design/Graduation Project/Repo/Narrowband-IoT-Receiver/src/viterbi_decoder/viterbi_decoder.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 16:09:55 2022...
