// Seed: 148663540
macromodule module_0 (
    output wor id_0
);
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6
    , id_24,
    input wor id_7,
    output wor id_8
    , id_25,
    input supply0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    output logic id_13,
    input wand id_14,
    output tri1 id_15,
    output uwire id_16,
    output logic id_17,
    input logic id_18,
    output logic id_19,
    output wire id_20,
    input logic id_21,
    output tri id_22
);
  wire id_26;
  logic id_27, id_28, id_29;
  always #1 id_17 <= 1'd0;
  module_0(
      id_8
  );
  wor   id_30 = 1;
  timeunit 1ps;
  logic id_31;
  final @(posedge id_21) id_13 <= id_31;
  wire id_32;
  always id_31 <= 1;
  assign id_28 = id_18;
  assign id_19 = id_29;
  assign id_28 = id_31;
  wire id_33;
  assign id_8 = id_30;
  wire id_34;
endmodule
