You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_SIZE with register pressure awareness.

Key Principle:
- Fusion increases register usage (intermediates stay in registers)
- Spill to local memory kills fusion benefit

Register Pressure Signals (from NCU):
- launch__registers_per_thread > 128 → likely spilling
- launch__occupancy_limit_registers < other limits → register-bound

Rules:
- Start conservative: BLOCK_SIZE ∈ {256, 512} for element-wise
- For matmul fusion: BLOCK_M/N ∈ {32, 64}, BLOCK_K ∈ {32}
- If registers > 128: reduce BLOCK_* by half
- Trade-off: recompute cheap ops (e.g., x*0.5) vs store intermediate

When to Recompute vs Keep:
- Keep: expensive ops (exp, log, div, sqrt)
- Recompute: cheap ops (add, mul, max) if register pressure high
- Example: `y = relu(x); z = y * scale` → keep y
- Example: `y = x * 0.5; z = y + bias` → can recompute y if needed

Autotune:
- 2-3 BLOCK_SIZE configs, always include smaller fallback



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl
import math


@triton.jit
def conv3d_div_im2col_gemm_kernel(
    x_ptr,  # float32[N, C_in, D_in, H_in, W_in] (flattened)
    w_ptr,  # float32[C_out, C_in, Kd, Kh, Kw]  (flattened)
    y_ptr,  # float32[N, C_out, D_out, H_out, W_out] (flattened)
    N, C_in,
    D_in, H_in, W_in,
    C_out,
    Kd, Kh, Kw,
    D_out, H_out, W_out,
    M,          # N * D_out * H_out * W_out  (output positions)
    K,          # C_in * Kd * Kh * Kw        (reduction dim)
    inv_div,    # 1.0 / divisor
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    """
    Implicit-GEMM 3D convolution:

        y[n, oc, od, oh, ow] = sum_{ic,kd,kh,kw} x[n, ic, od+kd, oh+kh, ow+kw] *
                               w[oc, ic, kd, kh, kw] / divisor

    Implemented as a matrix multiplication:

        A: [M, K]  (im2col(x))
        B: [K, C_out] (weights)
        C: [M, C_out] = A @ B

    where M = N * D_out * H_out * W_out and K = C_in * Kd * Kh * Kw.

    This kernel computes tiles of C of shape [BLOCK_M, BLOCK_N].
    Optimizations:
      - 2D grid over (M, C_out)
      - Factored address computations into position-only and kernel-only parts
        to reduce integer arithmetic inside the K loop.
    """
    pid_m = tl.program_id(0)  # tile index along M dimension (output positions)
    pid_n = tl.program_id(1)  # tile index along N dimension (output channels)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)  # [BM]
    offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)  # [BN]

    mask_m = offs_m < M
    mask_n = offs_n < C_out

    # Decode offs_m (0..M-1) -> (n, od, oh, ow)
    DHW_out = D_out * H_out * W_out
    HW_out = H_out * W_out

    n_idx = offs_m // DHW_out
    rem = offs_m - n_idx * DHW_out
    od_idx = rem // HW_out
    rem2 = rem - od_idx * HW_out
    oh_idx = rem2 // W_out
    ow_idx = rem2 - oh_idx * W_out

    # Precompute base input offsets that depend only on (n, od, oh, ow)
    # base_pos = ((((n*C_in)*D_in + od) * H_in + oh) * W_in + ow)
    base_pos = (
        (((n_idx * C_in) * D_in + od_idx) * H_in + oh_idx) * W_in + ow_idx
    )  # [BM]

    # Prepare for broadcasting in M and N
    base_pos_b = base_pos[:, None]       # [BM, 1]
    oc_idx_b = offs_n[None, :]           # [1, BN]

    # Precompute base weight offsets that depend only on oc
    # base_oc = oc * (C_in * Kd * Kh * Kw)
    C_in_KdKhKw = C_in * Kd * Kh * Kw
    base_oc = oc_idx_b * C_in_KdKhKw     # [1, BN]

    acc = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)

    # Constants for decoding K dimension
    KdKhKw = Kd * Kh * Kw
    KhKw = Kh * Kw

    # Loop over K dimension
    for k_start in range(0, K, BLOCK_K):
        k_ids = k_start + tl.arange(0, BLOCK_K)  # [BK]
        mask_k = k_ids < K

        # Decode k_ids -> (ic, kd, kh, kw)
        ic_idx = k_ids // KdKhKw
        rem_k = k_ids - ic_idx * KdKhKw
        kd_idx = rem_k // KhKw
        rem_k2 = rem_k - kd_idx * KhKw
        kh_idx = rem_k2 // Kw
        kw_idx = rem_k2 - kh_idx * Kw

        # ------------------
        # Input A tile load
        # ------------------
        # delta_x = ((((ic)*D_in + kd) * H_in + kh) * W_in + kw)
        delta_x = (
            (((ic_idx * D_in) + kd_idx) * H_in + kh_idx) * W_in + kw_idx
        )  # [BK]

        x_index = base_pos_b + delta_x[None, :]  # [BM, BK]

        mask_x = mask_m[:, None] & mask_k[None, :]
        A_tile = tl.load(
            x_ptr + x_index,
            mask=mask_x,
            other=0.0,
        )  # [BM, BK]

        # ------------------
        # Weight B tile load
        # ------------------
        # delta_w = (((ic * Kd + kd) * Kh + kh) * Kw + kw)
        delta_w = (
            (((ic_idx * Kd) + kd_idx) * Kh + kh_idx) * Kw + kw_idx
        )  # [BK]

        w_index = delta_w[:, None] + base_oc  # [BK, BN]

        mask_w = mask_k[:, None] & mask_n[None, :]
        B_tile = tl.load(
            w_ptr + w_index,
            mask=mask_w,
            other=0.0,
        )  # [BK, BN]

        # GEMM update: [BM, BK] x [BK, BN] -> [BM, BN]
        acc += tl.dot(A_tile, B_tile, allow_tf32=True)

    # Epilogue: divide by constant
    acc = acc * inv_div

    # Store result to y: y[n, oc, od, oh, ow]
    # y_index = ((((n*C_out + oc) * D_out + od) * H_out + oh) * W_out + ow)
    n_idx_b = n_idx[:, None]
    od_idx_b = od_idx[:, None]
    oh_idx_b = oh_idx[:, None]
    ow_idx_b = ow_idx[:, None]

    y_index = (
        (((n_idx_b * C_out + oc_idx_b) * D_out + od_idx_b) * H_out + oh_idx_b)
        * W_out
        + ow_idx_b
    )  # [BM, BN]

    y_mask = mask_m[:, None] & mask_n[None, :]
    tl.store(
        y_ptr + y_index,
        acc,
        mask=y_mask,
    )


def conv3d_div_triton(x: torch.Tensor, weight: torch.Tensor, divisor: float):
    """
    x: [N, C_in, D_in, H_in, W_in]
    weight: [C_out, C_in, Kd, Kh, Kw]
    returns: conv3d(x, weight) / divisor  with stride=1, padding=0, dilation=1
    Implemented as an implicit-GEMM in Triton.
    """
    assert x.is_cuda and weight.is_cuda
    assert x.dtype == torch.float32 and weight.dtype == torch.float32

    N, C_in, D_in, H_in, W_in = x.shape
    C_out, C_in_w, Kd, Kh, Kw = weight.shape
    assert C_in_w == C_in

    D_out = D_in - Kd + 1
    H_out = H_in - Kh + 1
    W_out = W_in - Kw + 1

    y = torch.empty((N, C_out, D_out, H_out, W_out),
                    device=x.device, dtype=x.dtype)

    # GEMM dimensions
    M = N * D_out * H_out * W_out          # rows (output positions)
    K = C_in * Kd * Kh * Kw                # reduction dim
    inv_div = float(1.0 / divisor)

    # Tuned tile sizes for RTX 4090 (Ada, large SMs)
    BLOCK_M = 64
    BLOCK_N = 64
    BLOCK_K = 32

    grid = lambda META: (
        triton.cdiv(M, META["BLOCK_M"]),
        triton.cdiv(C_out, META["BLOCK_N"]),
    )

    conv3d_div_im2col_gemm_kernel[grid](
        x,
        weight,
        y,
        N,
        C_in,
        D_in,
        H_in,
        W_in,
        C_out,
        Kd,
        Kh,
        Kw,
        D_out,
        H_out,
        W_out,
        M,
        K,
        inv_div,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        BLOCK_K=BLOCK_K,
        num_warps=8,
        num_stages=4,
    )

    return y


@triton.jit
def add_bias_sum_dim1_kernel(
    x_ptr,      # float32[N, C]
    bias_ptr,   # float32[C]
    out_ptr,    # float32[N]
    N, C,
    stride_xn, stride_xc,
    stride_biasc,
    stride_outn,
    BLOCK_M: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    """
    For each n:
        out[n] = sum_c (x[n, c] + bias[c])

    Grid: 1D over N. Reduction over C is done inside each program.
    Fused bias-add + reduction share the same (offs_n, offs_c) indexing.
    """
    pid = tl.program_id(0)

    offs_n = pid * BLOCK_M + tl.arange(0, BLOCK_M)  # [BM]
    mask_n = offs_n < N

    acc = tl.zeros((BLOCK_M,), dtype=tl.float32)

    for c_start in range(0, C, BLOCK_K):
        offs_c = c_start + tl.arange(0, BLOCK_K)  # [BK]
        mask_c = offs_c < C

        # Shared offsets for fused ops over (n, c)
        # x_vals: [BM, BK]
        x_ptrs = x_ptr + (
            offs_n[:, None] * stride_xn + offs_c[None, :] * stride_xc
        )
        mask_x = mask_n[:, None] & mask_c[None, :]

        x_vals = tl.load(
            x_ptrs,
            mask=mask_x,
            other=0.0,
        )  # [BM, BK]

        # bias_vals: [BK], broadcast along batch dimension
        bias_vals = tl.load(
            bias_ptr + offs_c * stride_biasc,
            mask=mask_c,
            other=0.0,
        )  # [BK]

        # Fused bias-add uses same (offs_n, offs_c) logical grid with broadcast
        x_vals = x_vals + bias_vals[None, :]

        # Reduction over C (axis=1) for each n
        acc += tl.sum(x_vals, axis=1)

    # Store result: [N]
    tl.store(
        out_ptr + offs_n * stride_outn,
        acc,
        mask=mask_n,
    )


def add_bias_and_sum_dim1_triton(x: torch.Tensor, bias: torch.Tensor):
    """
    x: [N, C]  (result of global avg pooling)
    bias: [C]  (broadcast along batch)
    returns: [N] where out[n] = sum_c (x[n,c] + bias[c])
    """
    assert x.is_cuda and bias.is_cuda
    assert x.dtype == torch.float32 and bias.dtype == torch.float32
    N, C = x.shape
    assert bias.shape[0] == C

    out = torch.empty((N,), device=x.device, dtype=x.dtype)

    stride_xn, stride_xc = x.stride()
    stride_biasc = bias.stride(0)
    stride_outn = out.stride(0)

    # Tuned block sizes (powers of 2)
    BLOCK_M = 128
    BLOCK_K = 64

    grid = lambda META: (triton.cdiv(N, META["BLOCK_M"]),)

    add_bias_sum_dim1_kernel[grid](
        x,
        bias,
        out,
        N,
        C,
        stride_xn,
        stride_xc,
        stride_biasc,
        stride_outn,
        BLOCK_M=BLOCK_M,
        BLOCK_K=BLOCK_K,
        num_warps=4,
        num_stages=1,
    )
    return out


class ModelNew(nn.Module):
    """
    High-performance Triton implementation of:

      Conv3d -> divide by constant -> MaxPool3d -> AdaptiveAvgPool3d(1,1,1)
      -> add bias -> sum along channel dimension.

    Conv3d + division and final bias+sum are implemented with Triton kernels.
    MaxPool3d and AdaptiveAvgPool3d use PyTorch.
    """
    def __init__(self, in_channels, out_channels, kernel_size,
                 divisor, pool_size, bias_shape, sum_dim):
        super(ModelNew, self).__init__()
        # Conv weights (no built-in bias; we handle bias separately)
        if isinstance(kernel_size, int):
            kernel_size = (kernel_size, kernel_size, kernel_size)
        self.weight = nn.Parameter(
            torch.empty(out_channels, in_channels, *kernel_size)
        )
        # Kaiming uniform similar to nn.Conv3d default
        nn.init.kaiming_uniform_(self.weight, a=math.sqrt(5))

        self.divisor = float(divisor)
        self.max_pool = nn.MaxPool3d(pool_size)
        self.global_avg_pool = nn.AdaptiveAvgPool3d((1, 1, 1))

        # Bias after global pooling (broadcast over spatial dims)
        self.bias = nn.Parameter(torch.randn(bias_shape))

        self.sum_dim = sum_dim
        assert self.sum_dim == 1, "This optimized implementation assumes sum_dim == 1."

    def forward(self, x):
        # Conv3d + division in Triton (implicit-GEMM)
        x = x.to(self.weight.dtype)
        weight = self.weight
        y = conv3d_div_triton(x, weight, self.divisor)

        # MaxPool3d and global average pooling in PyTorch
        y = self.max_pool(y)
        y = self.global_avg_pool(y)  # [N, C, 1, 1, 1]

        N, C = y.shape[0], y.shape[1]

        # Bias: [C, 1, 1, 1] -> [C]
        bias_vec = self.bias.view(C)

        # Flatten to [N, C] for Triton reduction
        y_flat = y.view(N, C)

        out_flat = add_bias_and_sum_dim1_triton(y_flat, bias_vec)  # [N]
        out = out_flat.view(N, 1, 1, 1)
        return out
```

[NCU PROFILING METRICS]
No NCU metrics available

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
