# ComputerArchitecture

This repository contains Verilog projects for the **Basys 3** board.  

Currently, it includes the following implementations:
- **ALU**
- **UART** (Work in progress)

## Authors
- Agustín Pallardó ([@djpallax](https://github.com/djpallax))
- Agustín Trachta ([@AguTrachta](https://github.com/AguTrachta))
