Tariq B. Ahmad , Maciej J. Ciesielski, Fast STA prediction-based gate-level timing simulation, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Joseph Lenox , Spyros Tragoudas, A novel parallel adaptation of an implicit path delay grading method, Proceedings of the 24th edition of the great lakes symposium on VLSI, May 21-23, 2014, Houston, Texas, USA
Stefan Holst , Michael E. Imhof , Hans-Joachim Wunderlich, High-Throughput Logic Timing Simulation on GPGPUs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.3, p.1-22, June 2015
