#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 28 14:14:05 2023
# Process ID: 29706
# Current directory: /home/pominiq/ProjectFolder/model_4/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/ProjectFolder/model_4/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/ProjectFolder/model_4/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu280-fsvh2892-2L-e"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29957
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2071.797 ; gain = 0.000 ; free physical = 659 ; free virtual = 1956
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1058]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:42]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:65' bound to instance 'outidx_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:327]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:78]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx_rom' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx_rom_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:24]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx_rom' (1#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx' (2#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_outidx.vhd:78]
	Parameter DataWidth bound to: 50 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:82' bound to instance 'w2_V_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:339]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:95]
	Parameter DataWidth bound to: 50 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V_rom' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:107]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V_rom' (3#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V' (4#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_w2_V.vhd:95]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:351]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb_core' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb_core' (5#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' (6#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1152_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s_line_bufbkb' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:365]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:379]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (7#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (8#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (9#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s' (10#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_32_16_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0' of component 'relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s' (11#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1123]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:509]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe_core' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:29]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe_core' (12#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' (13#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:523]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:537]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:551]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:565]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:579]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:593]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:607]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:621]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:635]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:649]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s_line_bdEe' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:663]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U18' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:677]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_32_1_1' (14#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U19' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U20' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U21' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:803]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U22' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:845]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U23' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:887]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U24' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U25' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:971]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U26' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1013]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U27' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1055]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U28' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1097]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U29' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1139]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U30' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1181]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U31' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1223]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U32' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1265]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U33' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1307]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U34' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1349]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U35' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U36' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1433]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U37' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1475]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U38' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1517]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U39' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1559]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U40' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U41' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1643]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U42' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1685]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U43' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1727]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U44' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1769]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U45' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s' (15#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:63]
	Parameter DataWidth bound to: 497 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:78' bound to instance 'w5_V_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:622]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:91]
	Parameter DataWidth bound to: 497 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V_rom' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:9' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V_rom_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:103]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 497 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V_rom' (16#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V' (17#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_w5_V.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:634]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA_core' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA_core_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:29]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA_core' (18#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' (19#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:648]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:662]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:676]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:690]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:704]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:718]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s_line_bufpcA' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:732]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U57' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:746]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_32_1_1' (20#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U58' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:764]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U59' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:782]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U60' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:800]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s' (21#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0' of component 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1209]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s' (22#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_U0' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1270]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_0_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:323]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS_core' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS_core_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS_core' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS_core' (23#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' (24#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:74]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_1_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:337]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_2_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:351]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_3_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:365]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_4_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:379]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_5_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:393]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_6_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:407]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS.vhd:59' bound to instance 'line_buffer_Array_V_3_0_7_U' of component 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s_line_bxdS' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U92' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:435]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U93' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:453]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U94' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U95' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:489]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U96' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:507]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U97' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:525]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U98' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:543]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:10' bound to instance 'myproject_mux_42_32_1_1_U99' of component 'myproject_mux_42_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:561]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s' (25#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-3491] module 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s.vhd:12' bound to instance 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0' of component 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:1331]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_fu_499' of component 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s.vhd:259]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:65]
	Parameter DataWidth bound to: 624 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:76' bound to instance 'w9_V_U' of component 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:590]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:89]
	Parameter DataWidth bound to: 624 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V_rom' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:9' bound to instance 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V_rom_U' of component 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:101]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V_rom' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:24]
	Parameter DWIDTH bound to: 624 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V_rom' (26#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V' (27#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s_w9_V.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_32_1_1.vhd:10' bound to instance 'myproject_mux_164_32_1_1_U117' of component 'myproject_mux_164_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:602]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U118' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:644]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_32_1_1' (28#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U119' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:718]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U120' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:792]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U121' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:866]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U122' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:940]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_325_32_1_1' declared at '/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:10' bound to instance 'myproject_mux_325_32_1_1_U123' of component 'myproject_mux_325_32_1_1' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:1014]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s' (29#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config9_s.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s' (30#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_s.vhd:81]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config10_s' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config10_s.vhd:84]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config10_s' (31#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config10_s.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d676_A' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d676_A' (32#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d36_A' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d36_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d36_A' (33#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d36_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d16_A' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d16_A_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d16_A_shiftReg' (34#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d16_A' (35#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d4_A' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d4_A_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d4_A_shiftReg' (36#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d4_A' (37#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (38#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (39#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w32_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0_shiftReg' (40#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0' (41#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_relu_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa_shiftReg' (42#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa' (43#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_4u_configFfa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0_shiftReg' (44#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0' (45#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_32_16_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0_shiftReg' (46#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0' (47#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk_shiftReg' (48#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk' (49#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configGfk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0_shiftReg' (50#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0' (51#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu_shiftReg' [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu_shiftReg' (52#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu' (53#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_10u_array_ap_fixed_32_16_5_3_0_10u_relu_config1Hfu.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (54#1) [/home/pominiq/ProjectFolder/model_4/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2071.797 ; gain = 0.000 ; free physical = 560 ; free virtual = 1983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.797 ; gain = 0.000 ; free physical = 547 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2077.824 ; gain = 6.027 ; free physical = 539 ; free virtual = 1962
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w32_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "fifo_w32_d676_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2077.824 ; gain = 6.027 ; free physical = 464 ; free virtual = 1881
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 18    
	   2 Input   32 Bit       Adders := 13    
	   2 Input   10 Bit       Adders := 27    
	   2 Input    6 Bit       Adders := 13    
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 19    
+---Registers : 
	              624 Bit    Registers := 1     
	              253 Bit    Registers := 1     
	               33 Bit    Registers := 22    
	               32 Bit    Registers := 358   
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 198   
+---Multipliers : 
	              32x32  Multipliers := 35    
	              16x32  Multipliers := 1     
	              18x32  Multipliers := 1     
	              17x32  Multipliers := 1     
+---RAMs : 
	              21K Bit	(676 X 32 bit)          RAMs := 8     
	               1K Bit	(36 X 32 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  17 Input  624 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 11    
	   2 Input   32 Bit        Muxes := 1570  
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 17    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 19    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 28    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 40    
	   3 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 298   
	   3 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
