$date
	Tue Dec  3 03:27:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % So $end
$var wire 1 & a_ab $end
$var wire 1 ' cout_t $end
$var wire 1 ( x_ab $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1%
1#
#20
1(
0#
1"
#30
1$
0%
1'
1#
#40
0$
1%
0'
0#
0"
1!
#50
1$
0%
1'
1#
#60
0'
0(
1&
0#
1"
#70
1%
1#
#80
