<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="C:\Users\nlitz88\OneDrive - The Pennsylvania State University\Spring 2023\CMPEN 417\Labs\Lab 3\cmpen417lab3\lab3_part2"/>
	<item key="sdx_program_fpga_view_bit_bmm_browse_key" value="C:\Users\nlitz88\workspace\lab3_part3_design1\_ide\bitstream"/>
	<item key="debug_files_selection" value="C:\Users\nlitz88\workspace\lab3_part3_design1\_ide\bitstream"/>
	<item key="sdx_export_archive_directory" value="C:\Users\nlitz88\OneDrive - The Pennsylvania State University\Spring 2023\CMPEN 417\Labs\Lab 3\lab03_litzinger_mitrik"/>
</section>
