
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESS\n"
"POT-Creation-Date: 2023-12-02 00:23+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.13.1\n"

#: ../../SpinalHDL/Other features/stub.rst:3 language
msgid "Stub"
msgstr "存根"

#: ../../SpinalHDL/Other features/stub.rst:5 language
#, fuzzy
msgid "You can empty an Component Hierarchy as stub:"
msgstr "您可以将组件层次结构清空为存根："

#: ../../SpinalHDL/Other features/stub.rst:20 language
msgid "It will generate the following Verilog code for example:"
msgstr "例如，它将生成以下 Verilog 代码："

#: ../../SpinalHDL/Other features/stub.rst:43 language
#, fuzzy
msgid "You can also empty the top Component"
msgstr "您还可以清空顶部组件"

#: ../../SpinalHDL/Other features/stub.rst:49 language
#, fuzzy
msgid "What does `stub` do ?"
msgstr "“存根”做什么"

#: ../../SpinalHDL/Other features/stub.rst:51 language
#, fuzzy
msgid "first walk all the components and find out clock, then keep clock"
msgstr "首先遍历所有组件并找出时钟，然后保留时钟"

#: ../../SpinalHDL/Other features/stub.rst:52 language
#, fuzzy
msgid "then remove all children component"
msgstr "删除所有子组件"

#: ../../SpinalHDL/Other features/stub.rst:53 language
#, fuzzy
msgid "then remove all assignment and logic we dont want"
msgstr "删除所有我们不想要的分配和逻辑"

#: ../../SpinalHDL/Other features/stub.rst:54 language
msgid "tile 0 to output port"
msgstr "平铺 0 到输出端口"

