Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/final_proj/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to E:/final_proj/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "receiver.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "receiver"
Output Format                      : NGC
Target Device                      : xc2s50-6-tq144

---- Source Options
Top Module Name                    : receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : receiver.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "receiver.v" in library work
Module <receiver> compiled
No errors in compilation
Analysis of file <"receiver.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <receiver> in library <work> with parameters.
	hs1 = "00000000000000000000000000001011"
	hs2 = "00000000000000000000000000001100"
	idle = "00000000000000000000000000000000"
	rcv_bit1 = "00000000000000000000000000001000"
	rcv_bit2 = "00000000000000000000000000000111"
	rcv_bit3 = "00000000000000000000000000000110"
	rcv_bit4 = "00000000000000000000000000000101"
	rcv_bit5 = "00000000000000000000000000000100"
	rcv_bit6 = "00000000000000000000000000000011"
	rcv_bit7 = "00000000000000000000000000000010"
	rcv_bitp = "00000000000000000000000000001001"
	rcv_bits = "00000000000000000000000000001010"
	rcv_start = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <receiver>.
	hs1 = 32'sb00000000000000000000000000001011
	hs2 = 32'sb00000000000000000000000000001100
	idle = 32'sb00000000000000000000000000000000
	rcv_bit1 = 32'sb00000000000000000000000000001000
	rcv_bit2 = 32'sb00000000000000000000000000000111
	rcv_bit3 = 32'sb00000000000000000000000000000110
	rcv_bit4 = 32'sb00000000000000000000000000000101
	rcv_bit5 = 32'sb00000000000000000000000000000100
	rcv_bit6 = 32'sb00000000000000000000000000000011
	rcv_bit7 = 32'sb00000000000000000000000000000010
	rcv_bitp = 32'sb00000000000000000000000000001001
	rcv_bits = 32'sb00000000000000000000000000001010
	rcv_start = 32'sb00000000000000000000000000000001
Module <receiver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <receiver>.
    Related source file is "receiver.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | enable (positive)                              |
    | Reset              | clr (negative)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <req>.
    Found 4-bit up counter for signal <count>.
    Found 4-bit comparator greatequal for signal <count$cmp_ge0000> created at line 23.
    Found 10-bit up counter for signal <divide>.
    Found 1-bit register for signal <enable>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <receiver> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 10
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 01000 | 0011
 00111 | 0010
 00110 | 0110
 00101 | 0111
 00100 | 0101
 00011 | 0100
 00010 | 1100
 01001 | 1101
 01010 | 1111
 01011 | 1110
 01100 | 1010
-------------------
Loading device for application Rf_Device from file 'v50.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block receiver, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : receiver.ngr
Top Level Output File Name         : receiver
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 88
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 9
#      LUT2                        : 4
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 30
#      LUT4_D                      : 1
#      LUT4_L                      : 7
#      MUXCY                       : 9
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 28
#      FDR                         : 12
#      FDRE                        : 8
#      FDS                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50tq144-6 

 Number of Slices:                       32  out of    768     4%  
 Number of Slice Flip Flops:             28  out of   1536     1%  
 Number of 4 input LUTs:                 64  out of   1536     4%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     92    14%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 9.442ns (Maximum Frequency: 105.910MHz)
   Minimum input arrival time before clock: 6.109ns
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.442ns (frequency: 105.910MHz)
  Total number of paths / destination ports: 469 / 59
-------------------------------------------------------------------------
Delay:               9.442ns (Levels of Logic = 3)
  Source:            divide_1 (FF)
  Destination:       divide_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divide_1 to divide_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   1.085   1.206  divide_1 (divide_1)
     LUT4:I0->O            1   0.549   1.035  count_cmp_eq000011 (count_cmp_eq000011)
     LUT4:I2->O            7   0.549   1.755  count_cmp_eq000038 (count_cmp_eq0000)
     LUT2:I1->O           10   0.549   1.980  divide_or00001 (divide_or0000)
     FDR:R                     0.734          divide_0
    ----------------------------------------
    Total                      9.442ns (3.466ns logic, 5.976ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              6.109ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       divide_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to divide_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.776   2.070  clr_IBUF (clr_IBUF)
     LUT2:I0->O           10   0.549   1.980  divide_or00001 (divide_or0000)
     FDR:R                     0.734          divide_0
    ----------------------------------------
    Total                      6.109ns (2.059ns logic, 4.050ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.959ns (Levels of Logic = 1)
  Source:            data_7 (FF)
  Destination:       data<7> (PAD)
  Source Clock:      clk rising

  Data Path: data_7 to data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   1.085   1.206  data_7 (data_7)
     OBUF:I->O                 4.668          data_7_OBUF (data<7>)
    ----------------------------------------
    Total                      6.959ns (5.753ns logic, 1.206ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.92 secs
 
--> 

Total memory usage is 121204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

