From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <sleighinspector@outlook.com>
Date: Mon, 20 May 2024 02:06:16 +0930
Subject: [PATCH] 6538: AArch64: Prevent resize in general FMOV for 16 bit
 floats

AA64: Prevent resize in general FMOV for 16 bit
---
 Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
index 2c0ed2cfb1..207548c5e1 100644
--- a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
+++ b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
@@ -8210,7 +8210,7 @@ is b_31=1 & b_2430=0b0011110 & b_2223=0b00 & b_21=1 & b_1920=0b00 & b_1618=0b111
 :fmov Rd_GPR32, Rn_FPR16
 is b_31=0 & b_2430=0b0011110 & b_2223=0b11 & b_21=1 & b_1920=0b00 & b_1618=0b110 & b_1015=0b000000 & Rd_GPR32 & Rn_FPR16 & Rd_GPR64
 {
-	Rd_GPR32 = float2float(Rn_FPR16);
+	Rd_GPR32 = zext(Rn_FPR16);
 	zext_rs(Rd_GPR64); # zero upper 28 bytes of Rd_GPR64
 }
 
@@ -8224,7 +8224,7 @@ is b_31=0 & b_2430=0b0011110 & b_2223=0b11 & b_21=1 & b_1920=0b00 & b_1618=0b110
 :fmov Rd_GPR64, Rn_FPR16
 is b_31=1 & b_2430=0b0011110 & b_2223=0b11 & b_21=1 & b_1920=0b00 & b_1618=0b110 & b_1015=0b000000 & Rd_GPR64 & Rn_FPR16
 {
-	Rd_GPR64 = float2float(Rn_FPR16);
+	Rd_GPR64 = zext(Rn_FPR16);
 }
 
 # C7.2.131 FMOV (general) page C7-2312 line 135254 MATCH x1e260000/mask=x7f36fc00
-- 
2.45.1

