
*** Running vivado
    with args -log interconnection_on_board.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source interconnection_on_board.tcl -notrace


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source interconnection_on_board.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 461.941 ; gain = 198.586
Command: link_design -top interconnection_on_board -part xc7a50ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 864.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 996.273 ; gain = 529.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1014.254 ; gain = 17.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18ee90211

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1548.449 ; gain = 534.195

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1883.746 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1883.746 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1883.746 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.746 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.746 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18ee90211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1883.746 ; gain = 887.473
INFO: [runtcl-4] Executing : report_drc -file interconnection_on_board_drc_opted.rpt -pb interconnection_on_board_drc_opted.pb -rpx interconnection_on_board_drc_opted.rpx
Command: report_drc -file interconnection_on_board_drc_opted.rpt -pb interconnection_on_board_drc_opted.pb -rpx interconnection_on_board_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 131af2ba5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1883.746 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1abeeac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: de6f2e60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: fd5da761

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 2 Global Placement | Checksum: fd5da761

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fd5da761

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190d00e23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1793a2b59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1793a2b59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12f1dd4e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.746 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181c4c395

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000
Ending Placer Task | Checksum: d03f3242

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file interconnection_on_board_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file interconnection_on_board_utilization_placed.rpt -pb interconnection_on_board_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file interconnection_on_board_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1883.746 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1893.660 ; gain = 9.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 97e5e6e6 ConstDB: 0 ShapeSum: 38594b5c RouteDB: 0
Post Restoration Checksum: NetGraph: 51883f95 | NumContArr: a5df84b4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1107219f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1977.055 ; gain = 73.305

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1107219f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1977.055 ; gain = 73.305

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1107219f6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1977.055 ; gain = 73.305
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 181c419bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1980.637 ; gain = 76.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 181c419bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 181c419bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020
Phase 3 Initial Routing | Checksum: 16125ba9d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020
Phase 4 Rip-up And Reroute | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020
Phase 5 Delay and Skew Optimization | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020
Phase 6.1 Hold Fix Iter | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020
Phase 6 Post Hold Fix | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0304552 %
  Global Horizontal Routing Utilization  = 0.0232952 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1982.770 ; gain = 79.020

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e75ed93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1983.445 ; gain = 79.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee8f0be6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1983.445 ; gain = 79.695

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ee8f0be6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1983.445 ; gain = 79.695
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 3c0a0c91

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1983.445 ; gain = 79.695

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1983.445 ; gain = 79.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1983.445 ; gain = 89.785
INFO: [runtcl-4] Executing : report_drc -file interconnection_on_board_drc_routed.rpt -pb interconnection_on_board_drc_routed.pb -rpx interconnection_on_board_drc_routed.rpx
Command: report_drc -file interconnection_on_board_drc_routed.rpt -pb interconnection_on_board_drc_routed.pb -rpx interconnection_on_board_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file interconnection_on_board_methodology_drc_routed.rpt -pb interconnection_on_board_methodology_drc_routed.pb -rpx interconnection_on_board_methodology_drc_routed.rpx
Command: report_methodology -file interconnection_on_board_methodology_drc_routed.rpt -pb interconnection_on_board_methodology_drc_routed.pb -rpx interconnection_on_board_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file interconnection_on_board_power_routed.rpt -pb interconnection_on_board_power_summary_routed.pb -rpx interconnection_on_board_power_routed.rpx
Command: report_power -file interconnection_on_board_power_routed.rpt -pb interconnection_on_board_power_summary_routed.pb -rpx interconnection_on_board_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file interconnection_on_board_route_status.rpt -pb interconnection_on_board_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file interconnection_on_board_timing_summary_routed.rpt -pb interconnection_on_board_timing_summary_routed.pb -rpx interconnection_on_board_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file interconnection_on_board_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file interconnection_on_board_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file interconnection_on_board_bus_skew_routed.rpt -pb interconnection_on_board_bus_skew_routed.pb -rpx interconnection_on_board_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2020.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/1_Reti_Combinatorie_Elementari/Esercizio_1.3/Esercizio_1.3.runs/impl_1/interconnection_on_board_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 12:42:38 2025...

*** Running vivado
    with args -log interconnection_on_board.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source interconnection_on_board.tcl -notrace


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source interconnection_on_board.tcl -notrace
Command: open_checkpoint interconnection_on_board_routed.dcp
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 864.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1544.742 ; gain = 8.941
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1544.742 ; gain = 8.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1544.742 ; gain = 1282.203
Command: write_bitstream -force interconnection_on_board.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./interconnection_on_board.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2100.328 ; gain = 555.586
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 12:44:37 2025...
