#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 25 15:42:50 2018
# Process ID: 20058
# Current directory: /home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.runs/synth_1/top.vds
# Journal file: /home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20088 
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in intgenerator with formal parameter declaration list [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1056.398 ; gain = 171.324 ; free physical = 11126 ; free virtual = 33848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bcd_adder/Sources/hdl/bcd_adder.vhd:18]
	Parameter DEC_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (1#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bcd_adder/Sources/hdl/bcd_adder.vhd:18]
INFO: [Synth 8-638] synthesizing module 'big_counter' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_big_counter/Sources/hdl/big_counter.vhd:64]
	Parameter no_of_stages bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'big_counter' (2#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_big_counter/Sources/hdl/big_counter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'bubblesort' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stageen' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bitsplit' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'bitsplit' (3#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bitsplit.v:33]
INFO: [Synth 8-256] done synthesizing module 'stageen' (4#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/stageen.v:33]
INFO: [Synth 8-638] synthesizing module 'rungenerator' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rungenerator' (5#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/rungenerator.v:33]
INFO: [Synth 8-638] synthesizing module 'intgenerator' [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter K_NUMBERS bound to: 49 - type: integer 
	Parameter P_PULSES bound to: 10 - type: integer 
	Parameter P_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intgenerator' (6#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/intgenerator.v:33]
INFO: [Synth 8-256] done synthesizing module 'bubblesort' (7#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/imports/vivado_workspace/ooc_bubblesort/Sources/hdl/bubblesort.v:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design bubblesort has unconnected port abort_i
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.648 ; gain = 204.574 ; free physical = 11090 ; free virtual = 33813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.648 ; gain = 204.574 ; free physical = 11090 ; free virtual = 33813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/constrs_1/imports/new/constr.xdc]
Finished Parsing XDC File [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/vivado_workspace/bcd_adder_simple/bcd_adder_simple.srcs/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1476.414 ; gain = 0.000 ; free physical = 10887 ; free virtual = 33611
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10863 ; free virtual = 33587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10863 ; free virtual = 33587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10877 ; free virtual = 33601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10872 ; free virtual = 33596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 203   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 300   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 149   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	              392 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
Module bcd_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module big_counter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 200   
Module rungenerator 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module intgenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bitsplit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module stageen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bubblesort 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10872 ; free virtual = 33596
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10863 ; free virtual = 33590
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10863 ; free virtual = 33590

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_compare_result_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'bcd_adder_0/a_r_reg[0]' (FD) to 'bcd_adder_0/cin_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_adder_0/b_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd_adder_0/b_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bubblesort_0/STAGEN[1].stage/split_module/r_swap_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/b_r_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_freeze_compare_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_compare_result_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_bit1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[0].stage/split_module/r_swap_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bubblesort_0/STAGEN[1].stage/split_module/r_swap_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_adder_0/a_r_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10844 ; free virtual = 33574
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10844 ; free virtual = 33574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1476.414 ; gain = 591.340 ; free physical = 10785 ; free virtual = 33514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1495.367 ; gain = 610.293 ; free physical = 10724 ; free virtual = 33452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10715 ; free virtual = 33445
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10715 ; free virtual = 33445

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10715 ; free virtual = 33445
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10719 ; free virtual = 33444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10719 ; free virtual = 33444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10719 ; free virtual = 33444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | big_counter_0/gen_srls[0].tap_a.shift_srl_reg[0][15] | 16     | 200   | NO           | NO                 | YES               | 200    | 0       | 
|top         | bubblesort_0/r_value_66_reg[1]                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    12|
|4     |LUT2   |   114|
|5     |LUT3   |   275|
|6     |LUT4   |   243|
|7     |LUT5   |   230|
|8     |LUT6   |   264|
|9     |SRL16E |   201|
|10    |FDRE   |  1139|
|11    |FDSE   |     2|
|12    |IBUF   |    50|
|13    |OBUF   |    11|
|14    |OBUFT  |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2551|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1503.375 ; gain = 618.301 ; free physical = 10719 ; free virtual = 33444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1503.375 ; gain = 142.395 ; free physical = 10719 ; free virtual = 33444
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1503.383 ; gain = 618.309 ; free physical = 10719 ; free virtual = 33444
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1535.391 ; gain = 573.762 ; free physical = 10719 ; free virtual = 33445
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1567.406 ; gain = 0.000 ; free physical = 10718 ; free virtual = 33444
INFO: [Common 17-206] Exiting Vivado at Thu Jan 25 15:43:25 2018...
