
---------- Begin Simulation Statistics ----------
final_tick                                58941401000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691184                       # Number of bytes of host memory used
host_op_rate                                   365480                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.63                       # Real time elapsed on the host
host_tick_rate                              213069317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058941                       # Number of seconds simulated
sim_ticks                                 58941401000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.209217                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085299                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851368                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100708                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102865                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573373                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507849                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312113                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178828                       # CPI: cycles per instruction
system.cpu.discardedOps                        975176                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48957956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609145                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267515                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2246689                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117882802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115636113                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1101                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       377088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  377088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2946                       # Request fanout histogram
system.membus.respLayer1.occupancy           27549250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3520500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          479                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  8011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       413568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 521088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041759                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.200067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3442     95.82%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    150      4.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3167500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6883493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  597                       # number of demand (read+write) hits
system.l2.demand_hits::total                      637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  40                       # number of overall hits
system.l2.overall_hits::.cpu.data                 597                       # number of overall hits
system.l2.overall_hits::total                     637                       # number of overall hits
system.l2.demand_misses::.cpu.inst                800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2155                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2955                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               800                       # number of overall misses
system.l2.overall_misses::.cpu.data              2155                       # number of overall misses
system.l2.overall_misses::total                  2955                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    186090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252164000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66074000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    186090000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252164000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3592                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3592                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.783067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.822661                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.783067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.822661                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82592.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86352.668213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85334.686971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82592.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86352.668213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85334.686971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57982000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    164033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222015000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57982000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    164033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222015000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.780523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.820156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.780523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.820156                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72659.147870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76365.456238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75361.507128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72659.147870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76365.456238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75361.507128                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          479                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              479                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          479                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   184                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    157868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     157868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.909315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85565.311653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85565.311653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    139418000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139418000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.909315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75565.311653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75565.311653                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66074000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82592.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82592.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57982000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72659.147870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72659.147870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     28222000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28222000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.428769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.428769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91038.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91038.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.419087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.419087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81237.623762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81237.623762                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2846.920557                       # Cycle average of tags in use
system.l2.tags.total_refs                        4285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2946                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.454515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       795.326707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2051.593851                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.173762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.179810                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     20122                       # Number of tag accesses
system.l2.tags.data_accesses                    20122                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             377088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2946                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1732975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4664701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6397676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1732975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1732975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1732975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4664701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6397676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23969                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     76960500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               187435500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13061.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31811.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4806                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5892                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.226519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.033952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.660844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          458     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          330     30.39%     72.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      5.06%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      3.78%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      1.75%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      2.03%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.47%     86.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          145     13.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1086                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 377088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  377088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7945297000                       # Total gap between requests
system.mem_ctrls.avgGap                    2696977.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1732975.434364038985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4664700.793250571005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46602000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140833500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29199.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32782.47                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3784200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2011350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21391440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4652210160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1405889040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21449591520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27534877710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.156824                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55750311250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1967940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1223149750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3969840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2110020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20677440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4652210160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1374150300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21476318880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27529436640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.064511                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55820621250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1967940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1152839750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15211772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15211772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15211772                       # number of overall hits
system.cpu.icache.overall_hits::total        15211772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::total           840                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15212612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15212612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15212612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15212612                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81742.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81742.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81742.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81742.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67824000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67824000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80742.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80742.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80742.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80742.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15211772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15211772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           840                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15212612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15212612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81742.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81742.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80742.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80742.857143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           836.946676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15212612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18110.252381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   836.946676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.204333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.204333                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          840                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          840                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60851288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60851288                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43901262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43901262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43909906                       # number of overall hits
system.cpu.dcache.overall_hits::total        43909906                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4361                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4361                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4431                       # number of overall misses
system.cpu.dcache.overall_misses::total          4431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    312798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    312798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    312798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    312798000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43905623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43905623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43914337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43914337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71726.209585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71726.209585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70593.094110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70593.094110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          479                       # number of writebacks
system.cpu.dcache.writebacks::total               479                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1655                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1655                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2752                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2752                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    192051500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    192051500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    196605000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196605000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70972.468588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70972.468588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71440.770349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71440.770349                       # average overall mshr miss latency
system.cpu.dcache.replacements                    827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37584096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37584096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     32408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     32408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37584807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37584807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45580.872011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45580.872011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43143.279173                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43143.279173                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6317166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6317166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3650                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    280390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    280390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76819.178082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76819.178082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162843500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80258.008871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80258.008871                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4553500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4553500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98989.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98989.130435                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1847.735882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43912990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          15956.755087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1847.735882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.902215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.902215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1925                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1890                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.939941                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87832090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87832090                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58941401000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
