--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Stopwatch.twx Stopwatch.ncd -o Stopwatch.twr Stopwatch.pcf
-ucf Stopwatch.ucf

Design file:              Stopwatch.ncd
Physical constraint file: Stopwatch.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Reset       |    3.880(R)|    0.539(R)|CLK_BUFGP         |   0.000|
start       |    3.227(R)|    0.167(R)|CLK_BUFGP         |   0.000|
stop        |    3.299(R)|    0.109(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN0         |    9.067(R)|CLK_BUFGP         |   0.000|
AN1         |    9.822(R)|CLK_BUFGP         |   0.000|
AN2         |    8.940(R)|CLK_BUFGP         |   0.000|
AN3         |    8.412(R)|CLK_BUFGP         |   0.000|
Ca          |   12.105(R)|CLK_BUFGP         |   0.000|
Cb          |   10.769(R)|CLK_BUFGP         |   0.000|
Cc          |   11.294(R)|CLK_BUFGP         |   0.000|
Cd          |   11.895(R)|CLK_BUFGP         |   0.000|
Ce          |   11.439(R)|CLK_BUFGP         |   0.000|
Cf          |   11.776(R)|CLK_BUFGP         |   0.000|
Cg          |   11.683(R)|CLK_BUFGP         |   0.000|
DP          |    7.402(R)|CLK_BUFGP         |   0.000|
tp          |    8.179(R)|CLK_BUFGP         |   0.000|
tp2         |    7.303(R)|CLK_BUFGP         |   0.000|
zero        |    8.733(R)|CLK_BUFGP         |   0.000|
zero2       |    7.581(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.653|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 15 17:16:50 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



