{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636559720914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636559720914 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mmRISC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"mmRISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636559721078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636559721124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636559721124 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1636559721186 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 3 0 0 " "Implementing clock multiplication of 1, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636559721193 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636559721193 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636559721814 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636559721823 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636559722228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636559722228 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/taka/intelFPGA_lite/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636559722285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636559722285 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636559722285 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636559722286 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636559722286 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636559722286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636559722298 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636559726035 ""}
{ "Info" "ISTA_SDC_FOUND" "mmRISC.sdc " "Reading SDC File: 'mmRISC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636559731749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mmRISC.sdc 3 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] net " "Ignored filter at mmRISC.sdc(3): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] could not be matched with a net" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1636559731919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mmRISC.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at mmRISC.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK   -period  50.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\] " "create_clock -name CLK   -period  50.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\]" {  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1636559731920 ""}  } { { "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/mmRISC.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636559731920 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1636559731920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1636559731920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636559732366 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK with period: 60.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: CLK with period: 60.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636559732373 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636559732373 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636559732375 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000          CLK " "  60.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK50 " "  20.000        CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000         LOCK " " 100.000         LOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1636559732375 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636559732375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636559738145 ""}  } { { "../verilog/chip/chip_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/chip/chip_top.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 66970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636559738145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636559738146 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/taka/RISCV/mmRISC-1/fpga/db/PLL_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636559738146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU  " "Automatically promoted node mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636559738146 ""}  } { { "../verilog/cpu/cpu_csr_dbg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/cpu/cpu_csr_dbg.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 7934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636559738146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~0  " "Automatically promoted node mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|txd_o " "Destination node UART:U_UART\|sasc_top:TOP\|txd_o" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_brg:BRG\|cnt\[1\] " "Destination node UART:U_UART\|sasc_brg:BRG\|cnt\[1\]" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|txf_empty_r " "Destination node UART:U_UART\|sasc_top:TOP\|txf_empty_r" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb " "Destination node UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|gb " "Destination node UART:U_UART\|sasc_top:TOP\|sasc_fifo4:rx_fifo\|gb" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|change " "Destination node UART:U_UART\|sasc_top:TOP\|change" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|shift_en_r~0 " "Destination node UART:U_UART\|sasc_top:TOP\|shift_en_r~0" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 18083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|tx_bit_cnt~4 " "Destination node UART:U_UART\|sasc_top:TOP\|tx_bit_cnt~4" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 18123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|rx_bit_cnt~4 " "Destination node UART:U_UART\|sasc_top:TOP\|rx_bit_cnt~4" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 117 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 58235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|sasc_top:TOP\|tx_bit_cnt\[3\]~6 " "Destination node UART:U_UART\|sasc_top:TOP\|tx_bit_cnt\[3\]~6" {  } { { "../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 59660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636559738146 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636559738146 ""}  } { { "../verilog/debug/debug_top.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_top.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 18072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636559738146 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async  " "Automatically promoted node mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636559738146 ""}  } { { "../verilog/debug/debug_dtm_jtag.v" "" { Text "/home/taka/RISCV/mmRISC-1/verilog/debug/debug_dtm_jtag.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 0 { 0 ""} 0 14181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636559738146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636559741486 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636559741517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636559741519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636559741563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636559741621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636559741683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636559744457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636559744487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636559744487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636559748258 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636559748304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636559752355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636559773782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636559774116 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636560040130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:26 " "Fitter placement operations ending: elapsed time is 00:04:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636560040130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636560046188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636560089797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636560089797 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1636560160104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_INVOKED" "regional routing congestion " "Fitter routing phase terminated due to predicted failure from regional routing congestion" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_OVERUSED_WIRE_COUNT" "617 " "Routing phase ended with 617 interconnect resources used by multiple signals" {  } {  } 0 170132 "Routing phase ended with %1!d! interconnect resources used by multiple signals" 0 0 "Design Software" 0 -1 1636560168304 ""} { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "86 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 86% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 86% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636560168304 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_EARLY_EXIT_FITTING_LIKELIHOOD" "moderate " "The likelihood of this design fitting with aggressive routability optimizations is moderate" {  } {  } 0 170133 "The likelihood of this design fitting with aggressive routability optimizations is %1!s!" 0 0 "Design Software" 0 -1 1636560168304 ""}  } {  } 0 170131 "Fitter routing phase terminated due to predicted failure from %1!s!" 0 0 "Fitter" 0 -1 1636560168304 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION_NO_ROUTE" "" "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." {  } {  } 0 16618 "Fitter routing phase terminated due to routing congestion. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1636560168370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" {  } { { "/home/taka/intelFPGA_lite/20.1.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/taka/RISCV/mmRISC-1/fpga/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1636560168549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636560168550 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636560168550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:00 " "Fitter routing operations ending: elapsed time is 00:02:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636560168553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1636560169844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636560169844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636560190934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636560191237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636561067912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:14:37 " "Fitter placement operations ending: elapsed time is 00:14:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636561067912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636561073846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "39 " "Router estimated average interconnect usage is 39% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "/home/taka/RISCV/mmRISC-1/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636561116360 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636561116360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1636561256063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636561256063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:00 " "Fitter routing operations ending: elapsed time is 00:03:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636561256067 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 105.22 " "Total time spent on timing analysis during the Fitter is 105.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636561257227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636561257476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636561285160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636561285180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636561314644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:07 " "Fitter post-fit operations ending: elapsed time is 00:01:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636561324570 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1636561328733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.fit.smsg " "Generated suppressed messages file /home/taka/RISCV/mmRISC-1/fpga/output_files/mmRISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636561331106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1534 " "Peak virtual memory: 1534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636561336204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 01:22:16 2021 " "Processing ended: Thu Nov 11 01:22:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636561336204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:26:56 " "Elapsed time: 00:26:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636561336204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:44:49 " "Total CPU time (on all processors): 00:44:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636561336204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636561336204 ""}
