<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="icon" type="image/webp" href="img/AI.webp" alt="AI" />
  <title>Project Details</title>
  <link rel="stylesheet" href="style.css">
</head>

<body>
  <header>
    <a href="index.html" class="logo-container">
      <img src="img/AI.webp" alt="AI Logo" class="logo-image">
      <span class="logo"> | <span class="letter-A">A</span>hmad</span>
    </a>
  </header>

  <section class="project-details">
    <h1>Arithmetic Unit Using Verilog: 8x8 Multiplier</h1>
    <div class="project-content">
      <div class="text-section">
        <p>
          This project focuses on designing an <strong>Arithmetic Unit</strong> using Verilog to implement an 8x8
          multiplier, showcasing fundamental digital design principles and Verilog-based structural modeling. The
          project
          demonstrates how digital signal processing (DSP) techniques can be utilized in hardware for efficient
          arithmetic
          computations.
        </p>

        <h2>Key Features</h2>
        <ul>
          <li><strong>Design and Implementation:</strong> Developed a <strong>16-bit output multiplier</strong> that
            computes \( Z = \frac{1}{4} [A \times B] \), where \( A \) and \( B \) are 8-bit operands. Used an
            <strong>array
              multiplier</strong> design with half adders, full adders, and logical AND gates for bit-wise
            multiplication
            and addition.
          </li>
          <li><strong>Core Components:</strong>
            <ul>
              <li><strong>Full Adder and Half Adder Modules:</strong> Constructed fundamental building blocks for
                addition
                operations.</li>
              <li><strong>Shift2 Module:</strong> Designed to divide the multiplication result by 4 using right-shift
                operations.</li>
              <li><strong>Top Module:</strong> Integrated the arithmetic unit with a 7-segment display for real-time
                result
                visualization.</li>
            </ul>
          </li>
          <li><strong>Testing and Validation:</strong> Conducted test bench simulations to verify the design under
            various
            input combinations (e.g., \( A = 255, B = 255 \)). Implemented the design on an FPGA (Nexys 4 DDR board),
            showcasing results on LEDs and 7-segment displays.</li>
        </ul>

        <h2>Project Outcomes</h2>
        <ul>
          <li>Learned the principles of structural modeling in Verilog.</li>
          <li>Demonstrated effective use of hardware description languages (HDLs) for arithmetic operations.</li>
          <li>Applied the design to a real-world FPGA environment, validating its functionality.</li>
        </ul>

        <p>
          This project highlights the significance of digital design techniques for implementing efficient arithmetic
          operations, essential in DSP applications and hardware accelerators.
        </p>
        <br>
        <p><strong>Technologies Used:</strong> Verilog, FPGA (Nexys 4 DDR), Vivado IDE</p>
      </div>

      <div class="image-section">
        <img src="img/portfolio/project5A.webp" alt="Arithmetic Unit Design"
          style="width: 400px; height: 400px; padding: 15px;">
        <img src="img/portfolio/project5B.webp" alt="FPGA Implementation"
          style="width: 400px; height: 400px; padding: 15px;">
      </div>
    </div>
    <a href="index.html#portfolio" class="btn project-details-btn">Back to Portfolio</a>
  </section>
</body>

</html>