Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  1 04:34:29 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SoC_fpga_control_sets_placed.rpt
| Design       : SoC_fpga
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |              34 |           14 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |              32 |            7 |
| Yes          | No                    | Yes                    |             102 |           33 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------+---------------------------------+------------------+----------------+
|      Clock Signal     |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------------+---------------------------------+------------------+----------------+
|  clk_pb_BUFG          |                                    |                                 |                2 |              2 |
|  clk_pb_BUFG          |                                    | SoC/mips/dp/pc_reg/go_pulse_cmb |                2 |              2 |
|  clk_pb_BUFG          | SoC/mips/dp/pc_reg/we1             | SoC/fa/in_reg/Q[3]_i_1_n_0      |                1 |              4 |
|  clk_pb_BUFG          | SoC/fa/fact/dp/CNT/Q[3]_i_1__0_n_0 | rst_IBUF                        |                1 |              4 |
|  clk_gen/index_reg[2] |                                    |                                 |                6 |             20 |
|  clk_pb_BUFG          |                                    | rst_IBUF                        |               12 |             32 |
|  clk_pb_BUFG          | SoC/mips/dp/pc_reg/wem             |                                 |                8 |             32 |
|  clk_pb_BUFG          | SoC/mips/dp/pc_reg/Q_reg[0]_6[0]   | rst_IBUF                        |               13 |             32 |
|  clk_pb_BUFG          | SoC/fa/fact/dp/CNT/E[0]            | rst_IBUF                        |                5 |             32 |
|  clk_pb_BUFG          | SoC/fa/fact/dp/CNT/Q_reg[0]_1      |                                 |                7 |             32 |
|  clk_IBUF_BUFG        |                                    | rst_IBUF                        |               10 |             33 |
|  clk_pb_BUFG          | SoC/mips/dp/pc_reg/E[0]            | rst_IBUF                        |               14 |             34 |
|  clk_pb_BUFG          | SoC/mips/dp/pc_reg/we_reg          |                                 |               12 |             96 |
+-----------------------+------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     2 |
| 16+    |                     9 |
+--------+-----------------------+


