#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe8958001a0 .scope module, "tb" "tb" 2 9;
 .timescale -9 -9;
v0x7fe895810d40_0 .var "WE", 0 0;
v0x7fe895810dd0_0 .var "address", 3 0;
v0x7fe895810e60_0 .net "bus", 7 0, L_0x7fe895900000;  1 drivers
v0x7fe895810f30_0 .var "catch", 7 0;
v0x7fe895810fc0_0 .var "clock", 0 0;
v0x7fe895811090_0 .var "data_in", 7 0;
v0x7fe895811140_0 .var/i "idx", 31 0;
v0x7fe8958111d0_0 .var/i "seed", 31 0;
S_0x7fe895800310 .scope module, "DUT" "memory_unit" 2 21, 2 76 0, S_0x7fe8958001a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "bus";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 4 "address";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 1 "clock";
P_0x7fe8958004d0 .param/l "ram_init" 0 2 86, C4<11111111>;
L_0x7fe895900000 .functor BUFZ 8, L_0x7fe895811270, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fe895800620_0 .net "WE", 0 0, v0x7fe895810d40_0;  1 drivers
v0x7fe8958106d0_0 .net *"_ivl_0", 7 0, L_0x7fe895811270;  1 drivers
v0x7fe895810770_0 .net *"_ivl_2", 5 0, L_0x7fe895811360;  1 drivers
L_0x10fb62008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe895810820_0 .net *"_ivl_5", 1 0, L_0x10fb62008;  1 drivers
v0x7fe8958108d0_0 .net "address", 3 0, v0x7fe895810dd0_0;  1 drivers
v0x7fe8958109c0_0 .net "bus", 7 0, L_0x7fe895900000;  alias, 1 drivers
v0x7fe895810a70_0 .net "clock", 0 0, v0x7fe895810fc0_0;  1 drivers
v0x7fe895810b10_0 .net "data_in", 7 0, v0x7fe895811090_0;  1 drivers
v0x7fe895810bc0 .array "ram_memory", 0 15, 7 0;
E_0x7fe8958005d0 .event posedge, v0x7fe895810a70_0;
L_0x7fe895811270 .array/port v0x7fe895810bc0, L_0x7fe895811360;
L_0x7fe895811360 .concat [ 4 2 0 0], v0x7fe895810dd0_0, L_0x10fb62008;
    .scope S_0x7fe895800310;
T_0 ;
    %vpi_call 2 89 "$readmemb", "data.txt", v0x7fe895810bc0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fe895800310;
T_1 ;
    %wait E_0x7fe8958005d0;
    %load/vec4 v0x7fe895800620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fe895810b10_0;
    %load/vec4 v0x7fe8958108d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe895810bc0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe8958001a0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fe895810fc0_0;
    %inv;
    %store/vec4 v0x7fe895810fc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe8958001a0;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe8958001a0 {0 0 0};
    %vpi_call 2 37 "$write", "\012test the memory unit\012\012" {0 0 0};
    %pushi/vec4 556, 0, 32;
    %store/vec4 v0x7fe8958111d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe895810fc0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 43 "$write", " the initialized values:\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe895810d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe895811140_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fe895811140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fe895811140_0;
    %pad/s 4;
    %store/vec4 v0x7fe895810dd0_0, 0, 4;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 48 "$write", "\011address %4b  ,  %4b_%4b\012", v0x7fe895810dd0_0, &PV<v0x7fe895810e60_0, 4, 4>, &PV<v0x7fe895810e60_0, 0, 4> {0 0 0};
    %load/vec4 v0x7fe895811140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe895811140_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 51 "$write", "\012read half new data, keep half old data:\012\012" {0 0 0};
    %vpi_call 2 52 "$write", " address  |  data_in    |  RAM[address] |  bus \042output\042\012" {0 0 0};
    %vpi_call 2 53 "$write", "-----------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe895810d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe895811140_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fe895811140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x7fe895811140_0;
    %pad/s 4;
    %store/vec4 v0x7fe895810dd0_0, 0, 4;
    %vpi_func 2 57 "$random" 32, v0x7fe8958111d0_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x7fe895811090_0, 0, 8;
    %delay 5, 0;
    %delay 5, 0;
    %load/vec4 v0x7fe895810dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fe895810bc0, 4;
    %store/vec4 v0x7fe895810f30_0, 0, 8;
    %load/vec4 v0x7fe895811140_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe895810d40_0, 0, 1;
T_3.4 ;
    %vpi_call 2 61 "$write", "   %4b   |  %4b_%4b  |  %4b_%4b    |  %4b_%4b\012", v0x7fe895810dd0_0, &PV<v0x7fe895811090_0, 4, 4>, &PV<v0x7fe895811090_0, 0, 4>, &PV<v0x7fe895810f30_0, 4, 4>, &PV<v0x7fe895810f30_0, 0, 4>, &PV<v0x7fe895810e60_0, 4, 4>, &PV<v0x7fe895810e60_0, 0, 4> {0 0 0};
    %load/vec4 v0x7fe895811140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe895811140_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 67 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exp3.v";
