
*** Running vivado
    with args -log NeuralNet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NeuralNet.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source NeuralNet.tcl -notrace
Command: synth_design -top NeuralNet -part xc7vx690tffg1157-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10484 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 329.043 ; gain = 119.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NeuralNet' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:47]
	Parameter n bound to: 3 - type: integer 
	Parameter m bound to: 3 - type: integer 
	Parameter b bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NeuralNet' (1#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 365.117 ; gain = 155.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 365.117 ; gain = 155.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 365.117 ; gain = 155.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 371.594 ; gain = 161.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 20    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNet 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 20    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'weight_reg[1][2:0]' into 'weight_reg[1][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[1][2:0]' into 'weight_reg[1][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[1][2:0]' into 'weight_reg[1][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[2][2:0]' into 'weight_reg[2][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[2][2:0]' into 'weight_reg[2][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[4][2:0]' into 'weight_reg[4][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[4][2:0]' into 'weight_reg[4][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[5][2:0]' into 'weight_reg[5][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[5][2:0]' into 'weight_reg[5][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[7][2:0]' into 'weight_reg[7][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[7][2:0]' into 'weight_reg[7][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[2][2:0]' into 'weight_reg[2][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[2][2:0]' into 'weight_reg[2][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[3][2:0]' into 'weight_reg[3][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[5][2:0]' into 'weight_reg[5][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[5][2:0]' into 'weight_reg[5][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[6][2:0]' into 'weight_reg[6][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[8][2:0]' into 'weight_reg[8][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[3][2:0]' into 'weight_reg[3][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[6][2:0]' into 'weight_reg[6][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[8][2:0]' into 'weight_reg[8][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[3][2:0]' into 'weight_reg[3][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[6][2:0]' into 'weight_reg[6][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[9][2:0]' into 'weight_reg[9][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[8][2:0]' into 'weight_reg[8][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[4][2:0]' into 'weight_reg[4][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[7][2:0]' into 'weight_reg[7][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
INFO: [Synth 8-4471] merging register 'weight_reg[9][2:0]' into 'weight_reg[9][2:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.srcs/sources_1/new/NeuralNet.vhd:56]
DSP Report: Generating DSP multOp, operation Mode is: A*B''.
DSP Report: register weight_reg[3] is absorbed into DSP multOp.
DSP Report: register weight_reg[4] is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP plusOp, operation Mode is: PCIN+A*B''.
DSP Report: register weight_reg[4] is absorbed into DSP plusOp.
DSP Report: register weight_reg[5] is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B''.
DSP Report: register weight_reg[4] is absorbed into DSP multOp.
DSP Report: register weight_reg[5] is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B''.
DSP Report: register weight_reg[6] is absorbed into DSP multOp.
DSP Report: register weight_reg[7] is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP plusOp, operation Mode is: PCIN+A*B''.
DSP Report: register weight_reg[7] is absorbed into DSP plusOp.
DSP Report: register weight_reg[8] is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B''.
DSP Report: register weight_reg[7] is absorbed into DSP multOp.
DSP Report: register weight_reg[8] is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP plusOp, operation Mode is: C+A*B''.
DSP Report: register weight_reg[8] is absorbed into DSP plusOp.
DSP Report: register weight_reg[9] is absorbed into DSP plusOp.
DSP Report: operator plusOp is absorbed into DSP plusOp.
DSP Report: operator multOp is absorbed into DSP plusOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B''.
DSP Report: register weight_reg[8] is absorbed into DSP multOp.
DSP Report: register weight_reg[9] is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 681.613 ; gain = 471.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NeuralNet   | A*B''       | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | PCIN+A*B''  | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | A*B''       | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | A*B''       | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | PCIN+A*B''  | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | A*B''       | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|NeuralNet   | C+A*B''     | 3      | 3      | 6      | -      | 6      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|NeuralNet   | A*B''       | 3      | 3      | -      | -      | 6      | 0    | 2    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 681.613 ; gain = 471.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     6|
|3     |DSP48E1 |     8|
|4     |LUT2    |     1|
|5     |LUT3    |     1|
|6     |LUT4    |    36|
|7     |LUT5    |    11|
|8     |LUT6    |    32|
|9     |FDRE    |    27|
|10    |IBUF    |    13|
|11    |OBUF    |    21|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   157|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 682.336 ; gain = 411.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 682.336 ; gain = 472.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 763.891 ; gain = 525.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Neural_Net/Neural_Net.runs/synth_1/NeuralNet.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 763.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 13:43:10 2017...
