
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.46

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     8    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ shift_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: load_seed (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ load_seed (in)
                                         load_seed (net)
                  0.00    0.00    0.20 ^ _35_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.16    0.32    0.24    0.44 ^ _35_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _10_ (net)
                  0.32    0.00    0.44 ^ _65_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.07    0.06    0.50 v _65_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _07_ (net)
                  0.07    0.00    0.50 v shift_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     8    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ shift_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: tap_pattern[3] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v tap_pattern[3] (in)
                                         tap_pattern[3] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.17    0.00    0.90 v _51_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    1.08 v _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _19_ (net)
                  0.06    0.00    1.08 v _52_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.19    1.27 v _52_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _20_ (net)
                  0.08    0.00    1.27 v _55_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.66    1.93 ^ _55_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _23_ (net)
                  0.10    0.00    1.93 ^ _62_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.30    2.23 v _62_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _30_ (net)
                  0.09    0.00    2.23 v _65_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.16    2.39 ^ _65_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _07_ (net)
                  0.19    0.00    2.39 ^ shift_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     8    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ shift_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: tap_pattern[3] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v tap_pattern[3] (in)
                                         tap_pattern[3] (net)
                  0.00    0.00    0.20 v input12/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.17    0.70    0.90 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net13 (net)
                  0.17    0.00    0.90 v _51_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    1.08 v _51_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _19_ (net)
                  0.06    0.00    1.08 v _52_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.19    1.27 v _52_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _20_ (net)
                  0.08    0.00    1.27 v _55_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.66    1.93 ^ _55_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _23_ (net)
                  0.10    0.00    1.93 ^ _62_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.30    2.23 v _62_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _30_ (net)
                  0.09    0.00    2.23 v _65_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.16    2.39 ^ _65_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _07_ (net)
                  0.19    0.00    2.39 ^ shift_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.46   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.4817349910736084

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8863

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2870878279209137

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9832

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 ^ shift_reg[5]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    0.62 ^ _50_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.28    0.90 v _52_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.66    1.56 ^ _55_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.30    1.86 v _62_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    2.02 ^ _65_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    2.02 ^ shift_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.02   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -2.02   data arrival time
---------------------------------------------------------
           7.83   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.41 v shift_reg[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.55 ^ _64_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.07    0.62 v _65_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    0.62 v shift_reg[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.62   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.03    0.03   library hold time
           0.03   data required time
---------------------------------------------------------
           0.03   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.58   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.3889

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.4561

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
312.114362

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-03   1.17e-04   4.81e-09   1.18e-03  43.2%
Combinational          1.31e-03   2.48e-04   1.40e-08   1.55e-03  56.8%
Clock                  0.00e+00   0.00e+00   3.39e-09   3.39e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.37e-03   3.65e-04   2.22e-08   2.74e-03 100.0%
                          86.7%      13.3%       0.0%
