{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739517766830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739517766831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 12:22:46 2025 " "Processing started: Fri Feb 14 12:22:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739517766831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517766831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off softmax -c softmax " "Command: quartus_map --read_settings_files=on --write_settings_files=off softmax -c softmax" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517766831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739517767459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739517767459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/adder/adder_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/adder/adder_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder/adder_bb.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/adder/adder_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517775988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517775988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/expo_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/expo_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expo_0002-normal " "Found design unit 1: expo_0002-normal" {  } { { "../src/exponential/expo/expo_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/expo_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776483 ""} { "Info" "ISGN_ENTITY_NAME" "1 expo_0002 " "Found entity 1: expo_0002" {  } { { "../src/exponential/expo/expo_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/expo_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "../src/exponential/expo/dspba_library_package.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../src/exponential/expo/dspba_library.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776485 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library_package.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library_package.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library_package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library_package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/dspba_library.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/acc1_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/acc1_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc1_0002-normal " "Found design unit 1: acc1_0002-normal" {  } { { "../src/accumulator_ip_new/acc1/acc1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/acc1_0002.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776490 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc1_0002 " "Found entity 1: acc1_0002" {  } { { "../src/accumulator_ip_new/acc1/acc1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1/acc1_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc1 " "Found entity 1: acc1" {  } { { "../src/accumulator_ip_new/acc1.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/accumulator_ip_new/acc1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo.v" { { "Info" "ISGN_ENTITY_NAME" "1 expo " "Found entity 1: expo" {  } { { "../src/exponential/expo.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "../src/multiplier/multiplier1.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal1 " "Found entity 1: reciprocal1" {  } { { "../src/reciprocal/reciprocal1.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../src/ram.v(26) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../src/ram.v(26)" {  } { { "../src/ram.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/ram.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../src/dualport_ram.v(24) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../src/dualport_ram.v(24)" {  } { { "../src/dualport_ram.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/dualport_ram.v" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/dualport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/dualport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_ram " "Found entity 1: dualport_ram" {  } { { "../src/dualport_ram.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/dualport_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/control_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/address_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/address_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_gen " "Found entity 1: address_gen" {  } { { "../src/address_gen.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/address_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/multiplier1_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/multiplier1_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier1_0002-normal " "Found design unit 1: multiplier1_0002-normal" {  } { { "../src/multiplier/multiplier1/multiplier1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/multiplier1_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776500 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier1_0002 " "Found entity 1: multiplier1_0002" {  } { { "../src/multiplier/multiplier1/multiplier1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/multiplier1_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776500 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library_package.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library_package.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library_package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library_package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776500 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/multiplier/multiplier1/dspba_library.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/reciprocal1_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/reciprocal1_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciprocal1_0002-normal " "Found design unit 1: reciprocal1_0002-normal" {  } { { "../src/reciprocal/reciprocal1/reciprocal1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/reciprocal1_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776504 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciprocal1_0002 " "Found entity 1: reciprocal1_0002" {  } { { "../src/reciprocal/reciprocal1/reciprocal1_0002.vhd" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/reciprocal1_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776504 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library_package.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library_package.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library_package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library_package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776505 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library.vhd /home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd " "File \"/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library.vhd\" is a duplicate of already analyzed file \"/home/jam/Downloads/softmax/solution/pipelined/src/exponential/expo/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1739517776505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/reciprocal/reciprocal1/dspba_library.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax " "Found entity 1: softmax" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax_v2 " "Found entity 1: softmax_v2" {  } { { "softmax_v2.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/softmax_v2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_16p.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_16p.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax_16p " "Found entity 1: softmax_16p" {  } { { "softmax_16p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/softmax_16p.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax_8p.v 1 1 " "Found 1 design units, including 1 entities, in source file softmax_8p.v" { { "Info" "ISGN_ENTITY_NAME" "1 softmax_8p " "Found entity 1: softmax_8p" {  } { { "softmax_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/softmax_8p.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "adder1.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/adder1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_8p.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_8p.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_8p " "Found entity 1: fsm_8p" {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739517776512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "expo_latency_cnt_en softmax.v(39) " "Verilog HDL Implicit Net warning at softmax.v(39): created implicit net for \"expo_latency_cnt_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "expo_latency_cnt_done softmax.v(40) " "Verilog HDL Implicit Net warning at softmax.v(40): created implicit net for \"expo_latency_cnt_done\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_latency_cnt_en softmax.v(48) " "Verilog HDL Implicit Net warning at softmax.v(48): created implicit net for \"acc_latency_cnt_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_latency_cnt_done softmax.v(49) " "Verilog HDL Implicit Net warning at softmax.v(49): created implicit net for \"acc_latency_cnt_done\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reci_latency_cnt_en softmax.v(56) " "Verilog HDL Implicit Net warning at softmax.v(56): created implicit net for \"reci_latency_cnt_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reci_latency_cnt_done softmax.v(57) " "Verilog HDL Implicit Net warning at softmax.v(57): created implicit net for \"reci_latency_cnt_done\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multi_latency_cnt_en softmax.v(65) " "Verilog HDL Implicit Net warning at softmax.v(65): created implicit net for \"multi_latency_cnt_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multi_latency_cnt_done softmax.v(66) " "Verilog HDL Implicit Net warning at softmax.v(66): created implicit net for \"multi_latency_cnt_done\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram1_enable_b softmax.v(84) " "Verilog HDL Implicit Net warning at softmax.v(84): created implicit net for \"ram1_enable_b\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_gen1_en softmax.v(85) " "Verilog HDL Implicit Net warning at softmax.v(85): created implicit net for \"addr_gen1_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram2_en_a softmax.v(86) " "Verilog HDL Implicit Net warning at softmax.v(86): created implicit net for \"ram2_en_a\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram2_wr_en_a softmax.v(87) " "Verilog HDL Implicit Net warning at softmax.v(87): created implicit net for \"ram2_wr_en_a\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_en softmax.v(88) " "Verilog HDL Implicit Net warning at softmax.v(88): created implicit net for \"acc_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram2_en_b softmax.v(89) " "Verilog HDL Implicit Net warning at softmax.v(89): created implicit net for \"ram2_en_b\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_gen2_en softmax.v(90) " "Verilog HDL Implicit Net warning at softmax.v(90): created implicit net for \"addr_gen2_en\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram3_enable_a softmax.v(91) " "Verilog HDL Implicit Net warning at softmax.v(91): created implicit net for \"ram3_enable_a\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram3_wr_en_a softmax.v(92) " "Verilog HDL Implicit Net warning at softmax.v(92): created implicit net for \"ram3_wr_en_a\"" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739517776554 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "softmax.v(96) " "Verilog HDL Instantiation warning at softmax.v(96): instance has no name" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739517776555 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "softmax.v(181) " "Verilog HDL Instantiation warning at softmax.v(181): instance has no name" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739517776555 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "softmax.v(198) " "Verilog HDL Instantiation warning at softmax.v(198): instance has no name" {  } { { "../src/softmax.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/src/softmax.v" 198 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739517776555 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "softmax_8p.v(109) " "Verilog HDL Instantiation warning at softmax_8p.v(109): instance has no name" {  } { { "softmax_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/softmax_8p.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "expo_latency_cnt_done fsm_8p.v(37) " "Verilog HDL error at fsm_8p.v(37): object \"expo_latency_cnt_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "acc_latency_cnt_done fsm_8p.v(39) " "Verilog HDL error at fsm_8p.v(39): object \"acc_latency_cnt_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram1_addr_done fsm_8p.v(40) " "Verilog HDL error at fsm_8p.v(40): object \"ram1_addr_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reci_latency_cnt_done fsm_8p.v(45) " "Verilog HDL error at fsm_8p.v(45): object \"reci_latency_cnt_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reci_latency_cnt_done fsm_8p.v(47) " "Verilog HDL error at fsm_8p.v(47): object \"reci_latency_cnt_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "multi_latency_cnt_done fsm_8p.v(49) " "Verilog HDL error at fsm_8p.v(49): object \"multi_latency_cnt_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram2_addr_done fsm_8p.v(50) " "Verilog HDL error at fsm_8p.v(50): object \"ram2_addr_done\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "expo_latency_cnt_en fsm_8p.v(63) " "Verilog HDL error at fsm_8p.v(63): object \"expo_latency_cnt_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "acc_latency_cnt_en fsm_8p.v(64) " "Verilog HDL error at fsm_8p.v(64): object \"acc_latency_cnt_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reci_latency_cnt_en fsm_8p.v(65) " "Verilog HDL error at fsm_8p.v(65): object \"reci_latency_cnt_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "multi_latency_cnt_en fsm_8p.v(66) " "Verilog HDL error at fsm_8p.v(66): object \"multi_latency_cnt_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram1_enable_b fsm_8p.v(67) " "Verilog HDL error at fsm_8p.v(67): object \"ram1_enable_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "addr_gen1_en fsm_8p.v(68) " "Verilog HDL error at fsm_8p.v(68): object \"addr_gen1_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram2_en_a fsm_8p.v(69) " "Verilog HDL error at fsm_8p.v(69): object \"ram2_en_a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram2_wr_en_a fsm_8p.v(70) " "Verilog HDL error at fsm_8p.v(70): object \"ram2_wr_en_a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776557 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "acc_en fsm_8p.v(71) " "Verilog HDL error at fsm_8p.v(71): object \"acc_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776558 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram2_en_b fsm_8p.v(72) " "Verilog HDL error at fsm_8p.v(72): object \"ram2_en_b\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776558 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "addr_gen2_en fsm_8p.v(73) " "Verilog HDL error at fsm_8p.v(73): object \"addr_gen2_en\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776558 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ram3_enable_a fsm_8p.v(74) " "Verilog HDL error at fsm_8p.v(74): object \"ram3_enable_a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "fsm_8p.v" "" { Text "/home/jam/Downloads/softmax/solution/pipelined/quartus/fsm_8p.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1739517776558 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739517776664 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 14 12:22:56 2025 " "Processing ended: Fri Feb 14 12:22:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739517776664 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739517776664 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739517776664 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739517776664 ""}
