{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583351423565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583351423565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  4 13:50:23 2020 " "Processing started: Wed Mar  4 13:50:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583351423565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1583351423565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taller -c taller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off taller -c taller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1583351423565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1583351423800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1583351423800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Found entity 1: and_" {  } { { "and_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_ " "Found entity 1: or_" {  } { { "or_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_ " "Found entity 1: nor_" {  } { { "nor_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/nor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_ " "Found entity 1: not_" {  } { { "not_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/not_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_ " "Found entity 1: xor_" {  } { { "xor_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco2_4 " "Found entity 1: deco2_4" {  } { { "deco2_4.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/deco2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_1 " "Found entity 1: mux1_2_1" {  } { { "mux1_2_1.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/mux1_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/ffd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file or_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_ent-or_arch " "Found design unit 1: or_ent-or_arch" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_conf " "Found design unit 2: or_conf" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_ent " "Found entity 1: or_ent" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file and_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ent-and_arch " "Found design unit 1: and_ent-and_arch" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_conf " "Found design unit 2: and_conf" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ent " "Found entity 1: and_ent" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xor_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_ent-xor_arch " "Found design unit 1: xor_ent-xor_arch" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432757 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor_conf " "Found design unit 2: xor_conf" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432757 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_ent " "Found entity 1: xor_ent" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_ent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_ent-fulladder_arch " "Found design unit 1: fulladder_ent-fulladder_arch" {  } { { "fulladder_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432757 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_ent " "Found entity 1: fulladder_ent" {  } { { "fulladder_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bit-adder4bit_arch " "Found design unit 1: adder4bit-adder4bit_arch" {  } { { "adder4bit.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/adder4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bit " "Found entity 1: adder4bit" {  } { { "adder4bit.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/adder4bit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addertodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addertodisplay-addertodisplay_arch " "Found design unit 1: addertodisplay-addertodisplay_arch" {  } { { "addertodisplay.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/addertodisplay.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""} { "Info" "ISGN_ENTITY_NAME" "1 addertodisplay " "Found entity 1: addertodisplay" {  } { { "addertodisplay.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/addertodisplay.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-testbench_arch " "Found design unit 1: testbench-testbench_arch" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1583351432758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1583351432805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q0 testbench.vhd(27) " "Verilog HDL or VHDL warning at testbench.vhd(27): object \"q0\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1583351432806 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1 testbench.vhd(27) " "Verilog HDL or VHDL warning at testbench.vhd(27): object \"q1\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1583351432806 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q2 testbench.vhd(27) " "Verilog HDL or VHDL warning at testbench.vhd(27): object \"q2\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1583351432806 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q3 testbench.vhd(27) " "Verilog HDL or VHDL warning at testbench.vhd(27): object \"q3\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1583351432806 "|testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout testbench.vhd(27) " "Verilog HDL or VHDL warning at testbench.vhd(27): object \"cout\" assigned a value but never read" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1583351432806 "|testbench"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "testbench.vhd(50) " "VHDL Wait Statement error at testbench.vhd(50): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "testbench.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/testbench.vhd" 50 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Design Software" 0 -1 1583351432806 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1583351432806 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1331 " "Peak virtual memory: 1331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583351432853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  4 13:50:32 2020 " "Processing ended: Wed Mar  4 13:50:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583351432853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583351432853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583351432853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1583351432853 ""}
