/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [6:0] _07_;
  wire [6:0] _08_;
  reg [11:0] _09_;
  wire [21:0] _10_;
  wire [12:0] _11_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_54z;
  wire [13:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire [12:0] celloutsig_0_78z;
  wire [13:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_21z[2] | celloutsig_0_21z[3]);
  assign celloutsig_0_41z = ~(celloutsig_0_35z | celloutsig_0_0z[2]);
  assign celloutsig_0_51z = ~(celloutsig_0_48z[2] | celloutsig_0_25z[2]);
  assign celloutsig_0_57z = ~(celloutsig_0_34z[14] | celloutsig_0_41z);
  assign celloutsig_1_0z = ~(in_data[124] | in_data[157]);
  assign celloutsig_0_30z = ~(celloutsig_0_21z[3] | celloutsig_0_13z);
  assign celloutsig_0_37z = ~celloutsig_0_13z;
  assign celloutsig_0_68z = ~_00_;
  assign celloutsig_0_69z = ~celloutsig_0_66z;
  assign celloutsig_0_24z = ~celloutsig_0_14z[1];
  assign celloutsig_0_42z = ~((celloutsig_0_14z[4] | celloutsig_0_12z) & _01_);
  assign celloutsig_0_45z = ~((celloutsig_0_0z[0] | celloutsig_0_17z[1]) & _02_);
  assign celloutsig_0_61z = ~((celloutsig_0_15z[7] | celloutsig_0_14z[2]) & celloutsig_0_32z[3]);
  assign celloutsig_0_5z = ~((_03_ | celloutsig_0_4z[3]) & in_data[71]);
  assign celloutsig_0_74z = ~((celloutsig_0_45z | celloutsig_0_17z[1]) & _04_);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[9] | in_data[139]) & celloutsig_1_0z);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[6] | celloutsig_1_1z[1]) & in_data[157]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] | celloutsig_0_0z[3]) & in_data[24]);
  assign celloutsig_0_27z = ~((celloutsig_0_9z | _05_) & celloutsig_0_15z[5]);
  assign celloutsig_0_29z = ~((celloutsig_0_21z[0] | celloutsig_0_18z[4]) & in_data[18]);
  assign celloutsig_0_22z = celloutsig_0_20z | _06_;
  assign celloutsig_0_11z = celloutsig_0_5z ^ celloutsig_0_7z[7];
  assign celloutsig_0_31z = celloutsig_0_30z ^ celloutsig_0_17z[2];
  reg [6:0] _35_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _35_ <= 7'h00;
    else _35_ <= { _07_[6:4], celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_1z };
  assign { _08_[6], _04_, _08_[4:0] } = _35_;
  reg [21:0] _36_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _36_ <= 22'h000000;
    else _36_ <= { in_data[47:41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _10_[21:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6:3], _00_, _10_[1:0] } = _36_;
  reg [12:0] _37_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _37_ <= 13'h0000;
    else _37_ <= { _09_[9:7], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z };
  assign { _11_[12:10], _07_[6:4], _11_[6], _02_, _11_[4:0] } = _37_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _09_ <= 12'h000;
    else _09_ <= in_data[82:71];
  assign celloutsig_0_40z = { celloutsig_0_28z[2], celloutsig_0_6z } & celloutsig_0_34z[11:0];
  assign celloutsig_0_48z = { _10_[16:14], _05_, _10_[12] } & { celloutsig_0_47z[1], celloutsig_0_46z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_30z };
  assign celloutsig_0_55z = { _10_[11], _01_, _09_ } & { celloutsig_0_7z[12:8], celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_36z };
  assign celloutsig_0_59z = celloutsig_0_55z[4:2] & { celloutsig_0_47z[0], celloutsig_0_52z, celloutsig_0_51z };
  assign celloutsig_1_3z = { in_data[114:110], celloutsig_1_0z } & { celloutsig_1_1z[9:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_9z } & { _10_[11], _01_, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_28z = { _09_[7:2], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_10z } & { celloutsig_0_15z[9:1], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_8z = { celloutsig_0_4z[3:1], celloutsig_0_5z } / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_21z = celloutsig_0_15z[7:4] / { 1'h1, celloutsig_0_17z };
  assign celloutsig_0_13z = { _10_[17:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6:3] } >= { _10_[20:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6] };
  assign celloutsig_0_26z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_9z } >= { celloutsig_0_6z[10:5], celloutsig_0_11z };
  assign celloutsig_0_66z = { celloutsig_0_15z[11:4], celloutsig_0_60z, celloutsig_0_57z } > { celloutsig_0_54z[5:3], celloutsig_0_32z, celloutsig_0_59z };
  assign celloutsig_0_16z = celloutsig_0_15z[7:0] > { in_data[51:46], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_36z = { celloutsig_0_34z[14:11], celloutsig_0_7z } <= { celloutsig_0_19z[16:4], celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_46z = { _10_[15:14], _05_, _10_[12:11], _01_, celloutsig_0_24z, celloutsig_0_16z } <= { in_data[59], celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_29z };
  assign celloutsig_0_52z = { in_data[51:45], celloutsig_0_21z, celloutsig_0_42z, celloutsig_0_47z } <= { celloutsig_0_19z[16:3], celloutsig_0_12z };
  assign celloutsig_0_77z = celloutsig_0_19z[30:21] <= { celloutsig_0_6z[10:3], celloutsig_0_37z, celloutsig_0_61z };
  assign celloutsig_0_12z = { _10_[19:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6:3], _00_, _10_[1:0] } <= { celloutsig_0_0z[0], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_4z = ~ celloutsig_0_0z[3:0];
  assign celloutsig_1_1z = ~ in_data[163:150];
  assign celloutsig_0_0z = in_data[56:52] | in_data[6:2];
  assign celloutsig_0_34z = { celloutsig_0_28z[11:3], celloutsig_0_6z, celloutsig_0_29z } | { _08_[6], _04_, _08_[4:3], celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_15z };
  assign celloutsig_0_54z = { celloutsig_0_14z, celloutsig_0_24z } | celloutsig_0_40z[7:2];
  assign celloutsig_0_78z = { celloutsig_0_14z[4], celloutsig_0_4z, _08_[6], _04_, _08_[4:0], celloutsig_0_74z } | { celloutsig_0_69z, celloutsig_0_48z, celloutsig_0_48z, celloutsig_0_29z, celloutsig_0_68z };
  assign celloutsig_1_6z = in_data[139:129] | { celloutsig_1_1z[5:2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[12:9], celloutsig_0_13z } | celloutsig_0_6z[7:3];
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_6z } | { celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_17z = { _06_, _10_[6], celloutsig_0_9z } | in_data[75:73];
  assign celloutsig_0_19z = { in_data[42:23], celloutsig_0_12z, celloutsig_0_11z, _09_, celloutsig_0_5z } | { _09_[9:0], celloutsig_0_17z, _10_[21:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6:3], _00_, _10_[1:0] };
  assign celloutsig_0_60z = & { celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_10z = & { celloutsig_0_8z, celloutsig_0_4z[3:2] };
  assign celloutsig_1_19z = | celloutsig_1_6z[6:2];
  assign celloutsig_0_9z = | { _03_, _10_[8], _06_, _10_[6], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_20z = | { _01_, _03_, _10_[8], _06_, _10_[6:3] };
  assign celloutsig_0_38z = _11_[4:1] - { _10_[16:14], _05_ };
  assign celloutsig_0_6z = { in_data[46:42], celloutsig_0_5z, celloutsig_0_0z } - { celloutsig_0_4z[2:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_1z[13:3], celloutsig_1_0z } - { celloutsig_1_4z[11:4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign celloutsig_0_32z = { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_11z } ~^ { _11_[4:2], celloutsig_0_16z };
  assign celloutsig_0_47z = celloutsig_0_18z[2:0] ~^ celloutsig_0_25z;
  assign celloutsig_0_7z = { _10_[15:14], _05_, _10_[12:11], _01_, _03_, _10_[8], _06_, _10_[6:3], _00_ } ~^ { in_data[46:44], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_1z[11:6] ~^ { celloutsig_1_11z[4:0], celloutsig_1_12z };
  assign celloutsig_0_25z = { celloutsig_0_4z[2:1], celloutsig_0_24z } ~^ { celloutsig_0_21z[3], celloutsig_0_13z, celloutsig_0_1z };
  assign { celloutsig_1_4z[10:5], celloutsig_1_4z[11], celloutsig_1_4z[4] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign _07_[3:0] = { celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_1z };
  assign _08_[5] = _04_;
  assign { _10_[13], _10_[10:9], _10_[7], _10_[2] } = { _05_, _01_, _03_, _06_, _00_ };
  assign { _11_[9:7], _11_[5] } = { _07_[6:4], _02_ };
  assign celloutsig_1_4z[3:0] = { celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
