
Project_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a274  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800a388  0800a388  0001a388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a810  0800a810  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a810  0800a810  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a810  0800a810  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a810  0800a810  0001a810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a814  0800a814  0001a814  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a818  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000458  200001d8  0800a9f0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  0800a9f0  00020630  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012e26  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b43  00000000  00000000  0003306a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012a8  00000000  00000000  00036bb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e44  00000000  00000000  00037e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b9f4  00000000  00000000  00038c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001af46  00000000  00000000  00054690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094b56  00000000  00000000  0006f5d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005eec  00000000  00000000  0010412c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  0010a018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a36c 	.word	0x0800a36c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800a36c 	.word	0x0800a36c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <delay_us>:
* 返 回 值: void
* 创建日期: 2025-11-25
* 注    意: 
*********************************************************************************************************/
void delay_us(uint32_t us)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = SysTick->VAL;  // 获取当前的 SysTick 值
 8000be0:	4b0d      	ldr	r3, [pc, #52]	; (8000c18 <delay_us+0x40>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	60fb      	str	r3, [r7, #12]
    uint32_t delay_ticks = us * (SystemCoreClock / 1000000);  // 将微秒转换为时钟周期数
 8000be6:	4b0d      	ldr	r3, [pc, #52]	; (8000c1c <delay_us+0x44>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <delay_us+0x48>)
 8000bec:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf0:	0c9a      	lsrs	r2, r3, #18
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	fb02 f303 	mul.w	r3, r2, r3
 8000bf8:	60bb      	str	r3, [r7, #8]

    // 等待直到经过的时钟周期数达到目标延时
    while ((tickstart - SysTick->VAL) < delay_ticks)
 8000bfa:	bf00      	nop
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <delay_us+0x40>)
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	68fa      	ldr	r2, [r7, #12]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	68ba      	ldr	r2, [r7, #8]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d8f8      	bhi.n	8000bfc <delay_us+0x24>
    {
        // 空循环等待
    }
}
 8000c0a:	bf00      	nop
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	e000e010 	.word	0xe000e010
 8000c1c:	20000004 	.word	0x20000004
 8000c20:	431bde83 	.word	0x431bde83

08000c24 <Timer_Program>:
* 返 回 值: void
* 创建日期: 2025-11-25
* 注    意:
*********************************************************************************************************/
void Timer_Program(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
    Time.Sec++;
 8000c28:	4b33      	ldr	r3, [pc, #204]	; (8000cf8 <Timer_Program+0xd4>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b31      	ldr	r3, [pc, #196]	; (8000cf8 <Timer_Program+0xd4>)
 8000c32:	701a      	strb	r2, [r3, #0]
    Time.Min++;
 8000c34:	4b30      	ldr	r3, [pc, #192]	; (8000cf8 <Timer_Program+0xd4>)
 8000c36:	885b      	ldrh	r3, [r3, #2]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	4b2e      	ldr	r3, [pc, #184]	; (8000cf8 <Timer_Program+0xd4>)
 8000c3e:	805a      	strh	r2, [r3, #2]
    Time.Drive++;
 8000c40:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <Timer_Program+0xd4>)
 8000c42:	785b      	ldrb	r3, [r3, #1]
 8000c44:	3301      	adds	r3, #1
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	4b2b      	ldr	r3, [pc, #172]	; (8000cf8 <Timer_Program+0xd4>)
 8000c4a:	705a      	strb	r2, [r3, #1]
	
	//20ms
	Drive_20ms_Events();
 8000c4c:	f000 f864 	bl	8000d18 <Drive_20ms_Events>

	//1s------------------------//
    if(Time.Sec >= 50)
 8000c50:	4b29      	ldr	r3, [pc, #164]	; (8000cf8 <Timer_Program+0xd4>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b31      	cmp	r3, #49	; 0x31
 8000c56:	d907      	bls.n	8000c68 <Timer_Program+0x44>
    {
        Time.Sec = 0;
 8000c58:	4b27      	ldr	r3, [pc, #156]	; (8000cf8 <Timer_Program+0xd4>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	701a      	strb	r2, [r3, #0]
		Flag_DisplayAll = 1;
 8000c5e:	4a27      	ldr	r2, [pc, #156]	; (8000cfc <Timer_Program+0xd8>)
 8000c60:	7813      	ldrb	r3, [r2, #0]
 8000c62:	f043 0302 	orr.w	r3, r3, #2
 8000c66:	7013      	strb	r3, [r2, #0]
    }

	//1min------------------------//
    if(Time.Min >= 3000)
 8000c68:	4b23      	ldr	r3, [pc, #140]	; (8000cf8 <Timer_Program+0xd4>)
 8000c6a:	885b      	ldrh	r3, [r3, #2]
 8000c6c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d902      	bls.n	8000c7a <Timer_Program+0x56>
    {
        Time.Min = 0;
 8000c74:	4b20      	ldr	r3, [pc, #128]	; (8000cf8 <Timer_Program+0xd4>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	805a      	strh	r2, [r3, #2]
        
    }

    if((Time.Drive % 25) == 0)
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	; (8000cf8 <Timer_Program+0xd4>)
 8000c7c:	785a      	ldrb	r2, [r3, #1]
 8000c7e:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <Timer_Program+0xdc>)
 8000c80:	fba3 1302 	umull	r1, r3, r3, r2
 8000c84:	08d9      	lsrs	r1, r3, #3
 8000c86:	460b      	mov	r3, r1
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	440b      	add	r3, r1
 8000c8c:	0099      	lsls	r1, r3, #2
 8000c8e:	440b      	add	r3, r1
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d12d      	bne.n	8000cf4 <Timer_Program+0xd0>
    {
        Time.Drive = 0;
 8000c98:	4b17      	ldr	r3, [pc, #92]	; (8000cf8 <Timer_Program+0xd4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	705a      	strb	r2, [r3, #1]
		Flag_Time_500ms = !Flag_Time_500ms;
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <Timer_Program+0xd8>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	f083 0301 	eor.w	r3, r3, #1
 8000cac:	b2d9      	uxtb	r1, r3
 8000cae:	4a13      	ldr	r2, [pc, #76]	; (8000cfc <Timer_Program+0xd8>)
 8000cb0:	7813      	ldrb	r3, [r2, #0]
 8000cb2:	f361 0382 	bfi	r3, r1, #2, #1
 8000cb6:	7013      	strb	r3, [r2, #0]
		
		if(Flag_Time_500ms)
 8000cb8:	4b10      	ldr	r3, [pc, #64]	; (8000cfc <Timer_Program+0xd8>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d016      	beq.n	8000cf4 <Timer_Program+0xd0>
		{
			DHT11_Read_Data(&temperature , &humidity);
 8000cc6:	490f      	ldr	r1, [pc, #60]	; (8000d04 <Timer_Program+0xe0>)
 8000cc8:	480f      	ldr	r0, [pc, #60]	; (8000d08 <Timer_Program+0xe4>)
 8000cca:	f000 f9d0 	bl	800106e <DHT11_Read_Data>
			sprintf((char*)aTXbuf,"温度：%d℃，湿度: %d %%\r\n" ,temperature ,humidity);
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <Timer_Program+0xe4>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <Timer_Program+0xe0>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	490c      	ldr	r1, [pc, #48]	; (8000d0c <Timer_Program+0xe8>)
 8000cda:	480d      	ldr	r0, [pc, #52]	; (8000d10 <Timer_Program+0xec>)
 8000cdc:	f005 febe 	bl	8006a5c <siprintf>
			HAL_UART_Transmit(&huart1, aTXbuf, strlen((const char*)aTXbuf), 200);
 8000ce0:	480b      	ldr	r0, [pc, #44]	; (8000d10 <Timer_Program+0xec>)
 8000ce2:	f7ff fa35 	bl	8000150 <strlen>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	23c8      	movs	r3, #200	; 0xc8
 8000cec:	4908      	ldr	r1, [pc, #32]	; (8000d10 <Timer_Program+0xec>)
 8000cee:	4809      	ldr	r0, [pc, #36]	; (8000d14 <Timer_Program+0xf0>)
 8000cf0:	f003 ff06 	bl	8004b00 <HAL_UART_Transmit>
		}
    }
}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200001f4 	.word	0x200001f4
 8000cfc:	2000025c 	.word	0x2000025c
 8000d00:	51eb851f 	.word	0x51eb851f
 8000d04:	20000001 	.word	0x20000001
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	0800a388 	.word	0x0800a388
 8000d10:	200001f8 	.word	0x200001f8
 8000d14:	20000410 	.word	0x20000410

08000d18 <Drive_20ms_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意:
*********************************************************************************************************/
void Drive_20ms_Events(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	Beep_Cnt_Event();
 8000d1c:	f000 f804 	bl	8000d28 <Beep_Cnt_Event>
    HCSR04_Event();
 8000d20:	f000 f820 	bl	8000d64 <HCSR04_Event>
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <Beep_Cnt_Event>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意:
*********************************************************************************************************/
void Beep_Cnt_Event(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
	if(Cnt.Beep)
 8000d2c:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <Beep_Cnt_Event+0x34>)
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d00e      	beq.n	8000d52 <Beep_Cnt_Event+0x2a>
	{
		Cnt.Beep--;
 8000d34:	4b09      	ldr	r3, [pc, #36]	; (8000d5c <Beep_Cnt_Event+0x34>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	4b07      	ldr	r3, [pc, #28]	; (8000d5c <Beep_Cnt_Event+0x34>)
 8000d3e:	701a      	strb	r2, [r3, #0]
		if(!Cnt.Beep)Flag_BeepEn = 0;
 8000d40:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <Beep_Cnt_Event+0x34>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d104      	bne.n	8000d52 <Beep_Cnt_Event+0x2a>
 8000d48:	4a05      	ldr	r2, [pc, #20]	; (8000d60 <Beep_Cnt_Event+0x38>)
 8000d4a:	7813      	ldrb	r3, [r2, #0]
 8000d4c:	f36f 03c3 	bfc	r3, #3, #1
 8000d50:	7013      	strb	r3, [r2, #0]
	}
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	20000258 	.word	0x20000258
 8000d60:	2000025c 	.word	0x2000025c

08000d64 <HCSR04_Event>:
* 返 回 值: void
* 创建日期: 2025-07-13
* 注    意:
*********************************************************************************************************/
void HCSR04_Event(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
    static uint8_t i;
    if(++i >= 5)
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <HCSR04_Event+0x28>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HCSR04_Event+0x28>)
 8000d72:	701a      	strb	r2, [r3, #0]
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <HCSR04_Event+0x28>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b04      	cmp	r3, #4
 8000d7a:	d902      	bls.n	8000d82 <HCSR04_Event+0x1e>
    {
        i = 0;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	; (8000d8c <HCSR04_Event+0x28>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	701a      	strb	r2, [r3, #0]
        //HS_SC04_Event();
    }
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000218 	.word	0x20000218

08000d90 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000da0:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000da2:	4a19      	ldr	r2, [pc, #100]	; (8000e08 <MX_ADC1_Init+0x78>)
 8000da4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000da6:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dac:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000dbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dc0:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dcc:	480d      	ldr	r0, [pc, #52]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dce:	f001 f989 	bl	80020e4 <HAL_ADC_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000dd8:	f000 fab7 	bl	800134a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000ddc:	2310      	movs	r3, #16
 8000dde:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000de0:	2301      	movs	r3, #1
 8000de2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000de4:	2307      	movs	r3, #7
 8000de6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	4619      	mov	r1, r3
 8000dec:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_ADC1_Init+0x74>)
 8000dee:	f001 fa51 	bl	8002294 <HAL_ADC_ConfigChannel>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000df8:	f000 faa7 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dfc:	bf00      	nop
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	2000021c 	.word	0x2000021c
 8000e08:	40012400 	.word	0x40012400

08000e0c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a09      	ldr	r2, [pc, #36]	; (8000e40 <HAL_ADC_MspInit+0x34>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d10b      	bne.n	8000e36 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_ADC_MspInit+0x38>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a08      	ldr	r2, [pc, #32]	; (8000e44 <HAL_ADC_MspInit+0x38>)
 8000e24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e28:	6193      	str	r3, [r2, #24]
 8000e2a:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_ADC_MspInit+0x38>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e36:	bf00      	nop
 8000e38:	3714      	adds	r7, #20
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bc80      	pop	{r7}
 8000e3e:	4770      	bx	lr
 8000e40:	40012400 	.word	0x40012400
 8000e44:	40021000 	.word	0x40021000

08000e48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e4e:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <MX_DMA_Init+0x48>)
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	4a0f      	ldr	r2, [pc, #60]	; (8000e90 <MX_DMA_Init+0x48>)
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6153      	str	r3, [r2, #20]
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <MX_DMA_Init+0x48>)
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2100      	movs	r1, #0
 8000e6a:	200e      	movs	r0, #14
 8000e6c:	f001 fd2b 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000e70:	200e      	movs	r0, #14
 8000e72:	f001 fd44 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2100      	movs	r1, #0
 8000e7a:	200f      	movs	r0, #15
 8000e7c:	f001 fd23 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000e80:	200f      	movs	r0, #15
 8000e82:	f001 fd3c 	bl	80028fe <HAL_NVIC_EnableIRQ>

}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40021000 	.word	0x40021000

08000e94 <DHT11_OUT>:
  * @brief  DATA引脚（PA7）设置为输出模式
  * @param  无
  * @retval 无
  */
void DHT11_OUT(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ea6:	2380      	movs	r3, #128	; 0x80
 8000ea8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb6:	463b      	mov	r3, r7
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <DHT11_OUT+0x34>)
 8000ebc:	f001 ffdc 	bl	8002e78 <HAL_GPIO_Init>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40010800 	.word	0x40010800

08000ecc <DHT11_IN>:
  * @brief  DATA引脚（PA7）设置为输入模式
  * @param  无
  * @retval	无
  */
void DHT11_IN(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8000ed2:	463b      	mov	r3, r7
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin  = GPIO_PIN_7;
 8000ede:	2380      	movs	r3, #128	; 0x80
 8000ee0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eea:	2303      	movs	r3, #3
 8000eec:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	463b      	mov	r3, r7
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <DHT11_IN+0x34>)
 8000ef4:	f001 ffc0 	bl	8002e78 <HAL_GPIO_Init>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40010800 	.word	0x40010800

08000f04 <DHT11_Strat>:
  * @brief  DHT11检测起始信号
  * @param  无
  * @retval 无
  */
void DHT11_Strat(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	DHT11_OUT();   //PA7设置为输出模式
 8000f08:	f7ff ffc4 	bl	8000e94 <DHT11_OUT>
	DHT11_LOW;     //主机拉低总线
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f12:	4808      	ldr	r0, [pc, #32]	; (8000f34 <DHT11_Strat+0x30>)
 8000f14:	f002 f94b 	bl	80031ae <HAL_GPIO_WritePin>
	HAL_Delay(20); //延迟必须大于18ms ；
 8000f18:	2014      	movs	r0, #20
 8000f1a:	f001 f8bf 	bl	800209c <HAL_Delay>
	DHT11_HIGH;    //主机拉高总线等待DHT11响应
 8000f1e:	2201      	movs	r2, #1
 8000f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f24:	4803      	ldr	r0, [pc, #12]	; (8000f34 <DHT11_Strat+0x30>)
 8000f26:	f002 f942 	bl	80031ae <HAL_GPIO_WritePin>
	delay_us(30);
 8000f2a:	201e      	movs	r0, #30
 8000f2c:	f7ff fe54 	bl	8000bd8 <delay_us>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40010c00 	.word	0x40010c00

08000f38 <DHT11_Check>:
  * @brief  DHT11发送响应信号
  * @param  无
  * @retval 返回值0/1  0：响应成功 1：响应失败
  */
uint8_t DHT11_Check(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	uint8_t retry = 0 ;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	71fb      	strb	r3, [r7, #7]
	DHT11_IN();
 8000f42:	f7ff ffc3 	bl	8000ecc <DHT11_IN>
	//采用while循环的方式检测响应信号
	while(DHT11_IO_IN && retry <100) // DHT11会拉低 40us ~80us
 8000f46:	e005      	b.n	8000f54 <DHT11_Check+0x1c>
	{
		retry++;
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	71fb      	strb	r3, [r7, #7]
		delay_us(1);//1us
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f7ff fe42 	bl	8000bd8 <delay_us>
	while(DHT11_IO_IN && retry <100) // DHT11会拉低 40us ~80us
 8000f54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f58:	4815      	ldr	r0, [pc, #84]	; (8000fb0 <DHT11_Check+0x78>)
 8000f5a:	f002 f911 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d002      	beq.n	8000f6a <DHT11_Check+0x32>
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	2b63      	cmp	r3, #99	; 0x63
 8000f68:	d9ee      	bls.n	8000f48 <DHT11_Check+0x10>
	}
	if(retry>=100) //判断当DHT11延迟超过80us时return 1 ， 说明响应失败
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2b63      	cmp	r3, #99	; 0x63
 8000f6e:	d901      	bls.n	8000f74 <DHT11_Check+0x3c>
	{return  1;}
 8000f70:	2301      	movs	r3, #1
 8000f72:	e019      	b.n	8000fa8 <DHT11_Check+0x70>
	else retry =  0 ;
 8000f74:	2300      	movs	r3, #0
 8000f76:	71fb      	strb	r3, [r7, #7]

	while(!DHT11_IO_IN && retry<100)// // DHT11拉低之后会拉高 40us ~80us
 8000f78:	e005      	b.n	8000f86 <DHT11_Check+0x4e>
	{
		retry++;
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	71fb      	strb	r3, [r7, #7]
		delay_us(1);//1us
 8000f80:	2001      	movs	r0, #1
 8000f82:	f7ff fe29 	bl	8000bd8 <delay_us>
	while(!DHT11_IO_IN && retry<100)// // DHT11拉低之后会拉高 40us ~80us
 8000f86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f8a:	4809      	ldr	r0, [pc, #36]	; (8000fb0 <DHT11_Check+0x78>)
 8000f8c:	f002 f8f8 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d102      	bne.n	8000f9c <DHT11_Check+0x64>
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	2b63      	cmp	r3, #99	; 0x63
 8000f9a:	d9ee      	bls.n	8000f7a <DHT11_Check+0x42>
	}

	if(retry>=100)
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2b63      	cmp	r3, #99	; 0x63
 8000fa0:	d901      	bls.n	8000fa6 <DHT11_Check+0x6e>
	{return 1;}
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <DHT11_Check+0x70>
	return 0 ;
 8000fa6:	2300      	movs	r3, #0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40010c00 	.word	0x40010c00

08000fb4 <DHT11_Read_Bit>:
  * @brief  DHT11读取一位数据
  * @param  无
  * @retval 返回值0/1  1：读取成功 0：读取失败
  */
uint8_t DHT11_Read_Bit(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
	uint8_t retry = 0 ;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	71fb      	strb	r3, [r7, #7]
	while(DHT11_IO_IN && retry <100)//同上采用while循环的方式去采集数据
 8000fbe:	e005      	b.n	8000fcc <DHT11_Read_Bit+0x18>
	{
		retry++;
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f7ff fe06 	bl	8000bd8 <delay_us>
	while(DHT11_IO_IN && retry <100)//同上采用while循环的方式去采集数据
 8000fcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd0:	4817      	ldr	r0, [pc, #92]	; (8001030 <DHT11_Read_Bit+0x7c>)
 8000fd2:	f002 f8d5 	bl	8003180 <HAL_GPIO_ReadPin>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d002      	beq.n	8000fe2 <DHT11_Read_Bit+0x2e>
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	2b63      	cmp	r3, #99	; 0x63
 8000fe0:	d9ee      	bls.n	8000fc0 <DHT11_Read_Bit+0xc>
	}
	retry = 0 ;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71fb      	strb	r3, [r7, #7]
	while(!DHT11_IO_IN && retry<100)
 8000fe6:	e005      	b.n	8000ff4 <DHT11_Read_Bit+0x40>
	{
		retry++;
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	3301      	adds	r3, #1
 8000fec:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f7ff fdf2 	bl	8000bd8 <delay_us>
	while(!DHT11_IO_IN && retry<100)
 8000ff4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <DHT11_Read_Bit+0x7c>)
 8000ffa:	f002 f8c1 	bl	8003180 <HAL_GPIO_ReadPin>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d102      	bne.n	800100a <DHT11_Read_Bit+0x56>
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b63      	cmp	r3, #99	; 0x63
 8001008:	d9ee      	bls.n	8000fe8 <DHT11_Read_Bit+0x34>
	}

	delay_us(40);              //结束信号，延时40us
 800100a:	2028      	movs	r0, #40	; 0x28
 800100c:	f7ff fde4 	bl	8000bd8 <delay_us>
	if(DHT11_IO_IN) return 1;  //结束信号后，总线会被拉高 则返回1表示读取成功
 8001010:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001014:	4806      	ldr	r0, [pc, #24]	; (8001030 <DHT11_Read_Bit+0x7c>)
 8001016:	f002 f8b3 	bl	8003180 <HAL_GPIO_ReadPin>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <DHT11_Read_Bit+0x70>
 8001020:	2301      	movs	r3, #1
 8001022:	e000      	b.n	8001026 <DHT11_Read_Bit+0x72>
	else
	return 0 ;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40010c00 	.word	0x40010c00

08001034 <DHT11_Read_Byte>:
  * @brief  DHT11读取一个字节数据
  * @param  无
  * @retval 返回值：dat 将采集到的一个字节的数据返回
  */
uint8_t DHT11_Read_Byte(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
	uint8_t i , dat ;
	dat = 0 ;
 800103a:	2300      	movs	r3, #0
 800103c:	71bb      	strb	r3, [r7, #6]
	for(i=0; i<8; i++)
 800103e:	2300      	movs	r3, #0
 8001040:	71fb      	strb	r3, [r7, #7]
 8001042:	e00c      	b.n	800105e <DHT11_Read_Byte+0x2a>
	{
		dat <<= 1; //通过左移存储数据
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	71bb      	strb	r3, [r7, #6]
		dat |= DHT11_Read_Bit();
 800104a:	f7ff ffb3 	bl	8000fb4 <DHT11_Read_Bit>
 800104e:	4603      	mov	r3, r0
 8001050:	461a      	mov	r2, r3
 8001052:	79bb      	ldrb	r3, [r7, #6]
 8001054:	4313      	orrs	r3, r2
 8001056:	71bb      	strb	r3, [r7, #6]
	for(i=0; i<8; i++)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	3301      	adds	r3, #1
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b07      	cmp	r3, #7
 8001062:	d9ef      	bls.n	8001044 <DHT11_Read_Byte+0x10>
	}
	return dat ;
 8001064:	79bb      	ldrb	r3, [r7, #6]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <DHT11_Read_Data>:
  * @brief  DHT11读取数据
  * @param  temp：温度值 humi ：湿度值
  * @retval 返回值0/1 0：读取数据成功 1：读取数据失败
  */
uint8_t DHT11_Read_Data(uint8_t* temp , uint8_t* humi)
{
 800106e:	b590      	push	{r4, r7, lr}
 8001070:	b085      	sub	sp, #20
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
 8001076:	6039      	str	r1, [r7, #0]
	uint8_t buf[5];        //储存五位数据
    uint8_t i;
	DHT11_Strat();         //起始信号
 8001078:	f7ff ff44 	bl	8000f04 <DHT11_Strat>
	if(DHT11_Check() == 0) //响应信号
 800107c:	f7ff ff5c 	bl	8000f38 <DHT11_Check>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d124      	bne.n	80010d0 <DHT11_Read_Data+0x62>
    {
		for(i=0; i<5; i++)
 8001086:	2300      	movs	r3, #0
 8001088:	73fb      	strb	r3, [r7, #15]
 800108a:	e00c      	b.n	80010a6 <DHT11_Read_Data+0x38>
		{
			buf[i] = DHT11_Read_Byte();
 800108c:	7bfc      	ldrb	r4, [r7, #15]
 800108e:	f7ff ffd1 	bl	8001034 <DHT11_Read_Byte>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	f104 0310 	add.w	r3, r4, #16
 800109a:	443b      	add	r3, r7
 800109c:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(i=0; i<5; i++)
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	3301      	adds	r3, #1
 80010a4:	73fb      	strb	r3, [r7, #15]
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d9ef      	bls.n	800108c <DHT11_Read_Data+0x1e>
		}
		if(buf[0]+buf[1]+buf[2]+buf[3] == buf[4]) //校验数据
 80010ac:	7a3b      	ldrb	r3, [r7, #8]
 80010ae:	461a      	mov	r2, r3
 80010b0:	7a7b      	ldrb	r3, [r7, #9]
 80010b2:	4413      	add	r3, r2
 80010b4:	7aba      	ldrb	r2, [r7, #10]
 80010b6:	4413      	add	r3, r2
 80010b8:	7afa      	ldrb	r2, [r7, #11]
 80010ba:	4413      	add	r3, r2
 80010bc:	7b3a      	ldrb	r2, [r7, #12]
 80010be:	4293      	cmp	r3, r2
 80010c0:	d108      	bne.n	80010d4 <DHT11_Read_Data+0x66>
		{
		    *humi = buf[0]; // 湿度
 80010c2:	7a3a      	ldrb	r2, [r7, #8]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	701a      	strb	r2, [r3, #0]
			*temp = buf[2]; // 温度
 80010c8:	7aba      	ldrb	r2, [r7, #10]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	e001      	b.n	80010d4 <DHT11_Read_Data+0x66>
		}
	}else return 1;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e000      	b.n	80010d6 <DHT11_Read_Data+0x68>

   return 0 ;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd90      	pop	{r4, r7, pc}
	...

080010e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e6:	f107 0310 	add.w	r3, r7, #16
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010f4:	4b3f      	ldr	r3, [pc, #252]	; (80011f4 <MX_GPIO_Init+0x114>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	4a3e      	ldr	r2, [pc, #248]	; (80011f4 <MX_GPIO_Init+0x114>)
 80010fa:	f043 0310 	orr.w	r3, r3, #16
 80010fe:	6193      	str	r3, [r2, #24]
 8001100:	4b3c      	ldr	r3, [pc, #240]	; (80011f4 <MX_GPIO_Init+0x114>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f003 0310 	and.w	r3, r3, #16
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800110c:	4b39      	ldr	r3, [pc, #228]	; (80011f4 <MX_GPIO_Init+0x114>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a38      	ldr	r2, [pc, #224]	; (80011f4 <MX_GPIO_Init+0x114>)
 8001112:	f043 0320 	orr.w	r3, r3, #32
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b36      	ldr	r3, [pc, #216]	; (80011f4 <MX_GPIO_Init+0x114>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f003 0320 	and.w	r3, r3, #32
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001124:	4b33      	ldr	r3, [pc, #204]	; (80011f4 <MX_GPIO_Init+0x114>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	4a32      	ldr	r2, [pc, #200]	; (80011f4 <MX_GPIO_Init+0x114>)
 800112a:	f043 0308 	orr.w	r3, r3, #8
 800112e:	6193      	str	r3, [r2, #24]
 8001130:	4b30      	ldr	r3, [pc, #192]	; (80011f4 <MX_GPIO_Init+0x114>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	f003 0308 	and.w	r3, r3, #8
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113c:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <MX_GPIO_Init+0x114>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	4a2c      	ldr	r2, [pc, #176]	; (80011f4 <MX_GPIO_Init+0x114>)
 8001142:	f043 0304 	orr.w	r3, r3, #4
 8001146:	6193      	str	r3, [r2, #24]
 8001148:	4b2a      	ldr	r3, [pc, #168]	; (80011f4 <MX_GPIO_Init+0x114>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	603b      	str	r3, [r7, #0]
 8001152:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|ST7735_DC_Pin|ST7735_CS_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	21c4      	movs	r1, #196	; 0xc4
 8001158:	4827      	ldr	r0, [pc, #156]	; (80011f8 <MX_GPIO_Init+0x118>)
 800115a:	f002 f828 	bl	80031ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001164:	4825      	ldr	r0, [pc, #148]	; (80011fc <MX_GPIO_Init+0x11c>)
 8001166:	f002 f822 	bl	80031ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DTI11_GPIO_Port, DTI11_Pin, GPIO_PIN_RESET);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001170:	4821      	ldr	r0, [pc, #132]	; (80011f8 <MX_GPIO_Init+0x118>)
 8001172:	f002 f81c 	bl	80031ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001176:	2304      	movs	r3, #4
 8001178:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800117e:	2301      	movs	r3, #1
 8001180:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001182:	2303      	movs	r3, #3
 8001184:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 0310 	add.w	r3, r7, #16
 800118a:	4619      	mov	r1, r3
 800118c:	481a      	ldr	r0, [pc, #104]	; (80011f8 <MX_GPIO_Init+0x118>)
 800118e:	f001 fe73 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ST7735_BL_Pin;
 8001192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001196:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001198:	2301      	movs	r3, #1
 800119a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a0:	2303      	movs	r3, #3
 80011a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ST7735_BL_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	4619      	mov	r1, r3
 80011aa:	4814      	ldr	r0, [pc, #80]	; (80011fc <MX_GPIO_Init+0x11c>)
 80011ac:	f001 fe64 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ST7735_DC_Pin|ST7735_CS_Pin;
 80011b0:	23c0      	movs	r3, #192	; 0xc0
 80011b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c0:	f107 0310 	add.w	r3, r7, #16
 80011c4:	4619      	mov	r1, r3
 80011c6:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_GPIO_Init+0x118>)
 80011c8:	f001 fe56 	bl	8002e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DTI11_Pin;
 80011cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2302      	movs	r3, #2
 80011dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DTI11_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0310 	add.w	r3, r7, #16
 80011e2:	4619      	mov	r1, r3
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <MX_GPIO_Init+0x118>)
 80011e6:	f001 fe47 	bl	8002e78 <HAL_GPIO_Init>

}
 80011ea:	bf00      	nop
 80011ec:	3720      	adds	r7, #32
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40010c00 	.word	0x40010c00
 80011fc:	40010800 	.word	0x40010800

08001200 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_IWDG_Init+0x2c>)
 8001206:	4a0a      	ldr	r2, [pc, #40]	; (8001230 <MX_IWDG_Init+0x30>)
 8001208:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <MX_IWDG_Init+0x2c>)
 800120c:	2202      	movs	r2, #2
 800120e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2046;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_IWDG_Init+0x2c>)
 8001212:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8001216:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001218:	4804      	ldr	r0, [pc, #16]	; (800122c <MX_IWDG_Init+0x2c>)
 800121a:	f001 ffe0 	bl	80031de <HAL_IWDG_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001224:	f000 f891 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	2000024c 	.word	0x2000024c
 8001230:	40003000 	.word	0x40003000

08001234 <IWDG_Feed>:

/* USER CODE BEGIN 1 */
void IWDG_Feed(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001238:	4802      	ldr	r0, [pc, #8]	; (8001244 <IWDG_Feed+0x10>)
 800123a:	f002 f814 	bl	8003266 <HAL_IWDG_Refresh>
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	2000024c 	.word	0x2000024c

08001248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124c:	f000 fec4 	bl	8001fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001250:	f000 f81e 	bl	8001290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001254:	f7ff ff44 	bl	80010e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001258:	f7ff fdf6 	bl	8000e48 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800125c:	f000 fd94 	bl	8001d88 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001260:	f000 fd0e 	bl	8001c80 <MX_TIM4_Init>
  MX_IWDG_Init();
 8001264:	f7ff ffcc 	bl	8001200 <MX_IWDG_Init>
  MX_SPI1_Init();
 8001268:	f000 f874 	bl	8001354 <MX_SPI1_Init>
  MX_ADC1_Init();
 800126c:	f7ff fd90 	bl	8000d90 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  User_Init();
 8001270:	f000 fcf2 	bl	8001c58 <User_Init>
  ST7735_Init();
 8001274:	f000 f98c 	bl	8001590 <ST7735_Init>
  HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 8001278:	2205      	movs	r2, #5
 800127a:	4903      	ldr	r1, [pc, #12]	; (8001288 <main+0x40>)
 800127c:	4803      	ldr	r0, [pc, #12]	; (800128c <main+0x44>)
 800127e:	f003 fd3b 	bl	8004cf8 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Task_20ms_DIV();
 8001282:	f000 fc85 	bl	8001b90 <Task_20ms_DIV>
 8001286:	e7fc      	b.n	8001282 <main+0x3a>
 8001288:	20000260 	.word	0x20000260
 800128c:	20000410 	.word	0x20000410

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b094      	sub	sp, #80	; 0x50
 8001294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800129a:	2228      	movs	r2, #40	; 0x28
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f005 fc3f 	bl	8006b22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80012c0:	2309      	movs	r3, #9
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ce:	2301      	movs	r3, #1
 80012d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012d2:	2301      	movs	r3, #1
 80012d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012e0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 ffca 	bl	8003284 <HAL_RCC_OscConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80012f6:	f000 f828 	bl	800134a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	230f      	movs	r3, #15
 80012fc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fe:	2302      	movs	r3, #2
 8001300:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800130a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2102      	movs	r1, #2
 8001316:	4618      	mov	r0, r3
 8001318:	f002 fa36 	bl	8003788 <HAL_RCC_ClockConfig>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001322:	f000 f812 	bl	800134a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001326:	2302      	movs	r3, #2
 8001328:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800132a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800132e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	4618      	mov	r0, r3
 8001334:	f002 fbb6 	bl	8003aa4 <HAL_RCCEx_PeriphCLKConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800133e:	f000 f804 	bl	800134a <Error_Handler>
  }
}
 8001342:	bf00      	nop
 8001344:	3750      	adds	r7, #80	; 0x50
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800134e:	b672      	cpsid	i
}
 8001350:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001352:	e7fe      	b.n	8001352 <Error_Handler+0x8>

08001354 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001358:	4b17      	ldr	r3, [pc, #92]	; (80013b8 <MX_SPI1_Init+0x64>)
 800135a:	4a18      	ldr	r2, [pc, #96]	; (80013bc <MX_SPI1_Init+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800135e:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001360:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001364:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001366:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <MX_SPI1_Init+0x64>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800137e:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001380:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001384:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001388:	2210      	movs	r2, #16
 800138a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138c:	4b0a      	ldr	r3, [pc, #40]	; (80013b8 <MX_SPI1_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001398:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <MX_SPI1_Init+0x64>)
 80013a0:	220a      	movs	r2, #10
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_SPI1_Init+0x64>)
 80013a6:	f002 fce9 	bl	8003d7c <HAL_SPI_Init>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013b0:	f7ff ffcb 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000268 	.word	0x20000268
 80013bc:	40013000 	.word	0x40013000

080013c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a1c      	ldr	r2, [pc, #112]	; (800144c <HAL_SPI_MspInit+0x8c>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d131      	bne.n	8001444 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_SPI_MspInit+0x90>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a1a      	ldr	r2, [pc, #104]	; (8001450 <HAL_SPI_MspInit+0x90>)
 80013e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b18      	ldr	r3, [pc, #96]	; (8001450 <HAL_SPI_MspInit+0x90>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013f4:	613b      	str	r3, [r7, #16]
 80013f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f8:	4b15      	ldr	r3, [pc, #84]	; (8001450 <HAL_SPI_MspInit+0x90>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a14      	ldr	r2, [pc, #80]	; (8001450 <HAL_SPI_MspInit+0x90>)
 80013fe:	f043 0308 	orr.w	r3, r3, #8
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b12      	ldr	r3, [pc, #72]	; (8001450 <HAL_SPI_MspInit+0x90>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0308 	and.w	r3, r3, #8
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001410:	2328      	movs	r3, #40	; 0x28
 8001412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	2302      	movs	r3, #2
 8001416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001418:	2303      	movs	r3, #3
 800141a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4619      	mov	r1, r3
 8001422:	480c      	ldr	r0, [pc, #48]	; (8001454 <HAL_SPI_MspInit+0x94>)
 8001424:	f001 fd28 	bl	8002e78 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001428:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <HAL_SPI_MspInit+0x98>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	627b      	str	r3, [r7, #36]	; 0x24
 800142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001430:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
 8001436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
 800143e:	4a06      	ldr	r2, [pc, #24]	; (8001458 <HAL_SPI_MspInit+0x98>)
 8001440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001442:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001444:	bf00      	nop
 8001446:	3728      	adds	r7, #40	; 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40013000 	.word	0x40013000
 8001450:	40021000 	.word	0x40021000
 8001454:	40010c00 	.word	0x40010c00
 8001458:	40010000 	.word	0x40010000

0800145c <ST7735_WriteCommand>:
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_SET);
  HAL_Delay(100);
}*/

void ST7735_WriteCommand(uint8_t cmd)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2140      	movs	r1, #64	; 0x40
 800146a:	480c      	ldr	r0, [pc, #48]	; (800149c <ST7735_WriteCommand+0x40>)
 800146c:	f001 fe9f 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	4809      	ldr	r0, [pc, #36]	; (800149c <ST7735_WriteCommand+0x40>)
 8001476:	f001 fe9a 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, &cmd, 1, HAL_MAX_DELAY);
 800147a:	1df9      	adds	r1, r7, #7
 800147c:	f04f 33ff 	mov.w	r3, #4294967295
 8001480:	2201      	movs	r2, #1
 8001482:	4807      	ldr	r0, [pc, #28]	; (80014a0 <ST7735_WriteCommand+0x44>)
 8001484:	f002 fcfe 	bl	8003e84 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001488:	2201      	movs	r2, #1
 800148a:	2180      	movs	r1, #128	; 0x80
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <ST7735_WriteCommand+0x40>)
 800148e:	f001 fe8e 	bl	80031ae <HAL_GPIO_WritePin>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40010c00 	.word	0x40010c00
 80014a0:	20000268 	.word	0x20000268

080014a4 <ST7735_WriteByte>:

void ST7735_WriteByte(uint8_t data)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2140      	movs	r1, #64	; 0x40
 80014b2:	480c      	ldr	r0, [pc, #48]	; (80014e4 <ST7735_WriteByte+0x40>)
 80014b4:	f001 fe7b 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2180      	movs	r1, #128	; 0x80
 80014bc:	4809      	ldr	r0, [pc, #36]	; (80014e4 <ST7735_WriteByte+0x40>)
 80014be:	f001 fe76 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, &data, 1, HAL_MAX_DELAY);
 80014c2:	1df9      	adds	r1, r7, #7
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	2201      	movs	r2, #1
 80014ca:	4807      	ldr	r0, [pc, #28]	; (80014e8 <ST7735_WriteByte+0x44>)
 80014cc:	f002 fcda 	bl	8003e84 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80014d0:	2201      	movs	r2, #1
 80014d2:	2180      	movs	r1, #128	; 0x80
 80014d4:	4803      	ldr	r0, [pc, #12]	; (80014e4 <ST7735_WriteByte+0x40>)
 80014d6:	f001 fe6a 	bl	80031ae <HAL_GPIO_WritePin>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40010c00 	.word	0x40010c00
 80014e8:	20000268 	.word	0x20000268

080014ec <ST7735_WriteData>:

void ST7735_WriteData(uint8_t *data, size_t data_size)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80014f6:	2201      	movs	r2, #1
 80014f8:	2140      	movs	r1, #64	; 0x40
 80014fa:	480c      	ldr	r0, [pc, #48]	; (800152c <ST7735_WriteData+0x40>)
 80014fc:	f001 fe57 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	4809      	ldr	r0, [pc, #36]	; (800152c <ST7735_WriteData+0x40>)
 8001506:	f001 fe52 	bl	80031ae <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ST7735_SPI_INSTANCE, data, data_size, HAL_MAX_DELAY);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	b29a      	uxth	r2, r3
 800150e:	f04f 33ff 	mov.w	r3, #4294967295
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	4806      	ldr	r0, [pc, #24]	; (8001530 <ST7735_WriteData+0x44>)
 8001516:	f002 fcb5 	bl	8003e84 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800151a:	2201      	movs	r2, #1
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	4803      	ldr	r0, [pc, #12]	; (800152c <ST7735_WriteData+0x40>)
 8001520:	f001 fe45 	bl	80031ae <HAL_GPIO_WritePin>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40010c00 	.word	0x40010c00
 8001530:	20000268 	.word	0x20000268

08001534 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t rotation)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	71fb      	strb	r3, [r7, #7]
  uint8_t madctl = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	73fb      	strb	r3, [r7, #15]

  switch (rotation)
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	2b03      	cmp	r3, #3
 8001546:	d817      	bhi.n	8001578 <ST7735_SetRotation+0x44>
 8001548:	a201      	add	r2, pc, #4	; (adr r2, 8001550 <ST7735_SetRotation+0x1c>)
 800154a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154e:	bf00      	nop
 8001550:	08001561 	.word	0x08001561
 8001554:	08001567 	.word	0x08001567
 8001558:	0800156d 	.word	0x0800156d
 800155c:	08001573 	.word	0x08001573
  {
    case 0:
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_MODE;
 8001560:	23c8      	movs	r3, #200	; 0xc8
 8001562:	73fb      	strb	r3, [r7, #15]
      break;
 8001564:	e008      	b.n	8001578 <ST7735_SetRotation+0x44>
    case 1:
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_MODE;
 8001566:	23a8      	movs	r3, #168	; 0xa8
 8001568:	73fb      	strb	r3, [r7, #15]
      break;
 800156a:	e005      	b.n	8001578 <ST7735_SetRotation+0x44>
    case 2:
      madctl = ST7735_MADCTL_MODE;
 800156c:	2308      	movs	r3, #8
 800156e:	73fb      	strb	r3, [r7, #15]
      break;
 8001570:	e002      	b.n	8001578 <ST7735_SetRotation+0x44>
    case 3:
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_MODE;
 8001572:	2368      	movs	r3, #104	; 0x68
 8001574:	73fb      	strb	r3, [r7, #15]
      break;
 8001576:	bf00      	nop
  }

  ST7735_WriteCommand(ST7735_MADCTL);
 8001578:	2036      	movs	r0, #54	; 0x36
 800157a:	f7ff ff6f 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(madctl);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff ff8f 	bl	80014a4 <ST7735_WriteByte>
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop

08001590 <ST7735_Init>:

void ST7735_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  // Initialize the display
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_SET);
 8001594:	2201      	movs	r2, #1
 8001596:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800159a:	4888      	ldr	r0, [pc, #544]	; (80017bc <ST7735_Init+0x22c>)
 800159c:	f001 fe07 	bl	80031ae <HAL_GPIO_WritePin>
  //ST7735_Reset();
  ST7735_WriteCommand(ST7735_SLPOUT);
 80015a0:	2011      	movs	r0, #17
 80015a2:	f7ff ff5b 	bl	800145c <ST7735_WriteCommand>
  HAL_Delay(120);
 80015a6:	2078      	movs	r0, #120	; 0x78
 80015a8:	f000 fd78 	bl	800209c <HAL_Delay>
  ST7735_WriteCommand(ST7735_FRMCTR1);
 80015ac:	20b1      	movs	r0, #177	; 0xb1
 80015ae:	f7ff ff55 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 80015b2:	2001      	movs	r0, #1
 80015b4:	f7ff ff76 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 80015b8:	202c      	movs	r0, #44	; 0x2c
 80015ba:	f7ff ff73 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 80015be:	202d      	movs	r0, #45	; 0x2d
 80015c0:	f7ff ff70 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_FRMCTR2);
 80015c4:	20b2      	movs	r0, #178	; 0xb2
 80015c6:	f7ff ff49 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 80015ca:	2001      	movs	r0, #1
 80015cc:	f7ff ff6a 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 80015d0:	202c      	movs	r0, #44	; 0x2c
 80015d2:	f7ff ff67 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 80015d6:	202d      	movs	r0, #45	; 0x2d
 80015d8:	f7ff ff64 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_FRMCTR3);
 80015dc:	20b3      	movs	r0, #179	; 0xb3
 80015de:	f7ff ff3d 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x01);
 80015e2:	2001      	movs	r0, #1
 80015e4:	f7ff ff5e 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 80015e8:	202c      	movs	r0, #44	; 0x2c
 80015ea:	f7ff ff5b 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 80015ee:	202d      	movs	r0, #45	; 0x2d
 80015f0:	f7ff ff58 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x01);
 80015f4:	2001      	movs	r0, #1
 80015f6:	f7ff ff55 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 80015fa:	202c      	movs	r0, #44	; 0x2c
 80015fc:	f7ff ff52 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 8001600:	202d      	movs	r0, #45	; 0x2d
 8001602:	f7ff ff4f 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_INVCTR);
 8001606:	20b4      	movs	r0, #180	; 0xb4
 8001608:	f7ff ff28 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x07);
 800160c:	2007      	movs	r0, #7
 800160e:	f7ff ff49 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR1);
 8001612:	20c0      	movs	r0, #192	; 0xc0
 8001614:	f7ff ff22 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0xA2);
 8001618:	20a2      	movs	r0, #162	; 0xa2
 800161a:	f7ff ff43 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x02);
 800161e:	2002      	movs	r0, #2
 8001620:	f7ff ff40 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x84);
 8001624:	2084      	movs	r0, #132	; 0x84
 8001626:	f7ff ff3d 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR2);
 800162a:	20c1      	movs	r0, #193	; 0xc1
 800162c:	f7ff ff16 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0xC5);
 8001630:	20c5      	movs	r0, #197	; 0xc5
 8001632:	f7ff ff37 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR3);
 8001636:	20c2      	movs	r0, #194	; 0xc2
 8001638:	f7ff ff10 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x0A);
 800163c:	200a      	movs	r0, #10
 800163e:	f7ff ff31 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff ff2e 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR4);
 8001648:	20c3      	movs	r0, #195	; 0xc3
 800164a:	f7ff ff07 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x8A);
 800164e:	208a      	movs	r0, #138	; 0x8a
 8001650:	f7ff ff28 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2A);
 8001654:	202a      	movs	r0, #42	; 0x2a
 8001656:	f7ff ff25 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_PWCTR5);
 800165a:	20c4      	movs	r0, #196	; 0xc4
 800165c:	f7ff fefe 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x8A);
 8001660:	208a      	movs	r0, #138	; 0x8a
 8001662:	f7ff ff1f 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0xEE);
 8001666:	20ee      	movs	r0, #238	; 0xee
 8001668:	f7ff ff1c 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_VMCTR1);
 800166c:	20c5      	movs	r0, #197	; 0xc5
 800166e:	f7ff fef5 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x0E);
 8001672:	200e      	movs	r0, #14
 8001674:	f7ff ff16 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_INVERSE ? ST7735_INVON : ST7735_INVOFF);
 8001678:	2020      	movs	r0, #32
 800167a:	f7ff feef 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteCommand(ST7735_COLMOD);
 800167e:	203a      	movs	r0, #58	; 0x3a
 8001680:	f7ff feec 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x05);
 8001684:	2005      	movs	r0, #5
 8001686:	f7ff ff0d 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_CASET);
 800168a:	202a      	movs	r0, #42	; 0x2a
 800168c:	f7ff fee6 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x00);
 8001690:	2000      	movs	r0, #0
 8001692:	f7ff ff07 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001696:	2000      	movs	r0, #0
 8001698:	f7ff ff04 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff ff01 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x7F);
 80016a2:	207f      	movs	r0, #127	; 0x7f
 80016a4:	f7ff fefe 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_RASET);
 80016a8:	202b      	movs	r0, #43	; 0x2b
 80016aa:	f7ff fed7 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x00);
 80016ae:	2000      	movs	r0, #0
 80016b0:	f7ff fef8 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016b4:	2000      	movs	r0, #0
 80016b6:	f7ff fef5 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff fef2 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x9F);
 80016c0:	209f      	movs	r0, #159	; 0x9f
 80016c2:	f7ff feef 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_GMCTRP1);
 80016c6:	20e0      	movs	r0, #224	; 0xe0
 80016c8:	f7ff fec8 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x02);
 80016cc:	2002      	movs	r0, #2
 80016ce:	f7ff fee9 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x1C);
 80016d2:	201c      	movs	r0, #28
 80016d4:	f7ff fee6 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x07);
 80016d8:	2007      	movs	r0, #7
 80016da:	f7ff fee3 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x12);
 80016de:	2012      	movs	r0, #18
 80016e0:	f7ff fee0 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x37);
 80016e4:	2037      	movs	r0, #55	; 0x37
 80016e6:	f7ff fedd 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x32);
 80016ea:	2032      	movs	r0, #50	; 0x32
 80016ec:	f7ff feda 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 80016f0:	2029      	movs	r0, #41	; 0x29
 80016f2:	f7ff fed7 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 80016f6:	202d      	movs	r0, #45	; 0x2d
 80016f8:	f7ff fed4 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 80016fc:	2029      	movs	r0, #41	; 0x29
 80016fe:	f7ff fed1 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x25);
 8001702:	2025      	movs	r0, #37	; 0x25
 8001704:	f7ff fece 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2B);
 8001708:	202b      	movs	r0, #43	; 0x2b
 800170a:	f7ff fecb 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x39);
 800170e:	2039      	movs	r0, #57	; 0x39
 8001710:	f7ff fec8 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001714:	2000      	movs	r0, #0
 8001716:	f7ff fec5 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x01);
 800171a:	2001      	movs	r0, #1
 800171c:	f7ff fec2 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x03);
 8001720:	2003      	movs	r0, #3
 8001722:	f7ff febf 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x10);
 8001726:	2010      	movs	r0, #16
 8001728:	f7ff febc 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_GMCTRN1);
 800172c:	20e1      	movs	r0, #225	; 0xe1
 800172e:	f7ff fe95 	bl	800145c <ST7735_WriteCommand>
  ST7735_WriteByte(0x03);
 8001732:	2003      	movs	r0, #3
 8001734:	f7ff feb6 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x1D);
 8001738:	201d      	movs	r0, #29
 800173a:	f7ff feb3 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x07);
 800173e:	2007      	movs	r0, #7
 8001740:	f7ff feb0 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x06);
 8001744:	2006      	movs	r0, #6
 8001746:	f7ff fead 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 800174a:	202e      	movs	r0, #46	; 0x2e
 800174c:	f7ff feaa 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2C);
 8001750:	202c      	movs	r0, #44	; 0x2c
 8001752:	f7ff fea7 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x29);
 8001756:	2029      	movs	r0, #41	; 0x29
 8001758:	f7ff fea4 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2D);
 800175c:	202d      	movs	r0, #45	; 0x2d
 800175e:	f7ff fea1 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 8001762:	202e      	movs	r0, #46	; 0x2e
 8001764:	f7ff fe9e 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x2E);
 8001768:	202e      	movs	r0, #46	; 0x2e
 800176a:	f7ff fe9b 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x37);
 800176e:	2037      	movs	r0, #55	; 0x37
 8001770:	f7ff fe98 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x3F);
 8001774:	203f      	movs	r0, #63	; 0x3f
 8001776:	f7ff fe95 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff fe92 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x00);
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff fe8f 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x02);
 8001786:	2002      	movs	r0, #2
 8001788:	f7ff fe8c 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteByte(0x10);
 800178c:	2010      	movs	r0, #16
 800178e:	f7ff fe89 	bl	80014a4 <ST7735_WriteByte>
  ST7735_WriteCommand(ST7735_NORON);
 8001792:	2013      	movs	r0, #19
 8001794:	f7ff fe62 	bl	800145c <ST7735_WriteCommand>
  HAL_Delay(10);
 8001798:	200a      	movs	r0, #10
 800179a:	f000 fc7f 	bl	800209c <HAL_Delay>
  ST7735_WriteCommand(ST7735_DISPON);
 800179e:	2029      	movs	r0, #41	; 0x29
 80017a0:	f7ff fe5c 	bl	800145c <ST7735_WriteCommand>
  HAL_Delay(10);
 80017a4:	200a      	movs	r0, #10
 80017a6:	f000 fc79 	bl	800209c <HAL_Delay>

  ST7735_SetRotation(ST7735_ROTATION);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff fec2 	bl	8001534 <ST7735_SetRotation>
  ST7735_FillScreen(ST7735_BLACK);
 80017b0:	2000      	movs	r0, #0
 80017b2:	f000 f893 	bl	80018dc <ST7735_FillScreen>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40010800 	.word	0x40010800

080017c0 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4604      	mov	r4, r0
 80017c8:	4608      	mov	r0, r1
 80017ca:	4611      	mov	r1, r2
 80017cc:	461a      	mov	r2, r3
 80017ce:	4623      	mov	r3, r4
 80017d0:	71fb      	strb	r3, [r7, #7]
 80017d2:	4603      	mov	r3, r0
 80017d4:	71bb      	strb	r3, [r7, #6]
 80017d6:	460b      	mov	r3, r1
 80017d8:	717b      	strb	r3, [r7, #5]
 80017da:	4613      	mov	r3, r2
 80017dc:	713b      	strb	r3, [r7, #4]
  y0 += ST7735_YSTART;

  x1 += ST7735_XSTART;
  y1 += ST7735_YSTART;

  ST7735_WriteCommand(ST7735_CASET);
 80017de:	202a      	movs	r0, #42	; 0x2a
 80017e0:	f7ff fe3c 	bl	800145c <ST7735_WriteCommand>
  uint8_t data[] = { 0x00, x0, 0x00, x1};
 80017e4:	2300      	movs	r3, #0
 80017e6:	733b      	strb	r3, [r7, #12]
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	737b      	strb	r3, [r7, #13]
 80017ec:	2300      	movs	r3, #0
 80017ee:	73bb      	strb	r3, [r7, #14]
 80017f0:	797b      	ldrb	r3, [r7, #5]
 80017f2:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 80017f4:	f107 030c 	add.w	r3, r7, #12
 80017f8:	2104      	movs	r1, #4
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fe76 	bl	80014ec <ST7735_WriteData>

  ST7735_WriteCommand(ST7735_RASET);
 8001800:	202b      	movs	r0, #43	; 0x2b
 8001802:	f7ff fe2b 	bl	800145c <ST7735_WriteCommand>
  data[1] = y0;
 8001806:	79bb      	ldrb	r3, [r7, #6]
 8001808:	737b      	strb	r3, [r7, #13]
  data[3] = y1;
 800180a:	793b      	ldrb	r3, [r7, #4]
 800180c:	73fb      	strb	r3, [r7, #15]
  ST7735_WriteData(data, sizeof(data));
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	2104      	movs	r1, #4
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fe69 	bl	80014ec <ST7735_WriteData>
}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
	...

08001824 <ST7735_DrawRectangle>:

void ST7735_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001824:	b590      	push	{r4, r7, lr}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	4604      	mov	r4, r0
 800182c:	4608      	mov	r0, r1
 800182e:	4611      	mov	r1, r2
 8001830:	461a      	mov	r2, r3
 8001832:	4623      	mov	r3, r4
 8001834:	80fb      	strh	r3, [r7, #6]
 8001836:	4603      	mov	r3, r0
 8001838:	80bb      	strh	r3, [r7, #4]
 800183a:	460b      	mov	r3, r1
 800183c:	807b      	strh	r3, [r7, #2]
 800183e:	4613      	mov	r3, r2
 8001840:	803b      	strh	r3, [r7, #0]
  static uint8_t buff[ST7735_WIDTH * 2];
  uint16_t i = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	81fb      	strh	r3, [r7, #14]

  for (i = 0; i < width; i++) {
 8001846:	2300      	movs	r3, #0
 8001848:	81fb      	strh	r3, [r7, #14]
 800184a:	e011      	b.n	8001870 <ST7735_DrawRectangle+0x4c>
    buff[i * 2] = color >> 8;
 800184c:	8c3b      	ldrh	r3, [r7, #32]
 800184e:	0a1b      	lsrs	r3, r3, #8
 8001850:	b29a      	uxth	r2, r3
 8001852:	89fb      	ldrh	r3, [r7, #14]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	b2d1      	uxtb	r1, r2
 8001858:	4a1f      	ldr	r2, [pc, #124]	; (80018d8 <ST7735_DrawRectangle+0xb4>)
 800185a:	54d1      	strb	r1, [r2, r3]
    buff[i * 2 + 1] = color & 0xFF;
 800185c:	89fb      	ldrh	r3, [r7, #14]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	3301      	adds	r3, #1
 8001862:	8c3a      	ldrh	r2, [r7, #32]
 8001864:	b2d1      	uxtb	r1, r2
 8001866:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <ST7735_DrawRectangle+0xb4>)
 8001868:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < width; i++) {
 800186a:	89fb      	ldrh	r3, [r7, #14]
 800186c:	3301      	adds	r3, #1
 800186e:	81fb      	strh	r3, [r7, #14]
 8001870:	89fa      	ldrh	r2, [r7, #14]
 8001872:	887b      	ldrh	r3, [r7, #2]
 8001874:	429a      	cmp	r2, r3
 8001876:	d3e9      	bcc.n	800184c <ST7735_DrawRectangle+0x28>
  }

  ST7735_SetAddressWindow(x, y, x + width - 1, y + height - 1);
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	b2d8      	uxtb	r0, r3
 800187c:	88bb      	ldrh	r3, [r7, #4]
 800187e:	b2d9      	uxtb	r1, r3
 8001880:	88fb      	ldrh	r3, [r7, #6]
 8001882:	b2da      	uxtb	r2, r3
 8001884:	887b      	ldrh	r3, [r7, #2]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4413      	add	r3, r2
 800188a:	b2db      	uxtb	r3, r3
 800188c:	3b01      	subs	r3, #1
 800188e:	b2dc      	uxtb	r4, r3
 8001890:	88bb      	ldrh	r3, [r7, #4]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	883b      	ldrh	r3, [r7, #0]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	4413      	add	r3, r2
 800189a:	b2db      	uxtb	r3, r3
 800189c:	3b01      	subs	r3, #1
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	4622      	mov	r2, r4
 80018a2:	f7ff ff8d 	bl	80017c0 <ST7735_SetAddressWindow>
  ST7735_WriteCommand(ST7735_RAMWR);
 80018a6:	202c      	movs	r0, #44	; 0x2c
 80018a8:	f7ff fdd8 	bl	800145c <ST7735_WriteCommand>
  // Write the color data
  for (i = 0; i < height; i++) {
 80018ac:	2300      	movs	r3, #0
 80018ae:	81fb      	strh	r3, [r7, #14]
 80018b0:	e008      	b.n	80018c4 <ST7735_DrawRectangle+0xa0>
    ST7735_WriteData(buff, sizeof(uint16_t) * width);
 80018b2:	887b      	ldrh	r3, [r7, #2]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	4619      	mov	r1, r3
 80018b8:	4807      	ldr	r0, [pc, #28]	; (80018d8 <ST7735_DrawRectangle+0xb4>)
 80018ba:	f7ff fe17 	bl	80014ec <ST7735_WriteData>
  for (i = 0; i < height; i++) {
 80018be:	89fb      	ldrh	r3, [r7, #14]
 80018c0:	3301      	adds	r3, #1
 80018c2:	81fb      	strh	r3, [r7, #14]
 80018c4:	89fa      	ldrh	r2, [r7, #14]
 80018c6:	883b      	ldrh	r3, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d3f2      	bcc.n	80018b2 <ST7735_DrawRectangle+0x8e>
  }
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd90      	pop	{r4, r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200002c0 	.word	0x200002c0

080018dc <ST7735_FillScreen>:
    str++;
  }
}

void ST7735_FillScreen(uint16_t color)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af02      	add	r7, sp, #8
 80018e2:	4603      	mov	r3, r0
 80018e4:	80fb      	strh	r3, [r7, #6]
  ST7735_DrawRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	23a0      	movs	r3, #160	; 0xa0
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	2100      	movs	r1, #0
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff ff97 	bl	8001824 <ST7735_DrawRectangle>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <HAL_MspInit+0x5c>)
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	4a14      	ldr	r2, [pc, #80]	; (800195c <HAL_MspInit+0x5c>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6193      	str	r3, [r2, #24]
 8001912:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_MspInit+0x5c>)
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	4b0f      	ldr	r3, [pc, #60]	; (800195c <HAL_MspInit+0x5c>)
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	4a0e      	ldr	r2, [pc, #56]	; (800195c <HAL_MspInit+0x5c>)
 8001924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001928:	61d3      	str	r3, [r2, #28]
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <HAL_MspInit+0x5c>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001932:	607b      	str	r3, [r7, #4]
 8001934:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <HAL_MspInit+0x60>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	4a04      	ldr	r2, [pc, #16]	; (8001960 <HAL_MspInit+0x60>)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001952:	bf00      	nop
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40021000 	.word	0x40021000
 8001960:	40010000 	.word	0x40010000

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001968:	e7fe      	b.n	8001968 <NMI_Handler+0x4>

0800196a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800196e:	e7fe      	b.n	800196e <HardFault_Handler+0x4>

08001970 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001974:	e7fe      	b.n	8001974 <MemManage_Handler+0x4>

08001976 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001976:	b480      	push	{r7}
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800197a:	e7fe      	b.n	800197a <BusFault_Handler+0x4>

0800197c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001980:	e7fe      	b.n	8001980 <UsageFault_Handler+0x4>

08001982 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr

0800198e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198e:	b480      	push	{r7}
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019aa:	f000 fb5b 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
	...

080019b4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <DMA1_Channel4_IRQHandler+0x10>)
 80019ba:	f001 f929 	bl	8002c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	2000049c 	.word	0x2000049c

080019c8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <DMA1_Channel5_IRQHandler+0x10>)
 80019ce:	f001 f91f 	bl	8002c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000458 	.word	0x20000458

080019dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <TIM4_IRQHandler+0x10>)
 80019e2:	f002 fced 	bl	80043c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	200003c8 	.word	0x200003c8

080019f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <USART1_IRQHandler+0x10>)
 80019f6:	f003 f9a5 	bl	8004d44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000410 	.word	0x20000410

08001a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return 1;
 8001a08:	2301      	movs	r3, #1
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <_kill>:

int _kill(int pid, int sig)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a1c:	f005 f8d4 	bl	8006bc8 <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2216      	movs	r2, #22
 8001a24:	601a      	str	r2, [r3, #0]
  return -1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <_exit>:

void _exit (int status)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a3a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff ffe7 	bl	8001a12 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a44:	e7fe      	b.n	8001a44 <_exit+0x12>

08001a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e00a      	b.n	8001a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a58:	f3af 8000 	nop.w
 8001a5c:	4601      	mov	r1, r0
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	1c5a      	adds	r2, r3, #1
 8001a62:	60ba      	str	r2, [r7, #8]
 8001a64:	b2ca      	uxtb	r2, r1
 8001a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	dbf0      	blt.n	8001a58 <_read+0x12>
  }

  return len;
 8001a76:	687b      	ldr	r3, [r7, #4]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	e009      	b.n	8001aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	60ba      	str	r2, [r7, #8]
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f962 	bl	8001d64 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf1      	blt.n	8001a92 <_write+0x12>
  }
  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr

08001ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
 8001ad6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ade:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr

08001aec <_isatty>:

int _isatty(int file)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af4:	2301      	movs	r3, #1
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr

08001b00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b20:	4a14      	ldr	r2, [pc, #80]	; (8001b74 <_sbrk+0x5c>)
 8001b22:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <_sbrk+0x60>)
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d102      	bne.n	8001b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b34:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <_sbrk+0x64>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	; (8001b80 <_sbrk+0x68>)
 8001b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3a:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d207      	bcs.n	8001b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b48:	f005 f83e 	bl	8006bc8 <__errno>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	220c      	movs	r2, #12
 8001b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e009      	b.n	8001b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b58:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b5e:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	4a05      	ldr	r2, [pc, #20]	; (8001b7c <_sbrk+0x64>)
 8001b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20005000 	.word	0x20005000
 8001b78:	00000400 	.word	0x00000400
 8001b7c:	200003c0 	.word	0x200003c0
 8001b80:	20000630 	.word	0x20000630

08001b84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <Task_20ms_DIV>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void Task_20ms_DIV(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
    static uint8_t Branch_4ms = 0;
    //............................

    if (Flag_Main_4ms == 0)
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <Task_20ms_DIV+0x74>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d02c      	beq.n	8001bfc <Task_20ms_DIV+0x6c>
        return;

    Flag_Main_4ms = 0;
 8001ba2:	4a18      	ldr	r2, [pc, #96]	; (8001c04 <Task_20ms_DIV+0x74>)
 8001ba4:	7813      	ldrb	r3, [r2, #0]
 8001ba6:	f36f 0300 	bfc	r3, #0, #1
 8001baa:	7013      	strb	r3, [r2, #0]
	
    //............................
    IWDG_Feed();
 8001bac:	f7ff fb42 	bl	8001234 <IWDG_Feed>
//	KEY_STATUS = Key_Scan();
    //............................
	

    switch (++Branch_4ms)
 8001bb0:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <Task_20ms_DIV+0x78>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4b13      	ldr	r3, [pc, #76]	; (8001c08 <Task_20ms_DIV+0x78>)
 8001bba:	701a      	strb	r2, [r3, #0]
 8001bbc:	4b12      	ldr	r3, [pc, #72]	; (8001c08 <Task_20ms_DIV+0x78>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d816      	bhi.n	8001bf4 <Task_20ms_DIV+0x64>
 8001bc6:	a201      	add	r2, pc, #4	; (adr r2, 8001bcc <Task_20ms_DIV+0x3c>)
 8001bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bcc:	08001be1 	.word	0x08001be1
 8001bd0:	08001be7 	.word	0x08001be7
 8001bd4:	08001c01 	.word	0x08001c01
 8001bd8:	08001c01 	.word	0x08001c01
 8001bdc:	08001bed 	.word	0x08001bed
    {
        case 1: 
			Timer_Program();
 8001be0:	f7ff f820 	bl	8000c24 <Timer_Program>
            break;
 8001be4:	e00d      	b.n	8001c02 <Task_20ms_DIV+0x72>
        case 2: 
			OutPut_Events();
 8001be6:	f000 f845 	bl	8001c74 <OutPut_Events>
            break;
 8001bea:	e00a      	b.n	8001c02 <Task_20ms_DIV+0x72>
        case 3:
            break;
        case 4:
            break;
        case 5:
            Branch_4ms = 0;
 8001bec:	4b06      	ldr	r3, [pc, #24]	; (8001c08 <Task_20ms_DIV+0x78>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]
            break;
 8001bf2:	e006      	b.n	8001c02 <Task_20ms_DIV+0x72>
        default:
            Branch_4ms = 0;
 8001bf4:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <Task_20ms_DIV+0x78>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
            break;
 8001bfa:	e002      	b.n	8001c02 <Task_20ms_DIV+0x72>
        return;
 8001bfc:	bf00      	nop
 8001bfe:	e000      	b.n	8001c02 <Task_20ms_DIV+0x72>
            break;
 8001c00:	bf00      	nop
        }
}
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	2000025c 	.word	0x2000025c
 8001c08:	200003c4 	.word	0x200003c4

08001c0c <HAL_TIM_PeriodElapsedCallback>:
* 返 回 值: void
* 创建日期: 2025-11-24
* 注    意:
*********************************************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	static uint8_t Time4ms_cnt;
	
    if(htim == &htim4)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a0d      	ldr	r2, [pc, #52]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d111      	bne.n	8001c40 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
        if (++Time4ms_cnt >= 32)
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	3301      	adds	r3, #1
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b1f      	cmp	r3, #31
 8001c2e:	d907      	bls.n	8001c40 <HAL_TIM_PeriodElapsedCallback+0x34>
        {
            Time4ms_cnt = 0;
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
            Flag_Main_4ms = 1;
 8001c36:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001c38:	7813      	ldrb	r3, [r2, #0]
 8001c3a:	f043 0301 	orr.w	r3, r3, #1
 8001c3e:	7013      	strb	r3, [r2, #0]
        }
    }
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	200003c8 	.word	0x200003c8
 8001c50:	200003c5 	.word	0x200003c5
 8001c54:	2000025c 	.word	0x2000025c

08001c58 <User_Init>:
* 返 回 值: void
* 创建日期: 2025-03-17
* 注    意:
*********************************************************************************************************/
void User_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001c5c:	4803      	ldr	r0, [pc, #12]	; (8001c6c <User_Init+0x14>)
 8001c5e:	f002 fb5d 	bl	800431c <HAL_TIM_Base_Start_IT>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001c62:	4803      	ldr	r0, [pc, #12]	; (8001c70 <User_Init+0x18>)
 8001c64:	f000 fcaa 	bl	80025bc <HAL_ADCEx_Calibration_Start>
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200003c8 	.word	0x200003c8
 8001c70:	2000021c 	.word	0x2000021c

08001c74 <OutPut_Events>:
* 返 回 值: void
* 创建日期: 2025-06-19
* 注    意:
*********************************************************************************************************/
void OutPut_Events(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
	//Buzzer_Event();
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c86:	f107 0308 	add.w	r3, r7, #8
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]
 8001c92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c94:	463b      	mov	r3, r7
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c9c:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001c9e:	4a1d      	ldr	r2, [pc, #116]	; (8001d14 <MX_TIM4_Init+0x94>)
 8001ca0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001ca2:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001ca4:	2247      	movs	r2, #71	; 0x47
 8001ca6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca8:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 124;
 8001cae:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cb0:	227c      	movs	r2, #124	; 0x7c
 8001cb2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001cc0:	4813      	ldr	r0, [pc, #76]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cc2:	f002 fadc 	bl	800427e <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001ccc:	f7ff fb3d 	bl	800134a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480c      	ldr	r0, [pc, #48]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cde:	f002 fc5f 	bl	80045a0 <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001ce8:	f7ff fb2f 	bl	800134a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <MX_TIM4_Init+0x90>)
 8001cfa:	f002 fe41 	bl	8004980 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001d04:	f7ff fb21 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200003c8 	.word	0x200003c8
 8001d14:	40000800 	.word	0x40000800

08001d18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0d      	ldr	r2, [pc, #52]	; (8001d5c <HAL_TIM_Base_MspInit+0x44>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d113      	bne.n	8001d52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d2a:	4b0d      	ldr	r3, [pc, #52]	; (8001d60 <HAL_TIM_Base_MspInit+0x48>)
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	4a0c      	ldr	r2, [pc, #48]	; (8001d60 <HAL_TIM_Base_MspInit+0x48>)
 8001d30:	f043 0304 	orr.w	r3, r3, #4
 8001d34:	61d3      	str	r3, [r2, #28]
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_TIM_Base_MspInit+0x48>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	f003 0304 	and.w	r3, r3, #4
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	201e      	movs	r0, #30
 8001d48:	f000 fdbd 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d4c:	201e      	movs	r0, #30
 8001d4e:	f000 fdd6 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40000800 	.word	0x40000800
 8001d60:	40021000 	.word	0x40021000

08001d64 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8001d6c:	1d39      	adds	r1, r7, #4
 8001d6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d72:	2201      	movs	r2, #1
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <__io_putchar+0x20>)
 8001d76:	f002 fec3 	bl	8004b00 <HAL_UART_Transmit>
    return ch;
 8001d7a:	687b      	ldr	r3, [r7, #4]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000410 	.word	0x20000410

08001d88 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001d8e:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <MX_USART1_UART_Init+0x50>)
 8001d90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001d94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dac:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001dae:	220c      	movs	r2, #12
 8001db0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dbe:	4805      	ldr	r0, [pc, #20]	; (8001dd4 <MX_USART1_UART_Init+0x4c>)
 8001dc0:	f002 fe4e 	bl	8004a60 <HAL_UART_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dca:	f7ff fabe 	bl	800134a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000410 	.word	0x20000410
 8001dd8:	40013800 	.word	0x40013800

08001ddc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a47      	ldr	r2, [pc, #284]	; (8001f14 <HAL_UART_MspInit+0x138>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	f040 8086 	bne.w	8001f0a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dfe:	4b46      	ldr	r3, [pc, #280]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	4a45      	ldr	r2, [pc, #276]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e08:	6193      	str	r3, [r2, #24]
 8001e0a:	4b43      	ldr	r3, [pc, #268]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b40      	ldr	r3, [pc, #256]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	4a3f      	ldr	r2, [pc, #252]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	6193      	str	r3, [r2, #24]
 8001e22:	4b3d      	ldr	r3, [pc, #244]	; (8001f18 <HAL_UART_MspInit+0x13c>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4619      	mov	r1, r3
 8001e42:	4836      	ldr	r0, [pc, #216]	; (8001f1c <HAL_UART_MspInit+0x140>)
 8001e44:	f001 f818 	bl	8002e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	482f      	ldr	r0, [pc, #188]	; (8001f1c <HAL_UART_MspInit+0x140>)
 8001e5e:	f001 f80b 	bl	8002e78 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001e62:	4b2f      	ldr	r3, [pc, #188]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e64:	4a2f      	ldr	r2, [pc, #188]	; (8001f24 <HAL_UART_MspInit+0x148>)
 8001e66:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e68:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e6e:	4b2c      	ldr	r3, [pc, #176]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e74:	4b2a      	ldr	r3, [pc, #168]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e76:	2280      	movs	r2, #128	; 0x80
 8001e78:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e7a:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e80:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001e86:	4b26      	ldr	r3, [pc, #152]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e8c:	4b24      	ldr	r3, [pc, #144]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001e92:	4823      	ldr	r0, [pc, #140]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001e94:	f000 fd4e 	bl	8002934 <HAL_DMA_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001e9e:	f7ff fa54 	bl	800134a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a1e      	ldr	r2, [pc, #120]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001ea6:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ea8:	4a1d      	ldr	r2, [pc, #116]	; (8001f20 <HAL_UART_MspInit+0x144>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001eae:	4b1e      	ldr	r3, [pc, #120]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001eb0:	4a1e      	ldr	r2, [pc, #120]	; (8001f2c <HAL_UART_MspInit+0x150>)
 8001eb2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001eb6:	2210      	movs	r2, #16
 8001eb8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eba:	4b1b      	ldr	r3, [pc, #108]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ec0:	4b19      	ldr	r3, [pc, #100]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ec2:	2280      	movs	r2, #128	; 0x80
 8001ec4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ecc:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001ed2:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ed8:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001ede:	4812      	ldr	r0, [pc, #72]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ee0:	f000 fd28 	bl	8002934 <HAL_DMA_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001eea:	f7ff fa2e 	bl	800134a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ef2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ef4:	4a0c      	ldr	r2, [pc, #48]	; (8001f28 <HAL_UART_MspInit+0x14c>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2025      	movs	r0, #37	; 0x25
 8001f00:	f000 fce1 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f04:	2025      	movs	r0, #37	; 0x25
 8001f06:	f000 fcfa 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	3720      	adds	r7, #32
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40013800 	.word	0x40013800
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40010800 	.word	0x40010800
 8001f20:	20000458 	.word	0x20000458
 8001f24:	40020058 	.word	0x40020058
 8001f28:	2000049c 	.word	0x2000049c
 8001f2c:	40020044 	.word	0x40020044

08001f30 <Serial_SendArray>:
	HAL_UART_Transmit_DMA(&huart1, (uint8_t *)String, strlen(String));
}

//数组发送
void Serial_SendArray(uint8_t *Array, uint16_t Length)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_DMA(&huart1, Array, Length);
 8001f3c:	887b      	ldrh	r3, [r7, #2]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	4803      	ldr	r0, [pc, #12]	; (8001f50 <Serial_SendArray+0x20>)
 8001f44:	f002 fe68 	bl	8004c18 <HAL_UART_Transmit_DMA>
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	20000410 	.word	0x20000410

08001f54 <HAL_UART_RxCpltCallback>:

extern uint8_t Rarr[5];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a07      	ldr	r2, [pc, #28]	; (8001f80 <HAL_UART_RxCpltCallback+0x2c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d108      	bne.n	8001f78 <HAL_UART_RxCpltCallback+0x24>
	{
		HAL_UART_Receive_DMA(&huart1, Rarr, 5);
 8001f66:	2205      	movs	r2, #5
 8001f68:	4906      	ldr	r1, [pc, #24]	; (8001f84 <HAL_UART_RxCpltCallback+0x30>)
 8001f6a:	4807      	ldr	r0, [pc, #28]	; (8001f88 <HAL_UART_RxCpltCallback+0x34>)
 8001f6c:	f002 fec4 	bl	8004cf8 <HAL_UART_Receive_DMA>
		Serial_SendArray(Rarr, sizeof(Rarr)/sizeof(Rarr[0]));
 8001f70:	2105      	movs	r1, #5
 8001f72:	4804      	ldr	r0, [pc, #16]	; (8001f84 <HAL_UART_RxCpltCallback+0x30>)
 8001f74:	f7ff ffdc 	bl	8001f30 <Serial_SendArray>
	}
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40013800 	.word	0x40013800
 8001f84:	20000260 	.word	0x20000260
 8001f88:	20000410 	.word	0x20000410

08001f8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f8c:	f7ff fdfa 	bl	8001b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f90:	480b      	ldr	r0, [pc, #44]	; (8001fc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f92:	490c      	ldr	r1, [pc, #48]	; (8001fc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f94:	4a0c      	ldr	r2, [pc, #48]	; (8001fc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f98:	e002      	b.n	8001fa0 <LoopCopyDataInit>

08001f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f9e:	3304      	adds	r3, #4

08001fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa4:	d3f9      	bcc.n	8001f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fa6:	4a09      	ldr	r2, [pc, #36]	; (8001fcc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001fa8:	4c09      	ldr	r4, [pc, #36]	; (8001fd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fac:	e001      	b.n	8001fb2 <LoopFillZerobss>

08001fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb0:	3204      	adds	r2, #4

08001fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb4:	d3fb      	bcc.n	8001fae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fb6:	f004 fe0d 	bl	8006bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fba:	f7ff f945 	bl	8001248 <main>
  bx lr
 8001fbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fc4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001fc8:	0800a818 	.word	0x0800a818
  ldr r2, =_sbss
 8001fcc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001fd0:	20000630 	.word	0x20000630

08001fd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fd4:	e7fe      	b.n	8001fd4 <ADC1_2_IRQHandler>
	...

08001fd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fdc:	4b08      	ldr	r3, [pc, #32]	; (8002000 <HAL_Init+0x28>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a07      	ldr	r2, [pc, #28]	; (8002000 <HAL_Init+0x28>)
 8001fe2:	f043 0310 	orr.w	r3, r3, #16
 8001fe6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe8:	2003      	movs	r0, #3
 8001fea:	f000 fc61 	bl	80028b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fee:	200f      	movs	r0, #15
 8001ff0:	f000 f808 	bl	8002004 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff4:	f7ff fc84 	bl	8001900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40022000 	.word	0x40022000

08002004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_InitTick+0x54>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_InitTick+0x58>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	4619      	mov	r1, r3
 8002016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800201a:	fbb3 f3f1 	udiv	r3, r3, r1
 800201e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f000 fc79 	bl	800291a <HAL_SYSTICK_Config>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e00e      	b.n	8002050 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b0f      	cmp	r3, #15
 8002036:	d80a      	bhi.n	800204e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002038:	2200      	movs	r2, #0
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	f04f 30ff 	mov.w	r0, #4294967295
 8002040:	f000 fc41 	bl	80028c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002044:	4a06      	ldr	r2, [pc, #24]	; (8002060 <HAL_InitTick+0x5c>)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800204a:	2300      	movs	r3, #0
 800204c:	e000      	b.n	8002050 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000004 	.word	0x20000004
 800205c:	2000000c 	.word	0x2000000c
 8002060:	20000008 	.word	0x20000008

08002064 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_IncTick+0x1c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b05      	ldr	r3, [pc, #20]	; (8002084 <HAL_IncTick+0x20>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a03      	ldr	r2, [pc, #12]	; (8002084 <HAL_IncTick+0x20>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr
 8002080:	2000000c 	.word	0x2000000c
 8002084:	200004e0 	.word	0x200004e0

08002088 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b02      	ldr	r3, [pc, #8]	; (8002098 <HAL_GetTick+0x10>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	200004e0 	.word	0x200004e0

0800209c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a4:	f7ff fff0 	bl	8002088 <HAL_GetTick>
 80020a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d005      	beq.n	80020c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_Delay+0x44>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	461a      	mov	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4413      	add	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020c2:	bf00      	nop
 80020c4:	f7ff ffe0 	bl	8002088 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d8f7      	bhi.n	80020c4 <HAL_Delay+0x28>
  {
  }
}
 80020d4:	bf00      	nop
 80020d6:	bf00      	nop
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2000000c 	.word	0x2000000c

080020e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0be      	b.n	8002284 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	2b00      	cmp	r3, #0
 8002112:	d109      	bne.n	8002128 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7fe fe72 	bl	8000e0c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 fa05 	bl	8002538 <ADC_ConversionStop_Disable>
 800212e:	4603      	mov	r3, r0
 8002130:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002136:	f003 0310 	and.w	r3, r3, #16
 800213a:	2b00      	cmp	r3, #0
 800213c:	f040 8099 	bne.w	8002272 <HAL_ADC_Init+0x18e>
 8002140:	7dfb      	ldrb	r3, [r7, #23]
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 8095 	bne.w	8002272 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002150:	f023 0302 	bic.w	r3, r3, #2
 8002154:	f043 0202 	orr.w	r2, r3, #2
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002164:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	7b1b      	ldrb	r3, [r3, #12]
 800216a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800216c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	4313      	orrs	r3, r2
 8002172:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800217c:	d003      	beq.n	8002186 <HAL_ADC_Init+0xa2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d102      	bne.n	800218c <HAL_ADC_Init+0xa8>
 8002186:	f44f 7380 	mov.w	r3, #256	; 0x100
 800218a:	e000      	b.n	800218e <HAL_ADC_Init+0xaa>
 800218c:	2300      	movs	r3, #0
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	4313      	orrs	r3, r2
 8002192:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	7d1b      	ldrb	r3, [r3, #20]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d119      	bne.n	80021d0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7b1b      	ldrb	r3, [r3, #12]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d109      	bne.n	80021b8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	3b01      	subs	r3, #1
 80021aa:	035a      	lsls	r2, r3, #13
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	e00b      	b.n	80021d0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021bc:	f043 0220 	orr.w	r2, r3, #32
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c8:	f043 0201 	orr.w	r2, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	4b28      	ldr	r3, [pc, #160]	; (800228c <HAL_ADC_Init+0x1a8>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	68b9      	ldr	r1, [r7, #8]
 80021f4:	430b      	orrs	r3, r1
 80021f6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002200:	d003      	beq.n	800220a <HAL_ADC_Init+0x126>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d104      	bne.n	8002214 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	3b01      	subs	r3, #1
 8002210:	051b      	lsls	r3, r3, #20
 8002212:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	430a      	orrs	r2, r1
 8002226:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	4b18      	ldr	r3, [pc, #96]	; (8002290 <HAL_ADC_Init+0x1ac>)
 8002230:	4013      	ands	r3, r2
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	429a      	cmp	r2, r3
 8002236:	d10b      	bne.n	8002250 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002242:	f023 0303 	bic.w	r3, r3, #3
 8002246:	f043 0201 	orr.w	r2, r3, #1
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800224e:	e018      	b.n	8002282 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	f023 0312 	bic.w	r3, r3, #18
 8002258:	f043 0210 	orr.w	r2, r3, #16
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002264:	f043 0201 	orr.w	r2, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002270:	e007      	b.n	8002282 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002276:	f043 0210 	orr.w	r2, r3, #16
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002282:	7dfb      	ldrb	r3, [r7, #23]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	ffe1f7fd 	.word	0xffe1f7fd
 8002290:	ff1f0efe 	.word	0xff1f0efe

08002294 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x20>
 80022b0:	2302      	movs	r3, #2
 80022b2:	e0dc      	b.n	800246e <HAL_ADC_ConfigChannel+0x1da>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2201      	movs	r2, #1
 80022b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	2b06      	cmp	r3, #6
 80022c2:	d81c      	bhi.n	80022fe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	4613      	mov	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	3b05      	subs	r3, #5
 80022d6:	221f      	movs	r2, #31
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	4019      	ands	r1, r3
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	3b05      	subs	r3, #5
 80022f0:	fa00 f203 	lsl.w	r2, r0, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	635a      	str	r2, [r3, #52]	; 0x34
 80022fc:	e03c      	b.n	8002378 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b0c      	cmp	r3, #12
 8002304:	d81c      	bhi.n	8002340 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4413      	add	r3, r2
 8002316:	3b23      	subs	r3, #35	; 0x23
 8002318:	221f      	movs	r2, #31
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	4019      	ands	r1, r3
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	6818      	ldr	r0, [r3, #0]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b23      	subs	r3, #35	; 0x23
 8002332:	fa00 f203 	lsl.w	r2, r0, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	631a      	str	r2, [r3, #48]	; 0x30
 800233e:	e01b      	b.n	8002378 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	3b41      	subs	r3, #65	; 0x41
 8002352:	221f      	movs	r2, #31
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	4019      	ands	r1, r3
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4413      	add	r3, r2
 800236a:	3b41      	subs	r3, #65	; 0x41
 800236c:	fa00 f203 	lsl.w	r2, r0, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b09      	cmp	r3, #9
 800237e:	d91c      	bls.n	80023ba <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68d9      	ldr	r1, [r3, #12]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	4613      	mov	r3, r2
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4413      	add	r3, r2
 8002390:	3b1e      	subs	r3, #30
 8002392:	2207      	movs	r2, #7
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	4019      	ands	r1, r3
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	6898      	ldr	r0, [r3, #8]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	3b1e      	subs	r3, #30
 80023ac:	fa00 f203 	lsl.w	r2, r0, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	60da      	str	r2, [r3, #12]
 80023b8:	e019      	b.n	80023ee <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6919      	ldr	r1, [r3, #16]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4613      	mov	r3, r2
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4413      	add	r3, r2
 80023ca:	2207      	movs	r2, #7
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	43db      	mvns	r3, r3
 80023d2:	4019      	ands	r1, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	6898      	ldr	r0, [r3, #8]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	fa00 f203 	lsl.w	r2, r0, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b10      	cmp	r3, #16
 80023f4:	d003      	beq.n	80023fe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023fa:	2b11      	cmp	r3, #17
 80023fc:	d132      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a1d      	ldr	r2, [pc, #116]	; (8002478 <HAL_ADC_ConfigChannel+0x1e4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d125      	bne.n	8002454 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d126      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002424:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2b10      	cmp	r3, #16
 800242c:	d11a      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <HAL_ADC_ConfigChannel+0x1e8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a13      	ldr	r2, [pc, #76]	; (8002480 <HAL_ADC_ConfigChannel+0x1ec>)
 8002434:	fba2 2303 	umull	r2, r3, r2, r3
 8002438:	0c9a      	lsrs	r2, r3, #18
 800243a:	4613      	mov	r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002444:	e002      	b.n	800244c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	3b01      	subs	r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f9      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x1b2>
 8002452:	e007      	b.n	8002464 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002458:	f043 0220 	orr.w	r2, r3, #32
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800246c:	7bfb      	ldrb	r3, [r7, #15]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr
 8002478:	40012400 	.word	0x40012400
 800247c:	20000004 	.word	0x20000004
 8002480:	431bde83 	.word	0x431bde83

08002484 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d040      	beq.n	8002524 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f042 0201 	orr.w	r2, r2, #1
 80024b0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024b2:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <ADC_Enable+0xac>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a1f      	ldr	r2, [pc, #124]	; (8002534 <ADC_Enable+0xb0>)
 80024b8:	fba2 2303 	umull	r2, r3, r2, r3
 80024bc:	0c9b      	lsrs	r3, r3, #18
 80024be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024c0:	e002      	b.n	80024c8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	3b01      	subs	r3, #1
 80024c6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f9      	bne.n	80024c2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ce:	f7ff fddb 	bl	8002088 <HAL_GetTick>
 80024d2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024d4:	e01f      	b.n	8002516 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024d6:	f7ff fdd7 	bl	8002088 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d918      	bls.n	8002516 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d011      	beq.n	8002516 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f6:	f043 0210 	orr.w	r2, r3, #16
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002502:	f043 0201 	orr.w	r2, r3, #1
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e007      	b.n	8002526 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b01      	cmp	r3, #1
 8002522:	d1d8      	bne.n	80024d6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	20000004 	.word	0x20000004
 8002534:	431bde83 	.word	0x431bde83

08002538 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002540:	2300      	movs	r3, #0
 8002542:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b01      	cmp	r3, #1
 8002550:	d12e      	bne.n	80025b0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0201 	bic.w	r2, r2, #1
 8002560:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002562:	f7ff fd91 	bl	8002088 <HAL_GetTick>
 8002566:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002568:	e01b      	b.n	80025a2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800256a:	f7ff fd8d 	bl	8002088 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d914      	bls.n	80025a2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b01      	cmp	r3, #1
 8002584:	d10d      	bne.n	80025a2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258a:	f043 0210 	orr.w	r2, r3, #16
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e007      	b.n	80025b2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d0dc      	beq.n	800256a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
	...

080025bc <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025c4:	2300      	movs	r3, #0
 80025c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <HAL_ADCEx_Calibration_Start+0x1e>
 80025d6:	2302      	movs	r3, #2
 80025d8:	e097      	b.n	800270a <HAL_ADCEx_Calibration_Start+0x14e>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff ffa8 	bl	8002538 <ADC_ConversionStop_Disable>
 80025e8:	4603      	mov	r3, r0
 80025ea:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ff49 	bl	8002484 <ADC_Enable>
 80025f2:	4603      	mov	r3, r0
 80025f4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80025f6:	7dfb      	ldrb	r3, [r7, #23]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f040 8081 	bne.w	8002700 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002602:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002606:	f023 0302 	bic.w	r3, r3, #2
 800260a:	f043 0202 	orr.w	r2, r3, #2
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002612:	4b40      	ldr	r3, [pc, #256]	; (8002714 <HAL_ADCEx_Calibration_Start+0x158>)
 8002614:	681c      	ldr	r4, [r3, #0]
 8002616:	2002      	movs	r0, #2
 8002618:	f001 fafa 	bl	8003c10 <HAL_RCCEx_GetPeriphCLKFreq>
 800261c:	4603      	mov	r3, r0
 800261e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002622:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002624:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002626:	e002      	b.n	800262e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3b01      	subs	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1f9      	bne.n	8002628 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0208 	orr.w	r2, r2, #8
 8002642:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002644:	f7ff fd20 	bl	8002088 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800264a:	e01b      	b.n	8002684 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800264c:	f7ff fd1c 	bl	8002088 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b0a      	cmp	r3, #10
 8002658:	d914      	bls.n	8002684 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00d      	beq.n	8002684 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	f023 0312 	bic.w	r3, r3, #18
 8002670:	f043 0210 	orr.w	r2, r3, #16
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e042      	b.n	800270a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1dc      	bne.n	800264c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f042 0204 	orr.w	r2, r2, #4
 80026a0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80026a2:	f7ff fcf1 	bl	8002088 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026a8:	e01b      	b.n	80026e2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80026aa:	f7ff fced 	bl	8002088 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b0a      	cmp	r3, #10
 80026b6:	d914      	bls.n	80026e2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00d      	beq.n	80026e2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	f023 0312 	bic.w	r3, r3, #18
 80026ce:	f043 0210 	orr.w	r2, r3, #16
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e013      	b.n	800270a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1dc      	bne.n	80026aa <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	f023 0303 	bic.w	r3, r3, #3
 80026f8:	f043 0201 	orr.w	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002708:	7dfb      	ldrb	r3, [r7, #23]
}
 800270a:	4618      	mov	r0, r3
 800270c:	371c      	adds	r7, #28
 800270e:	46bd      	mov	sp, r7
 8002710:	bd90      	pop	{r4, r7, pc}
 8002712:	bf00      	nop
 8002714:	20000004 	.word	0x20000004

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4906      	ldr	r1, [pc, #24]	; (80027b0 <__NVIC_EnableIRQ+0x34>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800287c:	d301      	bcc.n	8002882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287e:	2301      	movs	r3, #1
 8002880:	e00f      	b.n	80028a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002882:	4a0a      	ldr	r2, [pc, #40]	; (80028ac <SysTick_Config+0x40>)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3b01      	subs	r3, #1
 8002888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288a:	210f      	movs	r1, #15
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f7ff ff90 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <SysTick_Config+0x40>)
 8002896:	2200      	movs	r2, #0
 8002898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289a:	4b04      	ldr	r3, [pc, #16]	; (80028ac <SysTick_Config+0x40>)
 800289c:	2207      	movs	r2, #7
 800289e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	e000e010 	.word	0xe000e010

080028b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff2d 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	4603      	mov	r3, r0
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d8:	f7ff ff42 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	6978      	ldr	r0, [r7, #20]
 80028e4:	f7ff ff90 	bl	8002808 <NVIC_EncodePriority>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ee:	4611      	mov	r1, r2
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff5f 	bl	80027b4 <__NVIC_SetPriority>
}
 80028f6:	bf00      	nop
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff35 	bl	800277c <__NVIC_EnableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ffa2 	bl	800286c <SysTick_Config>
 8002928:	4603      	mov	r3, r0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e043      	b.n	80029d2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	4b22      	ldr	r3, [pc, #136]	; (80029dc <HAL_DMA_Init+0xa8>)
 8002952:	4413      	add	r3, r2
 8002954:	4a22      	ldr	r2, [pc, #136]	; (80029e0 <HAL_DMA_Init+0xac>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	009a      	lsls	r2, r3, #2
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <HAL_DMA_Init+0xb0>)
 8002966:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2202      	movs	r2, #2
 800296c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800297e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002982:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800298c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002998:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80029d0:	2300      	movs	r3, #0
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	bffdfff8 	.word	0xbffdfff8
 80029e0:	cccccccd 	.word	0xcccccccd
 80029e4:	40020000 	.word	0x40020000

080029e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d101      	bne.n	8002a08 <HAL_DMA_Start_IT+0x20>
 8002a04:	2302      	movs	r3, #2
 8002a06:	e04b      	b.n	8002aa0 <HAL_DMA_Start_IT+0xb8>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d13a      	bne.n	8002a92 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2202      	movs	r2, #2
 8002a20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0201 	bic.w	r2, r2, #1
 8002a38:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f9eb 	bl	8002e1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d008      	beq.n	8002a60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f042 020e 	orr.w	r2, r2, #14
 8002a5c:	601a      	str	r2, [r3, #0]
 8002a5e:	e00f      	b.n	8002a80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0204 	bic.w	r2, r2, #4
 8002a6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 020a 	orr.w	r2, r2, #10
 8002a7e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	e005      	b.n	8002a9e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d008      	beq.n	8002ad2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e020      	b.n	8002b14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 020e 	bic.w	r2, r2, #14
 8002ae0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0201 	bic.w	r2, r2, #1
 8002af0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002afa:	2101      	movs	r1, #1
 8002afc:	fa01 f202 	lsl.w	r2, r1, r2
 8002b00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr
	...

08002b20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d005      	beq.n	8002b44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	73fb      	strb	r3, [r7, #15]
 8002b42:	e051      	b.n	8002be8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f022 020e 	bic.w	r2, r2, #14
 8002b52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f022 0201 	bic.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <HAL_DMA_Abort_IT+0xd4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d029      	beq.n	8002bc2 <HAL_DMA_Abort_IT+0xa2>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a21      	ldr	r2, [pc, #132]	; (8002bf8 <HAL_DMA_Abort_IT+0xd8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d022      	beq.n	8002bbe <HAL_DMA_Abort_IT+0x9e>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a1f      	ldr	r2, [pc, #124]	; (8002bfc <HAL_DMA_Abort_IT+0xdc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d01a      	beq.n	8002bb8 <HAL_DMA_Abort_IT+0x98>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a1e      	ldr	r2, [pc, #120]	; (8002c00 <HAL_DMA_Abort_IT+0xe0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d012      	beq.n	8002bb2 <HAL_DMA_Abort_IT+0x92>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <HAL_DMA_Abort_IT+0xe4>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00a      	beq.n	8002bac <HAL_DMA_Abort_IT+0x8c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a1b      	ldr	r2, [pc, #108]	; (8002c08 <HAL_DMA_Abort_IT+0xe8>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d102      	bne.n	8002ba6 <HAL_DMA_Abort_IT+0x86>
 8002ba0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ba4:	e00e      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002ba6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002baa:	e00b      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002bac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bb0:	e008      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002bb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bb6:	e005      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bbc:	e002      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002bbe:	2310      	movs	r3, #16
 8002bc0:	e000      	b.n	8002bc4 <HAL_DMA_Abort_IT+0xa4>
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	4a11      	ldr	r2, [pc, #68]	; (8002c0c <HAL_DMA_Abort_IT+0xec>)
 8002bc6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	4798      	blx	r3
    } 
  }
  return status;
 8002be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40020008 	.word	0x40020008
 8002bf8:	4002001c 	.word	0x4002001c
 8002bfc:	40020030 	.word	0x40020030
 8002c00:	40020044 	.word	0x40020044
 8002c04:	40020058 	.word	0x40020058
 8002c08:	4002006c 	.word	0x4002006c
 8002c0c:	40020000 	.word	0x40020000

08002c10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4013      	ands	r3, r2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d04f      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0xc8>
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d04a      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0320 	and.w	r3, r3, #32
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d107      	bne.n	8002c60 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0204 	bic.w	r2, r2, #4
 8002c5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a66      	ldr	r2, [pc, #408]	; (8002e00 <HAL_DMA_IRQHandler+0x1f0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d029      	beq.n	8002cbe <HAL_DMA_IRQHandler+0xae>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a65      	ldr	r2, [pc, #404]	; (8002e04 <HAL_DMA_IRQHandler+0x1f4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d022      	beq.n	8002cba <HAL_DMA_IRQHandler+0xaa>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a63      	ldr	r2, [pc, #396]	; (8002e08 <HAL_DMA_IRQHandler+0x1f8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01a      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0xa4>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a62      	ldr	r2, [pc, #392]	; (8002e0c <HAL_DMA_IRQHandler+0x1fc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d012      	beq.n	8002cae <HAL_DMA_IRQHandler+0x9e>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a60      	ldr	r2, [pc, #384]	; (8002e10 <HAL_DMA_IRQHandler+0x200>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00a      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x98>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a5f      	ldr	r2, [pc, #380]	; (8002e14 <HAL_DMA_IRQHandler+0x204>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d102      	bne.n	8002ca2 <HAL_DMA_IRQHandler+0x92>
 8002c9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ca0:	e00e      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002ca2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ca6:	e00b      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002ca8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002cac:	e008      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002cae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002cb2:	e005      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002cb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cb8:	e002      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002cba:	2340      	movs	r3, #64	; 0x40
 8002cbc:	e000      	b.n	8002cc0 <HAL_DMA_IRQHandler+0xb0>
 8002cbe:	2304      	movs	r3, #4
 8002cc0:	4a55      	ldr	r2, [pc, #340]	; (8002e18 <HAL_DMA_IRQHandler+0x208>)
 8002cc2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f000 8094 	beq.w	8002df6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002cd6:	e08e      	b.n	8002df6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	2202      	movs	r2, #2
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d056      	beq.n	8002d96 <HAL_DMA_IRQHandler+0x186>
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d051      	beq.n	8002d96 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0320 	and.w	r3, r3, #32
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 020a 	bic.w	r2, r2, #10
 8002d0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a38      	ldr	r2, [pc, #224]	; (8002e00 <HAL_DMA_IRQHandler+0x1f0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d029      	beq.n	8002d76 <HAL_DMA_IRQHandler+0x166>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a37      	ldr	r2, [pc, #220]	; (8002e04 <HAL_DMA_IRQHandler+0x1f4>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d022      	beq.n	8002d72 <HAL_DMA_IRQHandler+0x162>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a35      	ldr	r2, [pc, #212]	; (8002e08 <HAL_DMA_IRQHandler+0x1f8>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d01a      	beq.n	8002d6c <HAL_DMA_IRQHandler+0x15c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a34      	ldr	r2, [pc, #208]	; (8002e0c <HAL_DMA_IRQHandler+0x1fc>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d012      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x156>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a32      	ldr	r2, [pc, #200]	; (8002e10 <HAL_DMA_IRQHandler+0x200>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d00a      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x150>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a31      	ldr	r2, [pc, #196]	; (8002e14 <HAL_DMA_IRQHandler+0x204>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d102      	bne.n	8002d5a <HAL_DMA_IRQHandler+0x14a>
 8002d54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002d58:	e00e      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d5e:	e00b      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d64:	e008      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d6a:	e005      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d70:	e002      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d72:	2320      	movs	r3, #32
 8002d74:	e000      	b.n	8002d78 <HAL_DMA_IRQHandler+0x168>
 8002d76:	2302      	movs	r3, #2
 8002d78:	4a27      	ldr	r2, [pc, #156]	; (8002e18 <HAL_DMA_IRQHandler+0x208>)
 8002d7a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d034      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d94:	e02f      	b.n	8002df6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d028      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x1e8>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d023      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 020e 	bic.w	r2, r2, #14
 8002dbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc8:	2101      	movs	r1, #1
 8002dca:	fa01 f202 	lsl.w	r2, r1, r2
 8002dce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d004      	beq.n	8002df8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	4798      	blx	r3
    }
  }
  return;
 8002df6:	bf00      	nop
 8002df8:	bf00      	nop
}
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	40020008 	.word	0x40020008
 8002e04:	4002001c 	.word	0x4002001c
 8002e08:	40020030 	.word	0x40020030
 8002e0c:	40020044 	.word	0x40020044
 8002e10:	40020058 	.word	0x40020058
 8002e14:	4002006c 	.word	0x4002006c
 8002e18:	40020000 	.word	0x40020000

08002e1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
 8002e28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e32:	2101      	movs	r1, #1
 8002e34:	fa01 f202 	lsl.w	r2, r1, r2
 8002e38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b10      	cmp	r3, #16
 8002e48:	d108      	bne.n	8002e5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e5a:	e007      	b.n	8002e6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	60da      	str	r2, [r3, #12]
}
 8002e6c:	bf00      	nop
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr
	...

08002e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b08b      	sub	sp, #44	; 0x2c
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e82:	2300      	movs	r3, #0
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e86:	2300      	movs	r3, #0
 8002e88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e8a:	e169      	b.n	8003160 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	69fa      	ldr	r2, [r7, #28]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	f040 8158 	bne.w	800315a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	4a9a      	ldr	r2, [pc, #616]	; (8003118 <HAL_GPIO_Init+0x2a0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d05e      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
 8002eb4:	4a98      	ldr	r2, [pc, #608]	; (8003118 <HAL_GPIO_Init+0x2a0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d875      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002eba:	4a98      	ldr	r2, [pc, #608]	; (800311c <HAL_GPIO_Init+0x2a4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d058      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
 8002ec0:	4a96      	ldr	r2, [pc, #600]	; (800311c <HAL_GPIO_Init+0x2a4>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d86f      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002ec6:	4a96      	ldr	r2, [pc, #600]	; (8003120 <HAL_GPIO_Init+0x2a8>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d052      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
 8002ecc:	4a94      	ldr	r2, [pc, #592]	; (8003120 <HAL_GPIO_Init+0x2a8>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d869      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002ed2:	4a94      	ldr	r2, [pc, #592]	; (8003124 <HAL_GPIO_Init+0x2ac>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d04c      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
 8002ed8:	4a92      	ldr	r2, [pc, #584]	; (8003124 <HAL_GPIO_Init+0x2ac>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d863      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002ede:	4a92      	ldr	r2, [pc, #584]	; (8003128 <HAL_GPIO_Init+0x2b0>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d046      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
 8002ee4:	4a90      	ldr	r2, [pc, #576]	; (8003128 <HAL_GPIO_Init+0x2b0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d85d      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002eea:	2b12      	cmp	r3, #18
 8002eec:	d82a      	bhi.n	8002f44 <HAL_GPIO_Init+0xcc>
 8002eee:	2b12      	cmp	r3, #18
 8002ef0:	d859      	bhi.n	8002fa6 <HAL_GPIO_Init+0x12e>
 8002ef2:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <HAL_GPIO_Init+0x80>)
 8002ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef8:	08002f73 	.word	0x08002f73
 8002efc:	08002f4d 	.word	0x08002f4d
 8002f00:	08002f5f 	.word	0x08002f5f
 8002f04:	08002fa1 	.word	0x08002fa1
 8002f08:	08002fa7 	.word	0x08002fa7
 8002f0c:	08002fa7 	.word	0x08002fa7
 8002f10:	08002fa7 	.word	0x08002fa7
 8002f14:	08002fa7 	.word	0x08002fa7
 8002f18:	08002fa7 	.word	0x08002fa7
 8002f1c:	08002fa7 	.word	0x08002fa7
 8002f20:	08002fa7 	.word	0x08002fa7
 8002f24:	08002fa7 	.word	0x08002fa7
 8002f28:	08002fa7 	.word	0x08002fa7
 8002f2c:	08002fa7 	.word	0x08002fa7
 8002f30:	08002fa7 	.word	0x08002fa7
 8002f34:	08002fa7 	.word	0x08002fa7
 8002f38:	08002fa7 	.word	0x08002fa7
 8002f3c:	08002f55 	.word	0x08002f55
 8002f40:	08002f69 	.word	0x08002f69
 8002f44:	4a79      	ldr	r2, [pc, #484]	; (800312c <HAL_GPIO_Init+0x2b4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d013      	beq.n	8002f72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f4a:	e02c      	b.n	8002fa6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	623b      	str	r3, [r7, #32]
          break;
 8002f52:	e029      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	3304      	adds	r3, #4
 8002f5a:	623b      	str	r3, [r7, #32]
          break;
 8002f5c:	e024      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	3308      	adds	r3, #8
 8002f64:	623b      	str	r3, [r7, #32]
          break;
 8002f66:	e01f      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	330c      	adds	r3, #12
 8002f6e:	623b      	str	r3, [r7, #32]
          break;
 8002f70:	e01a      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d102      	bne.n	8002f80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f7a:	2304      	movs	r3, #4
 8002f7c:	623b      	str	r3, [r7, #32]
          break;
 8002f7e:	e013      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d105      	bne.n	8002f94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f88:	2308      	movs	r3, #8
 8002f8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	69fa      	ldr	r2, [r7, #28]
 8002f90:	611a      	str	r2, [r3, #16]
          break;
 8002f92:	e009      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f94:	2308      	movs	r3, #8
 8002f96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69fa      	ldr	r2, [r7, #28]
 8002f9c:	615a      	str	r2, [r3, #20]
          break;
 8002f9e:	e003      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	623b      	str	r3, [r7, #32]
          break;
 8002fa4:	e000      	b.n	8002fa8 <HAL_GPIO_Init+0x130>
          break;
 8002fa6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	2bff      	cmp	r3, #255	; 0xff
 8002fac:	d801      	bhi.n	8002fb2 <HAL_GPIO_Init+0x13a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	e001      	b.n	8002fb6 <HAL_GPIO_Init+0x13e>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	2bff      	cmp	r3, #255	; 0xff
 8002fbc:	d802      	bhi.n	8002fc4 <HAL_GPIO_Init+0x14c>
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	e002      	b.n	8002fca <HAL_GPIO_Init+0x152>
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	3b08      	subs	r3, #8
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	210f      	movs	r1, #15
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	401a      	ands	r2, r3
 8002fdc:	6a39      	ldr	r1, [r7, #32]
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f000 80b1 	beq.w	800315a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ff8:	4b4d      	ldr	r3, [pc, #308]	; (8003130 <HAL_GPIO_Init+0x2b8>)
 8002ffa:	699b      	ldr	r3, [r3, #24]
 8002ffc:	4a4c      	ldr	r2, [pc, #304]	; (8003130 <HAL_GPIO_Init+0x2b8>)
 8002ffe:	f043 0301 	orr.w	r3, r3, #1
 8003002:	6193      	str	r3, [r2, #24]
 8003004:	4b4a      	ldr	r3, [pc, #296]	; (8003130 <HAL_GPIO_Init+0x2b8>)
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003010:	4a48      	ldr	r2, [pc, #288]	; (8003134 <HAL_GPIO_Init+0x2bc>)
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	089b      	lsrs	r3, r3, #2
 8003016:	3302      	adds	r3, #2
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003020:	f003 0303 	and.w	r3, r3, #3
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	220f      	movs	r2, #15
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4013      	ands	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a40      	ldr	r2, [pc, #256]	; (8003138 <HAL_GPIO_Init+0x2c0>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d013      	beq.n	8003064 <HAL_GPIO_Init+0x1ec>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a3f      	ldr	r2, [pc, #252]	; (800313c <HAL_GPIO_Init+0x2c4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d00d      	beq.n	8003060 <HAL_GPIO_Init+0x1e8>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a3e      	ldr	r2, [pc, #248]	; (8003140 <HAL_GPIO_Init+0x2c8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d007      	beq.n	800305c <HAL_GPIO_Init+0x1e4>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a3d      	ldr	r2, [pc, #244]	; (8003144 <HAL_GPIO_Init+0x2cc>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d101      	bne.n	8003058 <HAL_GPIO_Init+0x1e0>
 8003054:	2303      	movs	r3, #3
 8003056:	e006      	b.n	8003066 <HAL_GPIO_Init+0x1ee>
 8003058:	2304      	movs	r3, #4
 800305a:	e004      	b.n	8003066 <HAL_GPIO_Init+0x1ee>
 800305c:	2302      	movs	r3, #2
 800305e:	e002      	b.n	8003066 <HAL_GPIO_Init+0x1ee>
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <HAL_GPIO_Init+0x1ee>
 8003064:	2300      	movs	r3, #0
 8003066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003068:	f002 0203 	and.w	r2, r2, #3
 800306c:	0092      	lsls	r2, r2, #2
 800306e:	4093      	lsls	r3, r2
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	4313      	orrs	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003076:	492f      	ldr	r1, [pc, #188]	; (8003134 <HAL_GPIO_Init+0x2bc>)
 8003078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307a:	089b      	lsrs	r3, r3, #2
 800307c:	3302      	adds	r3, #2
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d006      	beq.n	800309e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003090:	4b2d      	ldr	r3, [pc, #180]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	492c      	ldr	r1, [pc, #176]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 8003096:	69bb      	ldr	r3, [r7, #24]
 8003098:	4313      	orrs	r3, r2
 800309a:	608b      	str	r3, [r1, #8]
 800309c:	e006      	b.n	80030ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800309e:	4b2a      	ldr	r3, [pc, #168]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	43db      	mvns	r3, r3
 80030a6:	4928      	ldr	r1, [pc, #160]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d006      	beq.n	80030c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030b8:	4b23      	ldr	r3, [pc, #140]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	4922      	ldr	r1, [pc, #136]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60cb      	str	r3, [r1, #12]
 80030c4:	e006      	b.n	80030d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030c6:	4b20      	ldr	r3, [pc, #128]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	491e      	ldr	r1, [pc, #120]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d006      	beq.n	80030ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030e0:	4b19      	ldr	r3, [pc, #100]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	4918      	ldr	r1, [pc, #96]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]
 80030ec:	e006      	b.n	80030fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030ee:	4b16      	ldr	r3, [pc, #88]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	43db      	mvns	r3, r3
 80030f6:	4914      	ldr	r1, [pc, #80]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 80030f8:	4013      	ands	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d021      	beq.n	800314c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003108:	4b0f      	ldr	r3, [pc, #60]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	490e      	ldr	r1, [pc, #56]	; (8003148 <HAL_GPIO_Init+0x2d0>)
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	4313      	orrs	r3, r2
 8003112:	600b      	str	r3, [r1, #0]
 8003114:	e021      	b.n	800315a <HAL_GPIO_Init+0x2e2>
 8003116:	bf00      	nop
 8003118:	10320000 	.word	0x10320000
 800311c:	10310000 	.word	0x10310000
 8003120:	10220000 	.word	0x10220000
 8003124:	10210000 	.word	0x10210000
 8003128:	10120000 	.word	0x10120000
 800312c:	10110000 	.word	0x10110000
 8003130:	40021000 	.word	0x40021000
 8003134:	40010000 	.word	0x40010000
 8003138:	40010800 	.word	0x40010800
 800313c:	40010c00 	.word	0x40010c00
 8003140:	40011000 	.word	0x40011000
 8003144:	40011400 	.word	0x40011400
 8003148:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800314c:	4b0b      	ldr	r3, [pc, #44]	; (800317c <HAL_GPIO_Init+0x304>)
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	43db      	mvns	r3, r3
 8003154:	4909      	ldr	r1, [pc, #36]	; (800317c <HAL_GPIO_Init+0x304>)
 8003156:	4013      	ands	r3, r2
 8003158:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	3301      	adds	r3, #1
 800315e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003166:	fa22 f303 	lsr.w	r3, r2, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	f47f ae8e 	bne.w	8002e8c <HAL_GPIO_Init+0x14>
  }
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	372c      	adds	r7, #44	; 0x2c
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr
 800317c:	40010400 	.word	0x40010400

08003180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689a      	ldr	r2, [r3, #8]
 8003190:	887b      	ldrh	r3, [r7, #2]
 8003192:	4013      	ands	r3, r2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003198:	2301      	movs	r3, #1
 800319a:	73fb      	strb	r3, [r7, #15]
 800319c:	e001      	b.n	80031a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800319e:	2300      	movs	r3, #0
 80031a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr

080031ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	460b      	mov	r3, r1
 80031b8:	807b      	strh	r3, [r7, #2]
 80031ba:	4613      	mov	r3, r2
 80031bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031be:	787b      	ldrb	r3, [r7, #1]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031c4:	887a      	ldrh	r2, [r7, #2]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031ca:	e003      	b.n	80031d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031cc:	887b      	ldrh	r3, [r7, #2]
 80031ce:	041a      	lsls	r2, r3, #16
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	611a      	str	r2, [r3, #16]
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b084      	sub	sp, #16
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e036      	b.n	800325e <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80031f8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f245 5255 	movw	r2, #21845	; 0x5555
 8003202:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6852      	ldr	r2, [r2, #4]
 800320c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6892      	ldr	r2, [r2, #8]
 8003216:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003218:	f7fe ff36 	bl	8002088 <HAL_GetTick>
 800321c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800321e:	e011      	b.n	8003244 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003220:	f7fe ff32 	bl	8002088 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	f241 323c 	movw	r2, #4924	; 0x133c
 800322e:	4293      	cmp	r3, r2
 8003230:	d908      	bls.n	8003244 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e00c      	b.n	800325e <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1e6      	bne.n	8003220 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800325a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003276:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr

08003284 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e272      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0301 	and.w	r3, r3, #1
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 8087 	beq.w	80033b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032a4:	4b92      	ldr	r3, [pc, #584]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 030c 	and.w	r3, r3, #12
 80032ac:	2b04      	cmp	r3, #4
 80032ae:	d00c      	beq.n	80032ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032b0:	4b8f      	ldr	r3, [pc, #572]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 030c 	and.w	r3, r3, #12
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d112      	bne.n	80032e2 <HAL_RCC_OscConfig+0x5e>
 80032bc:	4b8c      	ldr	r3, [pc, #560]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032c8:	d10b      	bne.n	80032e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ca:	4b89      	ldr	r3, [pc, #548]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d06c      	beq.n	80033b0 <HAL_RCC_OscConfig+0x12c>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d168      	bne.n	80033b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e24c      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ea:	d106      	bne.n	80032fa <HAL_RCC_OscConfig+0x76>
 80032ec:	4b80      	ldr	r3, [pc, #512]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a7f      	ldr	r2, [pc, #508]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80032f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	e02e      	b.n	8003358 <HAL_RCC_OscConfig+0xd4>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10c      	bne.n	800331c <HAL_RCC_OscConfig+0x98>
 8003302:	4b7b      	ldr	r3, [pc, #492]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a7a      	ldr	r2, [pc, #488]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800330c:	6013      	str	r3, [r2, #0]
 800330e:	4b78      	ldr	r3, [pc, #480]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a77      	ldr	r2, [pc, #476]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003314:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	e01d      	b.n	8003358 <HAL_RCC_OscConfig+0xd4>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003324:	d10c      	bne.n	8003340 <HAL_RCC_OscConfig+0xbc>
 8003326:	4b72      	ldr	r3, [pc, #456]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a71      	ldr	r2, [pc, #452]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800332c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003330:	6013      	str	r3, [r2, #0]
 8003332:	4b6f      	ldr	r3, [pc, #444]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a6e      	ldr	r2, [pc, #440]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	e00b      	b.n	8003358 <HAL_RCC_OscConfig+0xd4>
 8003340:	4b6b      	ldr	r3, [pc, #428]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a6a      	ldr	r2, [pc, #424]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334a:	6013      	str	r3, [r2, #0]
 800334c:	4b68      	ldr	r3, [pc, #416]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a67      	ldr	r2, [pc, #412]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003356:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d013      	beq.n	8003388 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7fe fe92 	bl	8002088 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003368:	f7fe fe8e 	bl	8002088 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b64      	cmp	r3, #100	; 0x64
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e200      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337a:	4b5d      	ldr	r3, [pc, #372]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0xe4>
 8003386:	e014      	b.n	80033b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003388:	f7fe fe7e 	bl	8002088 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003390:	f7fe fe7a 	bl	8002088 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e1ec      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033a2:	4b53      	ldr	r3, [pc, #332]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x10c>
 80033ae:	e000      	b.n	80033b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d063      	beq.n	8003486 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033be:	4b4c      	ldr	r3, [pc, #304]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 030c 	and.w	r3, r3, #12
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00b      	beq.n	80033e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033ca:	4b49      	ldr	r3, [pc, #292]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 030c 	and.w	r3, r3, #12
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d11c      	bne.n	8003410 <HAL_RCC_OscConfig+0x18c>
 80033d6:	4b46      	ldr	r3, [pc, #280]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d116      	bne.n	8003410 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033e2:	4b43      	ldr	r3, [pc, #268]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d005      	beq.n	80033fa <HAL_RCC_OscConfig+0x176>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	691b      	ldr	r3, [r3, #16]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d001      	beq.n	80033fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e1c0      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fa:	4b3d      	ldr	r3, [pc, #244]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	4939      	ldr	r1, [pc, #228]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800340e:	e03a      	b.n	8003486 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d020      	beq.n	800345a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003418:	4b36      	ldr	r3, [pc, #216]	; (80034f4 <HAL_RCC_OscConfig+0x270>)
 800341a:	2201      	movs	r2, #1
 800341c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341e:	f7fe fe33 	bl	8002088 <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003424:	e008      	b.n	8003438 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003426:	f7fe fe2f 	bl	8002088 <HAL_GetTick>
 800342a:	4602      	mov	r2, r0
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d901      	bls.n	8003438 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e1a1      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003438:	4b2d      	ldr	r3, [pc, #180]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0f0      	beq.n	8003426 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003444:	4b2a      	ldr	r3, [pc, #168]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	4927      	ldr	r1, [pc, #156]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 8003454:	4313      	orrs	r3, r2
 8003456:	600b      	str	r3, [r1, #0]
 8003458:	e015      	b.n	8003486 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800345a:	4b26      	ldr	r3, [pc, #152]	; (80034f4 <HAL_RCC_OscConfig+0x270>)
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003460:	f7fe fe12 	bl	8002088 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003468:	f7fe fe0e 	bl	8002088 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b02      	cmp	r3, #2
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e180      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800347a:	4b1d      	ldr	r3, [pc, #116]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1f0      	bne.n	8003468 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
 800348e:	2b00      	cmp	r3, #0
 8003490:	d03a      	beq.n	8003508 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d019      	beq.n	80034ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800349a:	4b17      	ldr	r3, [pc, #92]	; (80034f8 <HAL_RCC_OscConfig+0x274>)
 800349c:	2201      	movs	r2, #1
 800349e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a0:	f7fe fdf2 	bl	8002088 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034a8:	f7fe fdee 	bl	8002088 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e160      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ba:	4b0d      	ldr	r3, [pc, #52]	; (80034f0 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034c6:	2001      	movs	r0, #1
 80034c8:	f000 face 	bl	8003a68 <RCC_Delay>
 80034cc:	e01c      	b.n	8003508 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <HAL_RCC_OscConfig+0x274>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d4:	f7fe fdd8 	bl	8002088 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034da:	e00f      	b.n	80034fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034dc:	f7fe fdd4 	bl	8002088 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d908      	bls.n	80034fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e146      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
 80034ee:	bf00      	nop
 80034f0:	40021000 	.word	0x40021000
 80034f4:	42420000 	.word	0x42420000
 80034f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034fc:	4b92      	ldr	r3, [pc, #584]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1e9      	bne.n	80034dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 80a6 	beq.w	8003662 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003516:	2300      	movs	r3, #0
 8003518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800351a:	4b8b      	ldr	r3, [pc, #556]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800351c:	69db      	ldr	r3, [r3, #28]
 800351e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d10d      	bne.n	8003542 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003526:	4b88      	ldr	r3, [pc, #544]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4a87      	ldr	r2, [pc, #540]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800352c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003530:	61d3      	str	r3, [r2, #28]
 8003532:	4b85      	ldr	r3, [pc, #532]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353a:	60bb      	str	r3, [r7, #8]
 800353c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353e:	2301      	movs	r3, #1
 8003540:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003542:	4b82      	ldr	r3, [pc, #520]	; (800374c <HAL_RCC_OscConfig+0x4c8>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354a:	2b00      	cmp	r3, #0
 800354c:	d118      	bne.n	8003580 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800354e:	4b7f      	ldr	r3, [pc, #508]	; (800374c <HAL_RCC_OscConfig+0x4c8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a7e      	ldr	r2, [pc, #504]	; (800374c <HAL_RCC_OscConfig+0x4c8>)
 8003554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003558:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800355a:	f7fe fd95 	bl	8002088 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003562:	f7fe fd91 	bl	8002088 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b64      	cmp	r3, #100	; 0x64
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e103      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003574:	4b75      	ldr	r3, [pc, #468]	; (800374c <HAL_RCC_OscConfig+0x4c8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800357c:	2b00      	cmp	r3, #0
 800357e:	d0f0      	beq.n	8003562 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d106      	bne.n	8003596 <HAL_RCC_OscConfig+0x312>
 8003588:	4b6f      	ldr	r3, [pc, #444]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4a6e      	ldr	r2, [pc, #440]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800358e:	f043 0301 	orr.w	r3, r3, #1
 8003592:	6213      	str	r3, [r2, #32]
 8003594:	e02d      	b.n	80035f2 <HAL_RCC_OscConfig+0x36e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10c      	bne.n	80035b8 <HAL_RCC_OscConfig+0x334>
 800359e:	4b6a      	ldr	r3, [pc, #424]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	4a69      	ldr	r2, [pc, #420]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035a4:	f023 0301 	bic.w	r3, r3, #1
 80035a8:	6213      	str	r3, [r2, #32]
 80035aa:	4b67      	ldr	r3, [pc, #412]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	4a66      	ldr	r2, [pc, #408]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035b0:	f023 0304 	bic.w	r3, r3, #4
 80035b4:	6213      	str	r3, [r2, #32]
 80035b6:	e01c      	b.n	80035f2 <HAL_RCC_OscConfig+0x36e>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2b05      	cmp	r3, #5
 80035be:	d10c      	bne.n	80035da <HAL_RCC_OscConfig+0x356>
 80035c0:	4b61      	ldr	r3, [pc, #388]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	4a60      	ldr	r2, [pc, #384]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035c6:	f043 0304 	orr.w	r3, r3, #4
 80035ca:	6213      	str	r3, [r2, #32]
 80035cc:	4b5e      	ldr	r3, [pc, #376]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	4a5d      	ldr	r2, [pc, #372]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035d2:	f043 0301 	orr.w	r3, r3, #1
 80035d6:	6213      	str	r3, [r2, #32]
 80035d8:	e00b      	b.n	80035f2 <HAL_RCC_OscConfig+0x36e>
 80035da:	4b5b      	ldr	r3, [pc, #364]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	4a5a      	ldr	r2, [pc, #360]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035e0:	f023 0301 	bic.w	r3, r3, #1
 80035e4:	6213      	str	r3, [r2, #32]
 80035e6:	4b58      	ldr	r3, [pc, #352]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	4a57      	ldr	r2, [pc, #348]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80035ec:	f023 0304 	bic.w	r3, r3, #4
 80035f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d015      	beq.n	8003626 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fa:	f7fe fd45 	bl	8002088 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003600:	e00a      	b.n	8003618 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003602:	f7fe fd41 	bl	8002088 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003610:	4293      	cmp	r3, r2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e0b1      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003618:	4b4b      	ldr	r3, [pc, #300]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0ee      	beq.n	8003602 <HAL_RCC_OscConfig+0x37e>
 8003624:	e014      	b.n	8003650 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003626:	f7fe fd2f 	bl	8002088 <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800362c:	e00a      	b.n	8003644 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fe fd2b 	bl	8002088 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f241 3288 	movw	r2, #5000	; 0x1388
 800363c:	4293      	cmp	r3, r2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e09b      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003644:	4b40      	ldr	r3, [pc, #256]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1ee      	bne.n	800362e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003650:	7dfb      	ldrb	r3, [r7, #23]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d105      	bne.n	8003662 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003656:	4b3c      	ldr	r3, [pc, #240]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	4a3b      	ldr	r2, [pc, #236]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003660:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	2b00      	cmp	r3, #0
 8003668:	f000 8087 	beq.w	800377a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800366c:	4b36      	ldr	r3, [pc, #216]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 030c 	and.w	r3, r3, #12
 8003674:	2b08      	cmp	r3, #8
 8003676:	d061      	beq.n	800373c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69db      	ldr	r3, [r3, #28]
 800367c:	2b02      	cmp	r3, #2
 800367e:	d146      	bne.n	800370e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003680:	4b33      	ldr	r3, [pc, #204]	; (8003750 <HAL_RCC_OscConfig+0x4cc>)
 8003682:	2200      	movs	r2, #0
 8003684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003686:	f7fe fcff 	bl	8002088 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368e:	f7fe fcfb 	bl	8002088 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e06d      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036a0:	4b29      	ldr	r3, [pc, #164]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1f0      	bne.n	800368e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036b4:	d108      	bne.n	80036c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036b6:	4b24      	ldr	r3, [pc, #144]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4921      	ldr	r1, [pc, #132]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036c8:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a19      	ldr	r1, [r3, #32]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	430b      	orrs	r3, r1
 80036da:	491b      	ldr	r1, [pc, #108]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036e0:	4b1b      	ldr	r3, [pc, #108]	; (8003750 <HAL_RCC_OscConfig+0x4cc>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e6:	f7fe fccf 	bl	8002088 <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ee:	f7fe fccb 	bl	8002088 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e03d      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003700:	4b11      	ldr	r3, [pc, #68]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d0f0      	beq.n	80036ee <HAL_RCC_OscConfig+0x46a>
 800370c:	e035      	b.n	800377a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370e:	4b10      	ldr	r3, [pc, #64]	; (8003750 <HAL_RCC_OscConfig+0x4cc>)
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003714:	f7fe fcb8 	bl	8002088 <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800371a:	e008      	b.n	800372e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371c:	f7fe fcb4 	bl	8002088 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e026      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800372e:	4b06      	ldr	r3, [pc, #24]	; (8003748 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1f0      	bne.n	800371c <HAL_RCC_OscConfig+0x498>
 800373a:	e01e      	b.n	800377a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d107      	bne.n	8003754 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e019      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
 8003750:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCC_OscConfig+0x500>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	429a      	cmp	r2, r3
 8003766:	d106      	bne.n	8003776 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000

08003788 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e0d0      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800379c:	4b6a      	ldr	r3, [pc, #424]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d910      	bls.n	80037cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037aa:	4b67      	ldr	r3, [pc, #412]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f023 0207 	bic.w	r2, r3, #7
 80037b2:	4965      	ldr	r1, [pc, #404]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ba:	4b63      	ldr	r3, [pc, #396]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d001      	beq.n	80037cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0b8      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d020      	beq.n	800381a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037e4:	4b59      	ldr	r3, [pc, #356]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	4a58      	ldr	r2, [pc, #352]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d005      	beq.n	8003808 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037fc:	4b53      	ldr	r3, [pc, #332]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	4a52      	ldr	r2, [pc, #328]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003802:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003806:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003808:	4b50      	ldr	r3, [pc, #320]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	494d      	ldr	r1, [pc, #308]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003816:	4313      	orrs	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d040      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d107      	bne.n	800383e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382e:	4b47      	ldr	r3, [pc, #284]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d115      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e07f      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b02      	cmp	r3, #2
 8003844:	d107      	bne.n	8003856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003846:	4b41      	ldr	r3, [pc, #260]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e073      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003856:	4b3d      	ldr	r3, [pc, #244]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e06b      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003866:	4b39      	ldr	r3, [pc, #228]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f023 0203 	bic.w	r2, r3, #3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	4936      	ldr	r1, [pc, #216]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003874:	4313      	orrs	r3, r2
 8003876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003878:	f7fe fc06 	bl	8002088 <HAL_GetTick>
 800387c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	e00a      	b.n	8003896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003880:	f7fe fc02 	bl	8002088 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	f241 3288 	movw	r2, #5000	; 0x1388
 800388e:	4293      	cmp	r3, r2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e053      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003896:	4b2d      	ldr	r3, [pc, #180]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 020c 	and.w	r2, r3, #12
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d1eb      	bne.n	8003880 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038a8:	4b27      	ldr	r3, [pc, #156]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d210      	bcs.n	80038d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b6:	4b24      	ldr	r3, [pc, #144]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 0207 	bic.w	r2, r3, #7
 80038be:	4922      	ldr	r1, [pc, #136]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b20      	ldr	r3, [pc, #128]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e032      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d008      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e4:	4b19      	ldr	r3, [pc, #100]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4916      	ldr	r1, [pc, #88]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d009      	beq.n	8003916 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003902:	4b12      	ldr	r3, [pc, #72]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	490e      	ldr	r1, [pc, #56]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003916:	f000 f821 	bl	800395c <HAL_RCC_GetSysClockFreq>
 800391a:	4602      	mov	r2, r0
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	091b      	lsrs	r3, r3, #4
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	490a      	ldr	r1, [pc, #40]	; (8003950 <HAL_RCC_ClockConfig+0x1c8>)
 8003928:	5ccb      	ldrb	r3, [r1, r3]
 800392a:	fa22 f303 	lsr.w	r3, r2, r3
 800392e:	4a09      	ldr	r2, [pc, #36]	; (8003954 <HAL_RCC_ClockConfig+0x1cc>)
 8003930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003932:	4b09      	ldr	r3, [pc, #36]	; (8003958 <HAL_RCC_ClockConfig+0x1d0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7fe fb64 	bl	8002004 <HAL_InitTick>

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40022000 	.word	0x40022000
 800394c:	40021000 	.word	0x40021000
 8003950:	0800a3a4 	.word	0x0800a3a4
 8003954:	20000004 	.word	0x20000004
 8003958:	20000008 	.word	0x20000008

0800395c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800395c:	b480      	push	{r7}
 800395e:	b087      	sub	sp, #28
 8003960:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	2300      	movs	r3, #0
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	2300      	movs	r3, #0
 800396c:	617b      	str	r3, [r7, #20]
 800396e:	2300      	movs	r3, #0
 8003970:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003976:	4b1e      	ldr	r3, [pc, #120]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b04      	cmp	r3, #4
 8003984:	d002      	beq.n	800398c <HAL_RCC_GetSysClockFreq+0x30>
 8003986:	2b08      	cmp	r3, #8
 8003988:	d003      	beq.n	8003992 <HAL_RCC_GetSysClockFreq+0x36>
 800398a:	e027      	b.n	80039dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800398c:	4b19      	ldr	r3, [pc, #100]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800398e:	613b      	str	r3, [r7, #16]
      break;
 8003990:	e027      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	0c9b      	lsrs	r3, r3, #18
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	4a17      	ldr	r2, [pc, #92]	; (80039f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800399c:	5cd3      	ldrb	r3, [r2, r3]
 800399e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d010      	beq.n	80039cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039aa:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	0c5b      	lsrs	r3, r3, #17
 80039b0:	f003 0301 	and.w	r3, r3, #1
 80039b4:	4a11      	ldr	r2, [pc, #68]	; (80039fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80039b6:	5cd3      	ldrb	r3, [r2, r3]
 80039b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a0d      	ldr	r2, [pc, #52]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80039be:	fb03 f202 	mul.w	r2, r3, r2
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c8:	617b      	str	r3, [r7, #20]
 80039ca:	e004      	b.n	80039d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a0c      	ldr	r2, [pc, #48]	; (8003a00 <HAL_RCC_GetSysClockFreq+0xa4>)
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	613b      	str	r3, [r7, #16]
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039dc:	4b05      	ldr	r3, [pc, #20]	; (80039f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80039de:	613b      	str	r3, [r7, #16]
      break;
 80039e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039e2:	693b      	ldr	r3, [r7, #16]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bc80      	pop	{r7}
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000
 80039f4:	007a1200 	.word	0x007a1200
 80039f8:	0800a3bc 	.word	0x0800a3bc
 80039fc:	0800a3cc 	.word	0x0800a3cc
 8003a00:	003d0900 	.word	0x003d0900

08003a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a08:	4b02      	ldr	r3, [pc, #8]	; (8003a14 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr
 8003a14:	20000004 	.word	0x20000004

08003a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a1c:	f7ff fff2 	bl	8003a04 <HAL_RCC_GetHCLKFreq>
 8003a20:	4602      	mov	r2, r0
 8003a22:	4b05      	ldr	r3, [pc, #20]	; (8003a38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	0a1b      	lsrs	r3, r3, #8
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	4903      	ldr	r1, [pc, #12]	; (8003a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a2e:	5ccb      	ldrb	r3, [r1, r3]
 8003a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	0800a3b4 	.word	0x0800a3b4

08003a40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a44:	f7ff ffde 	bl	8003a04 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	0adb      	lsrs	r3, r3, #11
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4903      	ldr	r1, [pc, #12]	; (8003a64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	40021000 	.word	0x40021000
 8003a64:	0800a3b4 	.word	0x0800a3b4

08003a68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a70:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <RCC_Delay+0x34>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a0a      	ldr	r2, [pc, #40]	; (8003aa0 <RCC_Delay+0x38>)
 8003a76:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7a:	0a5b      	lsrs	r3, r3, #9
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	fb02 f303 	mul.w	r3, r2, r3
 8003a82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a84:	bf00      	nop
  }
  while (Delay --);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1e5a      	subs	r2, r3, #1
 8003a8a:	60fa      	str	r2, [r7, #12]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1f9      	bne.n	8003a84 <RCC_Delay+0x1c>
}
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr
 8003a9c:	20000004 	.word	0x20000004
 8003aa0:	10624dd3 	.word	0x10624dd3

08003aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d07d      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac4:	4b4f      	ldr	r3, [pc, #316]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac6:	69db      	ldr	r3, [r3, #28]
 8003ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10d      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad0:	4b4c      	ldr	r3, [pc, #304]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	4a4b      	ldr	r2, [pc, #300]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ada:	61d3      	str	r3, [r2, #28]
 8003adc:	4b49      	ldr	r3, [pc, #292]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae4:	60bb      	str	r3, [r7, #8]
 8003ae6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aec:	4b46      	ldr	r3, [pc, #280]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d118      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003af8:	4b43      	ldr	r3, [pc, #268]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a42      	ldr	r2, [pc, #264]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b04:	f7fe fac0 	bl	8002088 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0a:	e008      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0c:	f7fe fabc 	bl	8002088 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	; 0x64
 8003b18:	d901      	bls.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e06d      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b1e:	4b3a      	ldr	r3, [pc, #232]	; (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0f0      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b2a:	4b36      	ldr	r3, [pc, #216]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b32:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d02e      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d027      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b48:	4b2e      	ldr	r3, [pc, #184]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b52:	4b2e      	ldr	r3, [pc, #184]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b54:	2201      	movs	r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b58:	4b2c      	ldr	r3, [pc, #176]	; (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b5e:	4a29      	ldr	r2, [pc, #164]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d014      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fa8b 	bl	8002088 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b74:	e00a      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b76:	f7fe fa87 	bl	8002088 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e036      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8c:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0ee      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b98:	4b1a      	ldr	r3, [pc, #104]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	4917      	ldr	r1, [pc, #92]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003baa:	7dfb      	ldrb	r3, [r7, #23]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d105      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bb0:	4b14      	ldr	r3, [pc, #80]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb2:	69db      	ldr	r3, [r3, #28]
 8003bb4:	4a13      	ldr	r2, [pc, #76]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d008      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bc8:	4b0e      	ldr	r3, [pc, #56]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	490b      	ldr	r1, [pc, #44]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0310 	and.w	r3, r3, #16
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d008      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003be6:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	4904      	ldr	r1, [pc, #16]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000
 8003c08:	40007000 	.word	0x40007000
 8003c0c:	42420440 	.word	0x42420440

08003c10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	2300      	movs	r3, #0
 8003c22:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b10      	cmp	r3, #16
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b10      	cmp	r3, #16
 8003c36:	f200 808a 	bhi.w	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d045      	beq.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d075      	beq.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003c46:	e082      	b.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003c48:	4b46      	ldr	r3, [pc, #280]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003c4e:	4b45      	ldr	r3, [pc, #276]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d07b      	beq.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	0c9b      	lsrs	r3, r3, #18
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	4a41      	ldr	r2, [pc, #260]	; (8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003c64:	5cd3      	ldrb	r3, [r2, r3]
 8003c66:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d015      	beq.n	8003c9e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c72:	4b3c      	ldr	r3, [pc, #240]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	0c5b      	lsrs	r3, r3, #17
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	4a3b      	ldr	r2, [pc, #236]	; (8003d6c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003c7e:	5cd3      	ldrb	r3, [r2, r3]
 8003c80:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00d      	beq.n	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003c8c:	4a38      	ldr	r2, [pc, #224]	; (8003d70 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	fb02 f303 	mul.w	r3, r2, r3
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	e004      	b.n	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	4a34      	ldr	r2, [pc, #208]	; (8003d74 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003ca2:	fb02 f303 	mul.w	r3, r2, r3
 8003ca6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003ca8:	4b2e      	ldr	r3, [pc, #184]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cb4:	d102      	bne.n	8003cbc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	61bb      	str	r3, [r7, #24]
      break;
 8003cba:	e04a      	b.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	4a2d      	ldr	r2, [pc, #180]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc6:	085b      	lsrs	r3, r3, #1
 8003cc8:	61bb      	str	r3, [r7, #24]
      break;
 8003cca:	e042      	b.n	8003d52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003ccc:	4b25      	ldr	r3, [pc, #148]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cdc:	d108      	bne.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ce8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cec:	61bb      	str	r3, [r7, #24]
 8003cee:	e01f      	b.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cfa:	d109      	bne.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003cfc:	4b19      	ldr	r3, [pc, #100]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003d08:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003d0c:	61bb      	str	r3, [r7, #24]
 8003d0e:	e00f      	b.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d1a:	d11c      	bne.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d016      	beq.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003d28:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003d2c:	61bb      	str	r3, [r7, #24]
      break;
 8003d2e:	e012      	b.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003d30:	e011      	b.n	8003d56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003d32:	f7ff fe85 	bl	8003a40 <HAL_RCC_GetPCLK2Freq>
 8003d36:	4602      	mov	r2, r0
 8003d38:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	0b9b      	lsrs	r3, r3, #14
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	3301      	adds	r3, #1
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d4a:	61bb      	str	r3, [r7, #24]
      break;
 8003d4c:	e004      	b.n	8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d4e:	bf00      	nop
 8003d50:	e002      	b.n	8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d52:	bf00      	nop
 8003d54:	e000      	b.n	8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003d56:	bf00      	nop
    }
  }
  return (frequency);
 8003d58:	69bb      	ldr	r3, [r7, #24]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3720      	adds	r7, #32
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000
 8003d68:	0800a3d0 	.word	0x0800a3d0
 8003d6c:	0800a3e0 	.word	0x0800a3e0
 8003d70:	007a1200 	.word	0x007a1200
 8003d74:	003d0900 	.word	0x003d0900
 8003d78:	aaaaaaab 	.word	0xaaaaaaab

08003d7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e076      	b.n	8003e7c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d108      	bne.n	8003da8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d9e:	d009      	beq.n	8003db4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	61da      	str	r2, [r3, #28]
 8003da6:	e005      	b.n	8003db4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd faf6 	bl	80013c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e24:	431a      	orrs	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
 8003e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e38:	ea42 0103 	orr.w	r1, r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e40:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	0c1a      	lsrs	r2, r3, #16
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f002 0204 	and.w	r2, r2, #4
 8003e5a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	69da      	ldr	r2, [r3, #28]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e6a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b088      	sub	sp, #32
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	603b      	str	r3, [r7, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e94:	f7fe f8f8 	bl	8002088 <HAL_GetTick>
 8003e98:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d001      	beq.n	8003eae <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	e12a      	b.n	8004104 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <HAL_SPI_Transmit+0x36>
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e122      	b.n	8004104 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d101      	bne.n	8003ecc <HAL_SPI_Transmit+0x48>
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e11b      	b.n	8004104 <HAL_SPI_Transmit+0x280>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	88fa      	ldrh	r2, [r7, #6]
 8003ef2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f1a:	d10f      	bne.n	8003f3c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f46:	2b40      	cmp	r3, #64	; 0x40
 8003f48:	d007      	beq.n	8003f5a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f62:	d152      	bne.n	800400a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <HAL_SPI_Transmit+0xee>
 8003f6c:	8b7b      	ldrh	r3, [r7, #26]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d145      	bne.n	8003ffe <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	881a      	ldrh	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	1c9a      	adds	r2, r3, #2
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f96:	e032      	b.n	8003ffe <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d112      	bne.n	8003fcc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	881a      	ldrh	r2, [r3, #0]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	1c9a      	adds	r2, r3, #2
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	86da      	strh	r2, [r3, #54]	; 0x36
 8003fca:	e018      	b.n	8003ffe <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fcc:	f7fe f85c 	bl	8002088 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d803      	bhi.n	8003fe4 <HAL_SPI_Transmit+0x160>
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe2:	d102      	bne.n	8003fea <HAL_SPI_Transmit+0x166>
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d109      	bne.n	8003ffe <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e082      	b.n	8004104 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d1c7      	bne.n	8003f98 <HAL_SPI_Transmit+0x114>
 8004008:	e053      	b.n	80040b2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_SPI_Transmit+0x194>
 8004012:	8b7b      	ldrh	r3, [r7, #26]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d147      	bne.n	80040a8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	330c      	adds	r3, #12
 8004022:	7812      	ldrb	r2, [r2, #0]
 8004024:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800403e:	e033      	b.n	80040a8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b02      	cmp	r3, #2
 800404c:	d113      	bne.n	8004076 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	330c      	adds	r3, #12
 8004058:	7812      	ldrb	r2, [r2, #0]
 800405a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	86da      	strh	r2, [r3, #54]	; 0x36
 8004074:	e018      	b.n	80040a8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004076:	f7fe f807 	bl	8002088 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	429a      	cmp	r2, r3
 8004084:	d803      	bhi.n	800408e <HAL_SPI_Transmit+0x20a>
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408c:	d102      	bne.n	8004094 <HAL_SPI_Transmit+0x210>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d109      	bne.n	80040a8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80040a4:	2303      	movs	r3, #3
 80040a6:	e02d      	b.n	8004104 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1c6      	bne.n	8004040 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	6839      	ldr	r1, [r7, #0]
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 f8b0 	bl	800421c <SPI_EndRxTxTransaction>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2220      	movs	r2, #32
 80040c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10a      	bne.n	80040e6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040d0:	2300      	movs	r3, #0
 80040d2:	617b      	str	r3, [r7, #20]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	617b      	str	r3, [r7, #20]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	617b      	str	r3, [r7, #20]
 80040e4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e000      	b.n	8004104 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004102:	2300      	movs	r3, #0
  }
}
 8004104:	4618      	mov	r0, r3
 8004106:	3720      	adds	r7, #32
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b088      	sub	sp, #32
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	603b      	str	r3, [r7, #0]
 8004118:	4613      	mov	r3, r2
 800411a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800411c:	f7fd ffb4 	bl	8002088 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004124:	1a9b      	subs	r3, r3, r2
 8004126:	683a      	ldr	r2, [r7, #0]
 8004128:	4413      	add	r3, r2
 800412a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800412c:	f7fd ffac 	bl	8002088 <HAL_GetTick>
 8004130:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004132:	4b39      	ldr	r3, [pc, #228]	; (8004218 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	015b      	lsls	r3, r3, #5
 8004138:	0d1b      	lsrs	r3, r3, #20
 800413a:	69fa      	ldr	r2, [r7, #28]
 800413c:	fb02 f303 	mul.w	r3, r2, r3
 8004140:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004142:	e054      	b.n	80041ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414a:	d050      	beq.n	80041ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800414c:	f7fd ff9c 	bl	8002088 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	69fa      	ldr	r2, [r7, #28]
 8004158:	429a      	cmp	r2, r3
 800415a:	d902      	bls.n	8004162 <SPI_WaitFlagStateUntilTimeout+0x56>
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d13d      	bne.n	80041de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004170:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800417a:	d111      	bne.n	80041a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004184:	d004      	beq.n	8004190 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800418e:	d107      	bne.n	80041a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800419e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041a8:	d10f      	bne.n	80041ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e017      	b.n	800420e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80041e4:	2300      	movs	r3, #0
 80041e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	3b01      	subs	r3, #1
 80041ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4013      	ands	r3, r2
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	bf0c      	ite	eq
 80041fe:	2301      	moveq	r3, #1
 8004200:	2300      	movne	r3, #0
 8004202:	b2db      	uxtb	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	79fb      	ldrb	r3, [r7, #7]
 8004208:	429a      	cmp	r2, r3
 800420a:	d19b      	bne.n	8004144 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3720      	adds	r7, #32
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000004 	.word	0x20000004

0800421c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af02      	add	r7, sp, #8
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	2201      	movs	r2, #1
 8004230:	2102      	movs	r1, #2
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f7ff ff6a 	bl	800410c <SPI_WaitFlagStateUntilTimeout>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d007      	beq.n	800424e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004242:	f043 0220 	orr.w	r2, r3, #32
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e013      	b.n	8004276 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2200      	movs	r2, #0
 8004256:	2180      	movs	r1, #128	; 0x80
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f7ff ff57 	bl	800410c <SPI_WaitFlagStateUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d007      	beq.n	8004274 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004268:	f043 0220 	orr.w	r2, r3, #32
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e000      	b.n	8004276 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b082      	sub	sp, #8
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d101      	bne.n	8004290 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e041      	b.n	8004314 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	d106      	bne.n	80042aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7fd fd37 	bl	8001d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2202      	movs	r2, #2
 80042ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3304      	adds	r3, #4
 80042ba:	4619      	mov	r1, r3
 80042bc:	4610      	mov	r0, r2
 80042be:	f000 fa5b 	bl	8004778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b01      	cmp	r3, #1
 800432e:	d001      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e03a      	b.n	80043aa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 0201 	orr.w	r2, r2, #1
 800434a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a18      	ldr	r2, [pc, #96]	; (80043b4 <HAL_TIM_Base_Start_IT+0x98>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d00e      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x58>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800435e:	d009      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x58>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a14      	ldr	r2, [pc, #80]	; (80043b8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d004      	beq.n	8004374 <HAL_TIM_Base_Start_IT+0x58>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a13      	ldr	r2, [pc, #76]	; (80043bc <HAL_TIM_Base_Start_IT+0xa0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d111      	bne.n	8004398 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2b06      	cmp	r3, #6
 8004384:	d010      	beq.n	80043a8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0201 	orr.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004396:	e007      	b.n	80043a8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3714      	adds	r7, #20
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bc80      	pop	{r7}
 80043b2:	4770      	bx	lr
 80043b4:	40012c00 	.word	0x40012c00
 80043b8:	40000400 	.word	0x40000400
 80043bc:	40000800 	.word	0x40000800

080043c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d020      	beq.n	8004424 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d01b      	beq.n	8004424 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0202 	mvn.w	r2, #2
 80043f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f998 	bl	8004740 <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f98b 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f99a 	bl	8004752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f003 0304 	and.w	r3, r3, #4
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f06f 0204 	mvn.w	r2, #4
 8004440:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2202      	movs	r2, #2
 8004446:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004452:	2b00      	cmp	r3, #0
 8004454:	d003      	beq.n	800445e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f972 	bl	8004740 <HAL_TIM_IC_CaptureCallback>
 800445c:	e005      	b.n	800446a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f965 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f974 	bl	8004752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d020      	beq.n	80044bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	d01b      	beq.n	80044bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0208 	mvn.w	r2, #8
 800448c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2204      	movs	r2, #4
 8004492:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	f003 0303 	and.w	r3, r3, #3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 f94c 	bl	8004740 <HAL_TIM_IC_CaptureCallback>
 80044a8:	e005      	b.n	80044b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f93f 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f000 f94e 	bl	8004752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d020      	beq.n	8004508 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0310 	and.w	r3, r3, #16
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d01b      	beq.n	8004508 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f06f 0210 	mvn.w	r2, #16
 80044d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2208      	movs	r2, #8
 80044de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69db      	ldr	r3, [r3, #28]
 80044e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d003      	beq.n	80044f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f000 f926 	bl	8004740 <HAL_TIM_IC_CaptureCallback>
 80044f4:	e005      	b.n	8004502 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f919 	bl	800472e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f928 	bl	8004752 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00c      	beq.n	800452c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0201 	mvn.w	r2, #1
 8004524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fd fb70 	bl	8001c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00c      	beq.n	8004550 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004548:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fa7f 	bl	8004a4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f8f8 	bl	8004764 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0320 	and.w	r3, r3, #32
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0220 	mvn.w	r2, #32
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fa52 	bl	8004a3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004598:	bf00      	nop
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_TIM_ConfigClockSource+0x1c>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e0b4      	b.n	8004726 <HAL_TIM_ConfigClockSource+0x186>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80045da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045f4:	d03e      	beq.n	8004674 <HAL_TIM_ConfigClockSource+0xd4>
 80045f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045fa:	f200 8087 	bhi.w	800470c <HAL_TIM_ConfigClockSource+0x16c>
 80045fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004602:	f000 8086 	beq.w	8004712 <HAL_TIM_ConfigClockSource+0x172>
 8004606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800460a:	d87f      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 800460c:	2b70      	cmp	r3, #112	; 0x70
 800460e:	d01a      	beq.n	8004646 <HAL_TIM_ConfigClockSource+0xa6>
 8004610:	2b70      	cmp	r3, #112	; 0x70
 8004612:	d87b      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 8004614:	2b60      	cmp	r3, #96	; 0x60
 8004616:	d050      	beq.n	80046ba <HAL_TIM_ConfigClockSource+0x11a>
 8004618:	2b60      	cmp	r3, #96	; 0x60
 800461a:	d877      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 800461c:	2b50      	cmp	r3, #80	; 0x50
 800461e:	d03c      	beq.n	800469a <HAL_TIM_ConfigClockSource+0xfa>
 8004620:	2b50      	cmp	r3, #80	; 0x50
 8004622:	d873      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 8004624:	2b40      	cmp	r3, #64	; 0x40
 8004626:	d058      	beq.n	80046da <HAL_TIM_ConfigClockSource+0x13a>
 8004628:	2b40      	cmp	r3, #64	; 0x40
 800462a:	d86f      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 800462c:	2b30      	cmp	r3, #48	; 0x30
 800462e:	d064      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15a>
 8004630:	2b30      	cmp	r3, #48	; 0x30
 8004632:	d86b      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 8004634:	2b20      	cmp	r3, #32
 8004636:	d060      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15a>
 8004638:	2b20      	cmp	r3, #32
 800463a:	d867      	bhi.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
 800463c:	2b00      	cmp	r3, #0
 800463e:	d05c      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15a>
 8004640:	2b10      	cmp	r3, #16
 8004642:	d05a      	beq.n	80046fa <HAL_TIM_ConfigClockSource+0x15a>
 8004644:	e062      	b.n	800470c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004656:	f000 f974 	bl	8004942 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004668:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	609a      	str	r2, [r3, #8]
      break;
 8004672:	e04f      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004684:	f000 f95d 	bl	8004942 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004696:	609a      	str	r2, [r3, #8]
      break;
 8004698:	e03c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046a6:	461a      	mov	r2, r3
 80046a8:	f000 f8d4 	bl	8004854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2150      	movs	r1, #80	; 0x50
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 f92b 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 80046b8:	e02c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046c6:	461a      	mov	r2, r3
 80046c8:	f000 f8f2 	bl	80048b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2160      	movs	r1, #96	; 0x60
 80046d2:	4618      	mov	r0, r3
 80046d4:	f000 f91b 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 80046d8:	e01c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e6:	461a      	mov	r2, r3
 80046e8:	f000 f8b4 	bl	8004854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2140      	movs	r1, #64	; 0x40
 80046f2:	4618      	mov	r0, r3
 80046f4:	f000 f90b 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 80046f8:	e00c      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4619      	mov	r1, r3
 8004704:	4610      	mov	r0, r2
 8004706:	f000 f902 	bl	800490e <TIM_ITRx_SetConfig>
      break;
 800470a:	e003      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	73fb      	strb	r3, [r7, #15]
      break;
 8004710:	e000      	b.n	8004714 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004712:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004724:	7bfb      	ldrb	r3, [r7, #15]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	bc80      	pop	{r7}
 800473e:	4770      	bx	lr

08004740 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr

08004752 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	bc80      	pop	{r7}
 8004762:	4770      	bx	lr

08004764 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
	...

08004778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a2f      	ldr	r2, [pc, #188]	; (8004848 <TIM_Base_SetConfig+0xd0>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d00b      	beq.n	80047a8 <TIM_Base_SetConfig+0x30>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004796:	d007      	beq.n	80047a8 <TIM_Base_SetConfig+0x30>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a2c      	ldr	r2, [pc, #176]	; (800484c <TIM_Base_SetConfig+0xd4>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d003      	beq.n	80047a8 <TIM_Base_SetConfig+0x30>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a2b      	ldr	r2, [pc, #172]	; (8004850 <TIM_Base_SetConfig+0xd8>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d108      	bne.n	80047ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a22      	ldr	r2, [pc, #136]	; (8004848 <TIM_Base_SetConfig+0xd0>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00b      	beq.n	80047da <TIM_Base_SetConfig+0x62>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c8:	d007      	beq.n	80047da <TIM_Base_SetConfig+0x62>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a1f      	ldr	r2, [pc, #124]	; (800484c <TIM_Base_SetConfig+0xd4>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d003      	beq.n	80047da <TIM_Base_SetConfig+0x62>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a1e      	ldr	r2, [pc, #120]	; (8004850 <TIM_Base_SetConfig+0xd8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d108      	bne.n	80047ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a0d      	ldr	r2, [pc, #52]	; (8004848 <TIM_Base_SetConfig+0xd0>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d103      	bne.n	8004820 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d005      	beq.n	800483e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	f023 0201 	bic.w	r2, r3, #1
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	611a      	str	r2, [r3, #16]
  }
}
 800483e:	bf00      	nop
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	bc80      	pop	{r7}
 8004846:	4770      	bx	lr
 8004848:	40012c00 	.word	0x40012c00
 800484c:	40000400 	.word	0x40000400
 8004850:	40000800 	.word	0x40000800

08004854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0201 	bic.w	r2, r3, #1
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800487e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	011b      	lsls	r3, r3, #4
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 030a 	bic.w	r3, r3, #10
 8004890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	621a      	str	r2, [r3, #32]
}
 80048a6:	bf00      	nop
 80048a8:	371c      	adds	r7, #28
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr

080048b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6a1b      	ldr	r3, [r3, #32]
 80048c6:	f023 0210 	bic.w	r2, r3, #16
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	031b      	lsls	r3, r3, #12
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	621a      	str	r2, [r3, #32]
}
 8004904:	bf00      	nop
 8004906:	371c      	adds	r7, #28
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr

0800490e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800490e:	b480      	push	{r7}
 8004910:	b085      	sub	sp, #20
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
 8004916:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004924:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004926:	683a      	ldr	r2, [r7, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4313      	orrs	r3, r2
 800492c:	f043 0307 	orr.w	r3, r3, #7
 8004930:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	609a      	str	r2, [r3, #8]
}
 8004938:	bf00      	nop
 800493a:	3714      	adds	r7, #20
 800493c:	46bd      	mov	sp, r7
 800493e:	bc80      	pop	{r7}
 8004940:	4770      	bx	lr

08004942 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004942:	b480      	push	{r7}
 8004944:	b087      	sub	sp, #28
 8004946:	af00      	add	r7, sp, #0
 8004948:	60f8      	str	r0, [r7, #12]
 800494a:	60b9      	str	r1, [r7, #8]
 800494c:	607a      	str	r2, [r7, #4]
 800494e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800495c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	021a      	lsls	r2, r3, #8
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	431a      	orrs	r2, r3
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	4313      	orrs	r3, r2
 800496a:	697a      	ldr	r2, [r7, #20]
 800496c:	4313      	orrs	r3, r2
 800496e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	609a      	str	r2, [r3, #8]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr

08004980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004994:	2302      	movs	r3, #2
 8004996:	e046      	b.n	8004a26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2202      	movs	r2, #2
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a16      	ldr	r2, [pc, #88]	; (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d00e      	beq.n	80049fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e4:	d009      	beq.n	80049fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a12      	ldr	r2, [pc, #72]	; (8004a34 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d004      	beq.n	80049fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a10      	ldr	r2, [pc, #64]	; (8004a38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d10c      	bne.n	8004a14 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40000800 	.word	0x40000800

08004a3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr

08004a4e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bc80      	pop	{r7}
 8004a5e:	4770      	bx	lr

08004a60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e042      	b.n	8004af8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d106      	bne.n	8004a8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7fd f9a8 	bl	8001ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2224      	movs	r2, #36	; 0x24
 8004a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f001 f81d 	bl	8005ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	691a      	ldr	r2, [r3, #16]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ab8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	695a      	ldr	r2, [r3, #20]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ac8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68da      	ldr	r2, [r3, #12]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ad8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2220      	movs	r2, #32
 8004aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3708      	adds	r7, #8
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08a      	sub	sp, #40	; 0x28
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d175      	bne.n	8004c0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <HAL_UART_Transmit+0x2c>
 8004b26:	88fb      	ldrh	r3, [r7, #6]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e06e      	b.n	8004c0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2221      	movs	r2, #33	; 0x21
 8004b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b3e:	f7fd faa3 	bl	8002088 <HAL_GetTick>
 8004b42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	88fa      	ldrh	r2, [r7, #6]
 8004b48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	88fa      	ldrh	r2, [r7, #6]
 8004b4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b58:	d108      	bne.n	8004b6c <HAL_UART_Transmit+0x6c>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d104      	bne.n	8004b6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	61bb      	str	r3, [r7, #24]
 8004b6a:	e003      	b.n	8004b74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b70:	2300      	movs	r3, #0
 8004b72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b74:	e02e      	b.n	8004bd4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2180      	movs	r1, #128	; 0x80
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 fcf9 	bl	8005578 <UART_WaitOnFlagUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e03a      	b.n	8004c0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b98:	69fb      	ldr	r3, [r7, #28]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10b      	bne.n	8004bb6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	881b      	ldrh	r3, [r3, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	3302      	adds	r3, #2
 8004bb2:	61bb      	str	r3, [r7, #24]
 8004bb4:	e007      	b.n	8004bc6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	781a      	ldrb	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1cb      	bne.n	8004b76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	2200      	movs	r2, #0
 8004be6:	2140      	movs	r1, #64	; 0x40
 8004be8:	68f8      	ldr	r0, [r7, #12]
 8004bea:	f000 fcc5 	bl	8005578 <UART_WaitOnFlagUntilTimeout>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e006      	b.n	8004c0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	e000      	b.n	8004c0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c0c:	2302      	movs	r3, #2
  }
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3720      	adds	r7, #32
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08c      	sub	sp, #48	; 0x30
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	4613      	mov	r3, r2
 8004c24:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d156      	bne.n	8004ce0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <HAL_UART_Transmit_DMA+0x26>
 8004c38:	88fb      	ldrh	r3, [r7, #6]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e04f      	b.n	8004ce2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	88fa      	ldrh	r2, [r7, #6]
 8004c4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	88fa      	ldrh	r2, [r7, #6]
 8004c52:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2221      	movs	r2, #33	; 0x21
 8004c5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c66:	4a21      	ldr	r2, [pc, #132]	; (8004cec <HAL_UART_Transmit_DMA+0xd4>)
 8004c68:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c6e:	4a20      	ldr	r2, [pc, #128]	; (8004cf0 <HAL_UART_Transmit_DMA+0xd8>)
 8004c70:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c76:	4a1f      	ldr	r2, [pc, #124]	; (8004cf4 <HAL_UART_Transmit_DMA+0xdc>)
 8004c78:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7e:	2200      	movs	r2, #0
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004c82:	f107 0308 	add.w	r3, r7, #8
 8004c86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c8e:	6819      	ldr	r1, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3304      	adds	r3, #4
 8004c96:	461a      	mov	r2, r3
 8004c98:	88fb      	ldrh	r3, [r7, #6]
 8004c9a:	f7fd fea5 	bl	80029e8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ca6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	3314      	adds	r3, #20
 8004cae:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	e853 3f00 	ldrex	r3, [r3]
 8004cb6:	617b      	str	r3, [r7, #20]
   return(result);
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3314      	adds	r3, #20
 8004cc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cc8:	627a      	str	r2, [r7, #36]	; 0x24
 8004cca:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ccc:	6a39      	ldr	r1, [r7, #32]
 8004cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cd0:	e841 2300 	strex	r3, r2, [r1]
 8004cd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e5      	bne.n	8004ca8 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	e000      	b.n	8004ce2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004ce0:	2302      	movs	r3, #2
  }
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3730      	adds	r7, #48	; 0x30
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	080052c7 	.word	0x080052c7
 8004cf0:	08005361 	.word	0x08005361
 8004cf4:	080054e5 	.word	0x080054e5

08004cf8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	4613      	mov	r3, r2
 8004d04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b20      	cmp	r3, #32
 8004d10:	d112      	bne.n	8004d38 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d002      	beq.n	8004d1e <HAL_UART_Receive_DMA+0x26>
 8004d18:	88fb      	ldrh	r3, [r7, #6]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e00b      	b.n	8004d3a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fc7c 	bl	800562c <UART_Start_Receive_DMA>
 8004d34:	4603      	mov	r3, r0
 8004d36:	e000      	b.n	8004d3a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d38:	2302      	movs	r3, #2
  }
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
	...

08004d44 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b0ba      	sub	sp, #232	; 0xe8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7a:	f003 030f 	and.w	r3, r3, #15
 8004d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10f      	bne.n	8004daa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d009      	beq.n	8004daa <HAL_UART_IRQHandler+0x66>
 8004d96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d9a:	f003 0320 	and.w	r3, r3, #32
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d003      	beq.n	8004daa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 fde0 	bl	8005968 <UART_Receive_IT>
      return;
 8004da8:	e25b      	b.n	8005262 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004daa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f000 80de 	beq.w	8004f70 <HAL_UART_IRQHandler+0x22c>
 8004db4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d106      	bne.n	8004dce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dc4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 80d1 	beq.w	8004f70 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00b      	beq.n	8004df2 <HAL_UART_IRQHandler+0xae>
 8004dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dea:	f043 0201 	orr.w	r2, r3, #1
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004df6:	f003 0304 	and.w	r3, r3, #4
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00b      	beq.n	8004e16 <HAL_UART_IRQHandler+0xd2>
 8004dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0e:	f043 0202 	orr.w	r2, r3, #2
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e1a:	f003 0302 	and.w	r3, r3, #2
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00b      	beq.n	8004e3a <HAL_UART_IRQHandler+0xf6>
 8004e22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e32:	f043 0204 	orr.w	r2, r3, #4
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e3e:	f003 0308 	and.w	r3, r3, #8
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d011      	beq.n	8004e6a <HAL_UART_IRQHandler+0x126>
 8004e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d105      	bne.n	8004e5e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d005      	beq.n	8004e6a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e62:	f043 0208 	orr.w	r2, r3, #8
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 81f2 	beq.w	8005258 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e78:	f003 0320 	and.w	r3, r3, #32
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d008      	beq.n	8004e92 <HAL_UART_IRQHandler+0x14e>
 8004e80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e84:	f003 0320 	and.w	r3, r3, #32
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d002      	beq.n	8004e92 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fd6b 	bl	8005968 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bf14      	ite	ne
 8004ea0:	2301      	movne	r3, #1
 8004ea2:	2300      	moveq	r3, #0
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eae:	f003 0308 	and.w	r3, r3, #8
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d103      	bne.n	8004ebe <HAL_UART_IRQHandler+0x17a>
 8004eb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d04f      	beq.n	8004f5e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 fc75 	bl	80057ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d041      	beq.n	8004f56 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3314      	adds	r3, #20
 8004ed8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004edc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ee0:	e853 3f00 	ldrex	r3, [r3]
 8004ee4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ee8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004eec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	3314      	adds	r3, #20
 8004efa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004efe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f06:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1d9      	bne.n	8004ed2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d013      	beq.n	8004f4e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f2a:	4a7e      	ldr	r2, [pc, #504]	; (8005124 <HAL_UART_IRQHandler+0x3e0>)
 8004f2c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fd fdf4 	bl	8002b20 <HAL_DMA_Abort_IT>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d016      	beq.n	8004f6c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f48:	4610      	mov	r0, r2
 8004f4a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f4c:	e00e      	b.n	8004f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f9a5 	bl	800529e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f54:	e00a      	b.n	8004f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f9a1 	bl	800529e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f5c:	e006      	b.n	8004f6c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 f99d 	bl	800529e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004f6a:	e175      	b.n	8005258 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f6c:	bf00      	nop
    return;
 8004f6e:	e173      	b.n	8005258 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	f040 814f 	bne.w	8005218 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 8148 	beq.w	8005218 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8141 	beq.w	8005218 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f96:	2300      	movs	r3, #0
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	60bb      	str	r3, [r7, #8]
 8004faa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f000 80b6 	beq.w	8005128 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004fc8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 8145 	beq.w	800525c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	f080 813e 	bcs.w	800525c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004fe6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	2b20      	cmp	r3, #32
 8004ff0:	f000 8088 	beq.w	8005104 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	330c      	adds	r3, #12
 8004ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005002:	e853 3f00 	ldrex	r3, [r3]
 8005006:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800500a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800500e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005012:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	330c      	adds	r3, #12
 800501c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005020:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005024:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005028:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800502c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005030:	e841 2300 	strex	r3, r2, [r1]
 8005034:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005038:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1d9      	bne.n	8004ff4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	3314      	adds	r3, #20
 8005046:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800504a:	e853 3f00 	ldrex	r3, [r3]
 800504e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005050:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005052:	f023 0301 	bic.w	r3, r3, #1
 8005056:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3314      	adds	r3, #20
 8005060:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005064:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005068:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800506a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800506c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005070:	e841 2300 	strex	r3, r2, [r1]
 8005074:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005076:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1e1      	bne.n	8005040 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	3314      	adds	r3, #20
 8005082:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005084:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005086:	e853 3f00 	ldrex	r3, [r3]
 800508a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800508c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800508e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005092:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3314      	adds	r3, #20
 800509c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80050a0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80050a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80050a8:	e841 2300 	strex	r3, r2, [r1]
 80050ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80050ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1e3      	bne.n	800507c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	330c      	adds	r3, #12
 80050c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80050d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80050d4:	f023 0310 	bic.w	r3, r3, #16
 80050d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	330c      	adds	r3, #12
 80050e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80050e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80050e8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80050ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050ee:	e841 2300 	strex	r3, r2, [r1]
 80050f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80050f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1e3      	bne.n	80050c2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fd fcd2 	bl	8002aa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005112:	b29b      	uxth	r3, r3
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	b29b      	uxth	r3, r3
 8005118:	4619      	mov	r1, r3
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f8c8 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005120:	e09c      	b.n	800525c <HAL_UART_IRQHandler+0x518>
 8005122:	bf00      	nop
 8005124:	08005873 	.word	0x08005873
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005130:	b29b      	uxth	r3, r3
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 808e 	beq.w	8005260 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005144:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 8089 	beq.w	8005260 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	330c      	adds	r3, #12
 8005154:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005158:	e853 3f00 	ldrex	r3, [r3]
 800515c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800515e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005160:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005164:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	330c      	adds	r3, #12
 800516e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005172:	647a      	str	r2, [r7, #68]	; 0x44
 8005174:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005176:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005178:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800517a:	e841 2300 	strex	r3, r2, [r1]
 800517e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1e3      	bne.n	800514e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	3314      	adds	r3, #20
 800518c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	e853 3f00 	ldrex	r3, [r3]
 8005194:	623b      	str	r3, [r7, #32]
   return(result);
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	f023 0301 	bic.w	r3, r3, #1
 800519c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	3314      	adds	r3, #20
 80051a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80051aa:	633a      	str	r2, [r7, #48]	; 0x30
 80051ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051b2:	e841 2300 	strex	r3, r2, [r1]
 80051b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80051b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e3      	bne.n	8005186 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2220      	movs	r2, #32
 80051c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	330c      	adds	r3, #12
 80051d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	60fb      	str	r3, [r7, #12]
   return(result);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0310 	bic.w	r3, r3, #16
 80051e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	330c      	adds	r3, #12
 80051ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80051f0:	61fa      	str	r2, [r7, #28]
 80051f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f4:	69b9      	ldr	r1, [r7, #24]
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	e841 2300 	strex	r3, r2, [r1]
 80051fc:	617b      	str	r3, [r7, #20]
   return(result);
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d1e3      	bne.n	80051cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800520a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800520e:	4619      	mov	r1, r3
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f84d 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005216:	e023      	b.n	8005260 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800521c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005220:	2b00      	cmp	r3, #0
 8005222:	d009      	beq.n	8005238 <HAL_UART_IRQHandler+0x4f4>
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522c:	2b00      	cmp	r3, #0
 800522e:	d003      	beq.n	8005238 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 fb32 	bl	800589a <UART_Transmit_IT>
    return;
 8005236:	e014      	b.n	8005262 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800523c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00e      	beq.n	8005262 <HAL_UART_IRQHandler+0x51e>
 8005244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524c:	2b00      	cmp	r3, #0
 800524e:	d008      	beq.n	8005262 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 fb71 	bl	8005938 <UART_EndTransmit_IT>
    return;
 8005256:	e004      	b.n	8005262 <HAL_UART_IRQHandler+0x51e>
    return;
 8005258:	bf00      	nop
 800525a:	e002      	b.n	8005262 <HAL_UART_IRQHandler+0x51e>
      return;
 800525c:	bf00      	nop
 800525e:	e000      	b.n	8005262 <HAL_UART_IRQHandler+0x51e>
      return;
 8005260:	bf00      	nop
  }
}
 8005262:	37e8      	adds	r7, #232	; 0xe8
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr

0800527a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	bc80      	pop	{r7}
 800528a:	4770      	bx	lr

0800528c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr

0800529e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bc80      	pop	{r7}
 80052ae:	4770      	bx	lr

080052b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	460b      	mov	r3, r1
 80052ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b090      	sub	sp, #64	; 0x40
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d137      	bne.n	8005352 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80052e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052e4:	2200      	movs	r2, #0
 80052e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80052e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3314      	adds	r3, #20
 80052ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	e853 3f00 	ldrex	r3, [r3]
 80052f6:	623b      	str	r3, [r7, #32]
   return(result);
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8005300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3314      	adds	r3, #20
 8005306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005308:	633a      	str	r2, [r7, #48]	; 0x30
 800530a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800530e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005310:	e841 2300 	strex	r3, r2, [r1]
 8005314:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1e5      	bne.n	80052e8 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800531c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	e853 3f00 	ldrex	r3, [r3]
 800532a:	60fb      	str	r3, [r7, #12]
   return(result);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005332:	637b      	str	r3, [r7, #52]	; 0x34
 8005334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800533c:	61fa      	str	r2, [r7, #28]
 800533e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	69b9      	ldr	r1, [r7, #24]
 8005342:	69fa      	ldr	r2, [r7, #28]
 8005344:	e841 2300 	strex	r3, r2, [r1]
 8005348:	617b      	str	r3, [r7, #20]
   return(result);
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e5      	bne.n	800531c <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005350:	e002      	b.n	8005358 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005352:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005354:	f7ff ff88 	bl	8005268 <HAL_UART_TxCpltCallback>
}
 8005358:	bf00      	nop
 800535a:	3740      	adds	r7, #64	; 0x40
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800536c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f7ff ff83 	bl	800527a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005374:	bf00      	nop
 8005376:	3710      	adds	r7, #16
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b09c      	sub	sp, #112	; 0x70
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d172      	bne.n	800547e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800539a:	2200      	movs	r2, #0
 800539c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800539e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	330c      	adds	r3, #12
 80053a4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053a8:	e853 3f00 	ldrex	r3, [r3]
 80053ac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80053b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053be:	65ba      	str	r2, [r7, #88]	; 0x58
 80053c0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80053c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053c6:	e841 2300 	strex	r3, r2, [r1]
 80053ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80053cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1e5      	bne.n	800539e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3314      	adds	r3, #20
 80053d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	667b      	str	r3, [r7, #100]	; 0x64
 80053ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3314      	adds	r3, #20
 80053f0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053f2:	647a      	str	r2, [r7, #68]	; 0x44
 80053f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053fa:	e841 2300 	strex	r3, r2, [r1]
 80053fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1e5      	bne.n	80053d2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3314      	adds	r3, #20
 800540c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005410:	e853 3f00 	ldrex	r3, [r3]
 8005414:	623b      	str	r3, [r7, #32]
   return(result);
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800541c:	663b      	str	r3, [r7, #96]	; 0x60
 800541e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3314      	adds	r3, #20
 8005424:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005426:	633a      	str	r2, [r7, #48]	; 0x30
 8005428:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800542c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800542e:	e841 2300 	strex	r3, r2, [r1]
 8005432:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1e5      	bne.n	8005406 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800543a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800543c:	2220      	movs	r2, #32
 800543e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005446:	2b01      	cmp	r3, #1
 8005448:	d119      	bne.n	800547e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800544a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	330c      	adds	r3, #12
 8005450:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	e853 3f00 	ldrex	r3, [r3]
 8005458:	60fb      	str	r3, [r7, #12]
   return(result);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f023 0310 	bic.w	r3, r3, #16
 8005460:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	330c      	adds	r3, #12
 8005468:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800546a:	61fa      	str	r2, [r7, #28]
 800546c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546e:	69b9      	ldr	r1, [r7, #24]
 8005470:	69fa      	ldr	r2, [r7, #28]
 8005472:	e841 2300 	strex	r3, r2, [r1]
 8005476:	617b      	str	r3, [r7, #20]
   return(result);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1e5      	bne.n	800544a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800547e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005480:	2200      	movs	r2, #0
 8005482:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005488:	2b01      	cmp	r3, #1
 800548a:	d106      	bne.n	800549a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800548c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800548e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005490:	4619      	mov	r1, r3
 8005492:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005494:	f7ff ff0c 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005498:	e002      	b.n	80054a0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800549a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800549c:	f7fc fd5a 	bl	8001f54 <HAL_UART_RxCpltCallback>
}
 80054a0:	bf00      	nop
 80054a2:	3770      	adds	r7, #112	; 0x70
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d108      	bne.n	80054d6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054c8:	085b      	lsrs	r3, r3, #1
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	4619      	mov	r1, r3
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f7ff feee 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054d4:	e002      	b.n	80054dc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	f7ff fed8 	bl	800528c <HAL_UART_RxHalfCpltCallback>
}
 80054dc:	bf00      	nop
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005500:	2b00      	cmp	r3, #0
 8005502:	bf14      	ite	ne
 8005504:	2301      	movne	r3, #1
 8005506:	2300      	moveq	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b21      	cmp	r3, #33	; 0x21
 8005516:	d108      	bne.n	800552a <UART_DMAError+0x46>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d005      	beq.n	800552a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2200      	movs	r2, #0
 8005522:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005524:	68b8      	ldr	r0, [r7, #8]
 8005526:	f000 f91b 	bl	8005760 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005534:	2b00      	cmp	r3, #0
 8005536:	bf14      	ite	ne
 8005538:	2301      	movne	r3, #1
 800553a:	2300      	moveq	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b22      	cmp	r3, #34	; 0x22
 800554a:	d108      	bne.n	800555e <UART_DMAError+0x7a>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2200      	movs	r2, #0
 8005556:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005558:	68b8      	ldr	r0, [r7, #8]
 800555a:	f000 f928 	bl	80057ae <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005562:	f043 0210 	orr.w	r2, r3, #16
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800556a:	68b8      	ldr	r0, [r7, #8]
 800556c:	f7ff fe97 	bl	800529e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005570:	bf00      	nop
 8005572:	3710      	adds	r7, #16
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b086      	sub	sp, #24
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	603b      	str	r3, [r7, #0]
 8005584:	4613      	mov	r3, r2
 8005586:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005588:	e03b      	b.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800558a:	6a3b      	ldr	r3, [r7, #32]
 800558c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005590:	d037      	beq.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005592:	f7fc fd79 	bl	8002088 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	6a3a      	ldr	r2, [r7, #32]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d302      	bcc.n	80055a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e03a      	b.n	8005622 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f003 0304 	and.w	r3, r3, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d023      	beq.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b80      	cmp	r3, #128	; 0x80
 80055be:	d020      	beq.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	d01d      	beq.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0308 	and.w	r3, r3, #8
 80055d0:	2b08      	cmp	r3, #8
 80055d2:	d116      	bne.n	8005602 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80055d4:	2300      	movs	r3, #0
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	617b      	str	r3, [r7, #20]
 80055e8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 f8df 	bl	80057ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2208      	movs	r2, #8
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e00f      	b.n	8005622 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	4013      	ands	r3, r2
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	429a      	cmp	r2, r3
 8005610:	bf0c      	ite	eq
 8005612:	2301      	moveq	r3, #1
 8005614:	2300      	movne	r3, #0
 8005616:	b2db      	uxtb	r3, r3
 8005618:	461a      	mov	r2, r3
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	429a      	cmp	r2, r3
 800561e:	d0b4      	beq.n	800558a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b098      	sub	sp, #96	; 0x60
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	4613      	mov	r3, r2
 8005638:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	88fa      	ldrh	r2, [r7, #6]
 8005644:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2222      	movs	r2, #34	; 0x22
 8005650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005658:	4a3e      	ldr	r2, [pc, #248]	; (8005754 <UART_Start_Receive_DMA+0x128>)
 800565a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005660:	4a3d      	ldr	r2, [pc, #244]	; (8005758 <UART_Start_Receive_DMA+0x12c>)
 8005662:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	4a3c      	ldr	r2, [pc, #240]	; (800575c <UART_Start_Receive_DMA+0x130>)
 800566a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005670:	2200      	movs	r2, #0
 8005672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005674:	f107 0308 	add.w	r3, r7, #8
 8005678:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	3304      	adds	r3, #4
 8005684:	4619      	mov	r1, r3
 8005686:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	88fb      	ldrh	r3, [r7, #6]
 800568c:	f7fd f9ac 	bl	80029e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005690:	2300      	movs	r3, #0
 8005692:	613b      	str	r3, [r7, #16]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	613b      	str	r3, [r7, #16]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	613b      	str	r3, [r7, #16]
 80056a4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d019      	beq.n	80056e2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	330c      	adds	r3, #12
 80056b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b8:	e853 3f00 	ldrex	r3, [r3]
 80056bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	330c      	adds	r3, #12
 80056cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056ce:	64fa      	str	r2, [r7, #76]	; 0x4c
 80056d0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80056d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80056dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1e5      	bne.n	80056ae <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	3314      	adds	r3, #20
 80056e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ec:	e853 3f00 	ldrex	r3, [r3]
 80056f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f4:	f043 0301 	orr.w	r3, r3, #1
 80056f8:	657b      	str	r3, [r7, #84]	; 0x54
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3314      	adds	r3, #20
 8005700:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005702:	63ba      	str	r2, [r7, #56]	; 0x38
 8005704:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005708:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e5      	bne.n	80056e2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3314      	adds	r3, #20
 800571c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	617b      	str	r3, [r7, #20]
   return(result);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800572c:	653b      	str	r3, [r7, #80]	; 0x50
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	3314      	adds	r3, #20
 8005734:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005736:	627a      	str	r2, [r7, #36]	; 0x24
 8005738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	6a39      	ldr	r1, [r7, #32]
 800573c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800573e:	e841 2300 	strex	r3, r2, [r1]
 8005742:	61fb      	str	r3, [r7, #28]
   return(result);
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1e5      	bne.n	8005716 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3760      	adds	r7, #96	; 0x60
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	0800537d 	.word	0x0800537d
 8005758:	080054a9 	.word	0x080054a9
 800575c:	080054e5 	.word	0x080054e5

08005760 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005760:	b480      	push	{r7}
 8005762:	b089      	sub	sp, #36	; 0x24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	330c      	adds	r3, #12
 800576e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	60bb      	str	r3, [r7, #8]
   return(result);
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800577e:	61fb      	str	r3, [r7, #28]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	330c      	adds	r3, #12
 8005786:	69fa      	ldr	r2, [r7, #28]
 8005788:	61ba      	str	r2, [r7, #24]
 800578a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6979      	ldr	r1, [r7, #20]
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	613b      	str	r3, [r7, #16]
   return(result);
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e5      	bne.n	8005768 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80057a4:	bf00      	nop
 80057a6:	3724      	adds	r7, #36	; 0x24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bc80      	pop	{r7}
 80057ac:	4770      	bx	lr

080057ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b095      	sub	sp, #84	; 0x54
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	330c      	adds	r3, #12
 80057bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	330c      	adds	r3, #12
 80057d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057d6:	643a      	str	r2, [r7, #64]	; 0x40
 80057d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057de:	e841 2300 	strex	r3, r2, [r1]
 80057e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1e5      	bne.n	80057b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3314      	adds	r3, #20
 80057f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f2:	6a3b      	ldr	r3, [r7, #32]
 80057f4:	e853 3f00 	ldrex	r3, [r3]
 80057f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	f023 0301 	bic.w	r3, r3, #1
 8005800:	64bb      	str	r3, [r7, #72]	; 0x48
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	3314      	adds	r3, #20
 8005808:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800580a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800580c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005810:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005812:	e841 2300 	strex	r3, r2, [r1]
 8005816:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1e5      	bne.n	80057ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005822:	2b01      	cmp	r3, #1
 8005824:	d119      	bne.n	800585a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	330c      	adds	r3, #12
 800582c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	60bb      	str	r3, [r7, #8]
   return(result);
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	f023 0310 	bic.w	r3, r3, #16
 800583c:	647b      	str	r3, [r7, #68]	; 0x44
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	330c      	adds	r3, #12
 8005844:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005846:	61ba      	str	r2, [r7, #24]
 8005848:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	6979      	ldr	r1, [r7, #20]
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	613b      	str	r3, [r7, #16]
   return(result);
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e5      	bne.n	8005826 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2220      	movs	r2, #32
 800585e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005868:	bf00      	nop
 800586a:	3754      	adds	r7, #84	; 0x54
 800586c:	46bd      	mov	sp, r7
 800586e:	bc80      	pop	{r7}
 8005870:	4770      	bx	lr

08005872 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f7ff fd06 	bl	800529e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005892:	bf00      	nop
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800589a:	b480      	push	{r7}
 800589c:	b085      	sub	sp, #20
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b21      	cmp	r3, #33	; 0x21
 80058ac:	d13e      	bne.n	800592c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058b6:	d114      	bne.n	80058e2 <UART_Transmit_IT+0x48>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d110      	bne.n	80058e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	881b      	ldrh	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	1c9a      	adds	r2, r3, #2
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	621a      	str	r2, [r3, #32]
 80058e0:	e008      	b.n	80058f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	1c59      	adds	r1, r3, #1
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6211      	str	r1, [r2, #32]
 80058ec:	781a      	ldrb	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4619      	mov	r1, r3
 8005902:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10f      	bne.n	8005928 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005916:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005926:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	e000      	b.n	800592e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800592c:	2302      	movs	r3, #2
  }
}
 800592e:	4618      	mov	r0, r3
 8005930:	3714      	adds	r7, #20
 8005932:	46bd      	mov	sp, r7
 8005934:	bc80      	pop	{r7}
 8005936:	4770      	bx	lr

08005938 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800594e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2220      	movs	r2, #32
 8005954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7ff fc85 	bl	8005268 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b08c      	sub	sp, #48	; 0x30
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b22      	cmp	r3, #34	; 0x22
 800597a:	f040 80ae 	bne.w	8005ada <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005986:	d117      	bne.n	80059b8 <UART_Receive_IT+0x50>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d113      	bne.n	80059b8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005990:	2300      	movs	r3, #0
 8005992:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005998:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b0:	1c9a      	adds	r2, r3, #2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	629a      	str	r2, [r3, #40]	; 0x28
 80059b6:	e026      	b.n	8005a06 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80059be:	2300      	movs	r3, #0
 80059c0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ca:	d007      	beq.n	80059dc <UART_Receive_IT+0x74>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10a      	bne.n	80059ea <UART_Receive_IT+0x82>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	701a      	strb	r2, [r3, #0]
 80059e8:	e008      	b.n	80059fc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059fa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a00:	1c5a      	adds	r2, r3, #1
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	3b01      	subs	r3, #1
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	4619      	mov	r1, r3
 8005a14:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d15d      	bne.n	8005ad6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68da      	ldr	r2, [r3, #12]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 0220 	bic.w	r2, r2, #32
 8005a28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68da      	ldr	r2, [r3, #12]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a38:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695a      	ldr	r2, [r3, #20]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d135      	bne.n	8005acc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	613b      	str	r3, [r7, #16]
   return(result);
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	f023 0310 	bic.w	r3, r3, #16
 8005a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	330c      	adds	r3, #12
 8005a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a86:	623a      	str	r2, [r7, #32]
 8005a88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8a:	69f9      	ldr	r1, [r7, #28]
 8005a8c:	6a3a      	ldr	r2, [r7, #32]
 8005a8e:	e841 2300 	strex	r3, r2, [r1]
 8005a92:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1e5      	bne.n	8005a66 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b10      	cmp	r3, #16
 8005aa6:	d10a      	bne.n	8005abe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	60fb      	str	r3, [r7, #12]
 8005abc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff fbf3 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
 8005aca:	e002      	b.n	8005ad2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fc fa41 	bl	8001f54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	e002      	b.n	8005adc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	e000      	b.n	8005adc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005ada:	2302      	movs	r3, #2
  }
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3730      	adds	r7, #48	; 0x30
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68da      	ldr	r2, [r3, #12]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	430a      	orrs	r2, r1
 8005b00:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	695b      	ldr	r3, [r3, #20]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b1e:	f023 030c 	bic.w	r3, r3, #12
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	6812      	ldr	r2, [r2, #0]
 8005b26:	68b9      	ldr	r1, [r7, #8]
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	699a      	ldr	r2, [r3, #24]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a2c      	ldr	r2, [pc, #176]	; (8005bf8 <UART_SetConfig+0x114>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d103      	bne.n	8005b54 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b4c:	f7fd ff78 	bl	8003a40 <HAL_RCC_GetPCLK2Freq>
 8005b50:	60f8      	str	r0, [r7, #12]
 8005b52:	e002      	b.n	8005b5a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b54:	f7fd ff60 	bl	8003a18 <HAL_RCC_GetPCLK1Freq>
 8005b58:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	009a      	lsls	r2, r3, #2
 8005b64:	441a      	add	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b70:	4a22      	ldr	r2, [pc, #136]	; (8005bfc <UART_SetConfig+0x118>)
 8005b72:	fba2 2303 	umull	r2, r3, r2, r3
 8005b76:	095b      	lsrs	r3, r3, #5
 8005b78:	0119      	lsls	r1, r3, #4
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	009a      	lsls	r2, r3, #2
 8005b84:	441a      	add	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b90:	4b1a      	ldr	r3, [pc, #104]	; (8005bfc <UART_SetConfig+0x118>)
 8005b92:	fba3 0302 	umull	r0, r3, r3, r2
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	2064      	movs	r0, #100	; 0x64
 8005b9a:	fb00 f303 	mul.w	r3, r0, r3
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	011b      	lsls	r3, r3, #4
 8005ba2:	3332      	adds	r3, #50	; 0x32
 8005ba4:	4a15      	ldr	r2, [pc, #84]	; (8005bfc <UART_SetConfig+0x118>)
 8005ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8005baa:	095b      	lsrs	r3, r3, #5
 8005bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bb0:	4419      	add	r1, r3
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	4413      	add	r3, r2
 8005bba:	009a      	lsls	r2, r3, #2
 8005bbc:	441a      	add	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bc8:	4b0c      	ldr	r3, [pc, #48]	; (8005bfc <UART_SetConfig+0x118>)
 8005bca:	fba3 0302 	umull	r0, r3, r3, r2
 8005bce:	095b      	lsrs	r3, r3, #5
 8005bd0:	2064      	movs	r0, #100	; 0x64
 8005bd2:	fb00 f303 	mul.w	r3, r0, r3
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	3332      	adds	r3, #50	; 0x32
 8005bdc:	4a07      	ldr	r2, [pc, #28]	; (8005bfc <UART_SetConfig+0x118>)
 8005bde:	fba2 2303 	umull	r2, r3, r2, r3
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	f003 020f 	and.w	r2, r3, #15
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	440a      	add	r2, r1
 8005bee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005bf0:	bf00      	nop
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40013800 	.word	0x40013800
 8005bfc:	51eb851f 	.word	0x51eb851f

08005c00 <__cvt>:
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c06:	461f      	mov	r7, r3
 8005c08:	bfbb      	ittet	lt
 8005c0a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005c0e:	461f      	movlt	r7, r3
 8005c10:	2300      	movge	r3, #0
 8005c12:	232d      	movlt	r3, #45	; 0x2d
 8005c14:	b088      	sub	sp, #32
 8005c16:	4614      	mov	r4, r2
 8005c18:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c1a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005c1c:	7013      	strb	r3, [r2, #0]
 8005c1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c20:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005c24:	f023 0820 	bic.w	r8, r3, #32
 8005c28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c2c:	d005      	beq.n	8005c3a <__cvt+0x3a>
 8005c2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c32:	d100      	bne.n	8005c36 <__cvt+0x36>
 8005c34:	3501      	adds	r5, #1
 8005c36:	2302      	movs	r3, #2
 8005c38:	e000      	b.n	8005c3c <__cvt+0x3c>
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	aa07      	add	r2, sp, #28
 8005c3e:	9204      	str	r2, [sp, #16]
 8005c40:	aa06      	add	r2, sp, #24
 8005c42:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c46:	e9cd 3500 	strd	r3, r5, [sp]
 8005c4a:	4622      	mov	r2, r4
 8005c4c:	463b      	mov	r3, r7
 8005c4e:	f001 f887 	bl	8006d60 <_dtoa_r>
 8005c52:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c56:	4606      	mov	r6, r0
 8005c58:	d102      	bne.n	8005c60 <__cvt+0x60>
 8005c5a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c5c:	07db      	lsls	r3, r3, #31
 8005c5e:	d522      	bpl.n	8005ca6 <__cvt+0xa6>
 8005c60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c64:	eb06 0905 	add.w	r9, r6, r5
 8005c68:	d110      	bne.n	8005c8c <__cvt+0x8c>
 8005c6a:	7833      	ldrb	r3, [r6, #0]
 8005c6c:	2b30      	cmp	r3, #48	; 0x30
 8005c6e:	d10a      	bne.n	8005c86 <__cvt+0x86>
 8005c70:	2200      	movs	r2, #0
 8005c72:	2300      	movs	r3, #0
 8005c74:	4620      	mov	r0, r4
 8005c76:	4639      	mov	r1, r7
 8005c78:	f7fa fe96 	bl	80009a8 <__aeabi_dcmpeq>
 8005c7c:	b918      	cbnz	r0, 8005c86 <__cvt+0x86>
 8005c7e:	f1c5 0501 	rsb	r5, r5, #1
 8005c82:	f8ca 5000 	str.w	r5, [sl]
 8005c86:	f8da 3000 	ldr.w	r3, [sl]
 8005c8a:	4499      	add	r9, r3
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	2300      	movs	r3, #0
 8005c90:	4620      	mov	r0, r4
 8005c92:	4639      	mov	r1, r7
 8005c94:	f7fa fe88 	bl	80009a8 <__aeabi_dcmpeq>
 8005c98:	b108      	cbz	r0, 8005c9e <__cvt+0x9e>
 8005c9a:	f8cd 901c 	str.w	r9, [sp, #28]
 8005c9e:	2230      	movs	r2, #48	; 0x30
 8005ca0:	9b07      	ldr	r3, [sp, #28]
 8005ca2:	454b      	cmp	r3, r9
 8005ca4:	d307      	bcc.n	8005cb6 <__cvt+0xb6>
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	9b07      	ldr	r3, [sp, #28]
 8005caa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005cac:	1b9b      	subs	r3, r3, r6
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	b008      	add	sp, #32
 8005cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb6:	1c59      	adds	r1, r3, #1
 8005cb8:	9107      	str	r1, [sp, #28]
 8005cba:	701a      	strb	r2, [r3, #0]
 8005cbc:	e7f0      	b.n	8005ca0 <__cvt+0xa0>

08005cbe <__exponent>:
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cc2:	2900      	cmp	r1, #0
 8005cc4:	f803 2b02 	strb.w	r2, [r3], #2
 8005cc8:	bfb6      	itet	lt
 8005cca:	222d      	movlt	r2, #45	; 0x2d
 8005ccc:	222b      	movge	r2, #43	; 0x2b
 8005cce:	4249      	neglt	r1, r1
 8005cd0:	2909      	cmp	r1, #9
 8005cd2:	7042      	strb	r2, [r0, #1]
 8005cd4:	dd2a      	ble.n	8005d2c <__exponent+0x6e>
 8005cd6:	f10d 0207 	add.w	r2, sp, #7
 8005cda:	4617      	mov	r7, r2
 8005cdc:	260a      	movs	r6, #10
 8005cde:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ce2:	4694      	mov	ip, r2
 8005ce4:	fb06 1415 	mls	r4, r6, r5, r1
 8005ce8:	3430      	adds	r4, #48	; 0x30
 8005cea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005cee:	460c      	mov	r4, r1
 8005cf0:	2c63      	cmp	r4, #99	; 0x63
 8005cf2:	4629      	mov	r1, r5
 8005cf4:	f102 32ff 	add.w	r2, r2, #4294967295
 8005cf8:	dcf1      	bgt.n	8005cde <__exponent+0x20>
 8005cfa:	3130      	adds	r1, #48	; 0x30
 8005cfc:	f1ac 0402 	sub.w	r4, ip, #2
 8005d00:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005d04:	4622      	mov	r2, r4
 8005d06:	1c41      	adds	r1, r0, #1
 8005d08:	42ba      	cmp	r2, r7
 8005d0a:	d30a      	bcc.n	8005d22 <__exponent+0x64>
 8005d0c:	f10d 0209 	add.w	r2, sp, #9
 8005d10:	eba2 020c 	sub.w	r2, r2, ip
 8005d14:	42bc      	cmp	r4, r7
 8005d16:	bf88      	it	hi
 8005d18:	2200      	movhi	r2, #0
 8005d1a:	4413      	add	r3, r2
 8005d1c:	1a18      	subs	r0, r3, r0
 8005d1e:	b003      	add	sp, #12
 8005d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d22:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005d26:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005d2a:	e7ed      	b.n	8005d08 <__exponent+0x4a>
 8005d2c:	2330      	movs	r3, #48	; 0x30
 8005d2e:	3130      	adds	r1, #48	; 0x30
 8005d30:	7083      	strb	r3, [r0, #2]
 8005d32:	70c1      	strb	r1, [r0, #3]
 8005d34:	1d03      	adds	r3, r0, #4
 8005d36:	e7f1      	b.n	8005d1c <__exponent+0x5e>

08005d38 <_printf_float>:
 8005d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3c:	b091      	sub	sp, #68	; 0x44
 8005d3e:	460c      	mov	r4, r1
 8005d40:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d44:	4616      	mov	r6, r2
 8005d46:	461f      	mov	r7, r3
 8005d48:	4605      	mov	r5, r0
 8005d4a:	f000 fef3 	bl	8006b34 <_localeconv_r>
 8005d4e:	6803      	ldr	r3, [r0, #0]
 8005d50:	4618      	mov	r0, r3
 8005d52:	9309      	str	r3, [sp, #36]	; 0x24
 8005d54:	f7fa f9fc 	bl	8000150 <strlen>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	930e      	str	r3, [sp, #56]	; 0x38
 8005d5c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d60:	900a      	str	r0, [sp, #40]	; 0x28
 8005d62:	3307      	adds	r3, #7
 8005d64:	f023 0307 	bic.w	r3, r3, #7
 8005d68:	f103 0208 	add.w	r2, r3, #8
 8005d6c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d70:	f8d4 b000 	ldr.w	fp, [r4]
 8005d74:	f8c8 2000 	str.w	r2, [r8]
 8005d78:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005d7c:	4652      	mov	r2, sl
 8005d7e:	4643      	mov	r3, r8
 8005d80:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005d84:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005d88:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8e:	4650      	mov	r0, sl
 8005d90:	4b9c      	ldr	r3, [pc, #624]	; (8006004 <_printf_float+0x2cc>)
 8005d92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d94:	f7fa fe3a 	bl	8000a0c <__aeabi_dcmpun>
 8005d98:	bb70      	cbnz	r0, 8005df8 <_printf_float+0xc0>
 8005d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9e:	4650      	mov	r0, sl
 8005da0:	4b98      	ldr	r3, [pc, #608]	; (8006004 <_printf_float+0x2cc>)
 8005da2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005da4:	f7fa fe14 	bl	80009d0 <__aeabi_dcmple>
 8005da8:	bb30      	cbnz	r0, 8005df8 <_printf_float+0xc0>
 8005daa:	2200      	movs	r2, #0
 8005dac:	2300      	movs	r3, #0
 8005dae:	4650      	mov	r0, sl
 8005db0:	4641      	mov	r1, r8
 8005db2:	f7fa fe03 	bl	80009bc <__aeabi_dcmplt>
 8005db6:	b110      	cbz	r0, 8005dbe <_printf_float+0x86>
 8005db8:	232d      	movs	r3, #45	; 0x2d
 8005dba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dbe:	4a92      	ldr	r2, [pc, #584]	; (8006008 <_printf_float+0x2d0>)
 8005dc0:	4b92      	ldr	r3, [pc, #584]	; (800600c <_printf_float+0x2d4>)
 8005dc2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005dc6:	bf94      	ite	ls
 8005dc8:	4690      	movls	r8, r2
 8005dca:	4698      	movhi	r8, r3
 8005dcc:	2303      	movs	r3, #3
 8005dce:	f04f 0a00 	mov.w	sl, #0
 8005dd2:	6123      	str	r3, [r4, #16]
 8005dd4:	f02b 0304 	bic.w	r3, fp, #4
 8005dd8:	6023      	str	r3, [r4, #0]
 8005dda:	4633      	mov	r3, r6
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4628      	mov	r0, r5
 8005de0:	9700      	str	r7, [sp, #0]
 8005de2:	aa0f      	add	r2, sp, #60	; 0x3c
 8005de4:	f000 f9d6 	bl	8006194 <_printf_common>
 8005de8:	3001      	adds	r0, #1
 8005dea:	f040 8090 	bne.w	8005f0e <_printf_float+0x1d6>
 8005dee:	f04f 30ff 	mov.w	r0, #4294967295
 8005df2:	b011      	add	sp, #68	; 0x44
 8005df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df8:	4652      	mov	r2, sl
 8005dfa:	4643      	mov	r3, r8
 8005dfc:	4650      	mov	r0, sl
 8005dfe:	4641      	mov	r1, r8
 8005e00:	f7fa fe04 	bl	8000a0c <__aeabi_dcmpun>
 8005e04:	b148      	cbz	r0, 8005e1a <_printf_float+0xe2>
 8005e06:	f1b8 0f00 	cmp.w	r8, #0
 8005e0a:	bfb8      	it	lt
 8005e0c:	232d      	movlt	r3, #45	; 0x2d
 8005e0e:	4a80      	ldr	r2, [pc, #512]	; (8006010 <_printf_float+0x2d8>)
 8005e10:	bfb8      	it	lt
 8005e12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e16:	4b7f      	ldr	r3, [pc, #508]	; (8006014 <_printf_float+0x2dc>)
 8005e18:	e7d3      	b.n	8005dc2 <_printf_float+0x8a>
 8005e1a:	6863      	ldr	r3, [r4, #4]
 8005e1c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	d142      	bne.n	8005eaa <_printf_float+0x172>
 8005e24:	2306      	movs	r3, #6
 8005e26:	6063      	str	r3, [r4, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	9206      	str	r2, [sp, #24]
 8005e2c:	aa0e      	add	r2, sp, #56	; 0x38
 8005e2e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e32:	aa0d      	add	r2, sp, #52	; 0x34
 8005e34:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e38:	9203      	str	r2, [sp, #12]
 8005e3a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e3e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e42:	6023      	str	r3, [r4, #0]
 8005e44:	6863      	ldr	r3, [r4, #4]
 8005e46:	4652      	mov	r2, sl
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	4643      	mov	r3, r8
 8005e4e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005e50:	f7ff fed6 	bl	8005c00 <__cvt>
 8005e54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e56:	4680      	mov	r8, r0
 8005e58:	2947      	cmp	r1, #71	; 0x47
 8005e5a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e5c:	d108      	bne.n	8005e70 <_printf_float+0x138>
 8005e5e:	1cc8      	adds	r0, r1, #3
 8005e60:	db02      	blt.n	8005e68 <_printf_float+0x130>
 8005e62:	6863      	ldr	r3, [r4, #4]
 8005e64:	4299      	cmp	r1, r3
 8005e66:	dd40      	ble.n	8005eea <_printf_float+0x1b2>
 8005e68:	f1a9 0902 	sub.w	r9, r9, #2
 8005e6c:	fa5f f989 	uxtb.w	r9, r9
 8005e70:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005e74:	d81f      	bhi.n	8005eb6 <_printf_float+0x17e>
 8005e76:	464a      	mov	r2, r9
 8005e78:	3901      	subs	r1, #1
 8005e7a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e7e:	910d      	str	r1, [sp, #52]	; 0x34
 8005e80:	f7ff ff1d 	bl	8005cbe <__exponent>
 8005e84:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e86:	4682      	mov	sl, r0
 8005e88:	1813      	adds	r3, r2, r0
 8005e8a:	2a01      	cmp	r2, #1
 8005e8c:	6123      	str	r3, [r4, #16]
 8005e8e:	dc02      	bgt.n	8005e96 <_printf_float+0x15e>
 8005e90:	6822      	ldr	r2, [r4, #0]
 8005e92:	07d2      	lsls	r2, r2, #31
 8005e94:	d501      	bpl.n	8005e9a <_printf_float+0x162>
 8005e96:	3301      	adds	r3, #1
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d09b      	beq.n	8005dda <_printf_float+0xa2>
 8005ea2:	232d      	movs	r3, #45	; 0x2d
 8005ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea8:	e797      	b.n	8005dda <_printf_float+0xa2>
 8005eaa:	2947      	cmp	r1, #71	; 0x47
 8005eac:	d1bc      	bne.n	8005e28 <_printf_float+0xf0>
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1ba      	bne.n	8005e28 <_printf_float+0xf0>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e7b7      	b.n	8005e26 <_printf_float+0xee>
 8005eb6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005eba:	d118      	bne.n	8005eee <_printf_float+0x1b6>
 8005ebc:	2900      	cmp	r1, #0
 8005ebe:	6863      	ldr	r3, [r4, #4]
 8005ec0:	dd0b      	ble.n	8005eda <_printf_float+0x1a2>
 8005ec2:	6121      	str	r1, [r4, #16]
 8005ec4:	b913      	cbnz	r3, 8005ecc <_printf_float+0x194>
 8005ec6:	6822      	ldr	r2, [r4, #0]
 8005ec8:	07d0      	lsls	r0, r2, #31
 8005eca:	d502      	bpl.n	8005ed2 <_printf_float+0x19a>
 8005ecc:	3301      	adds	r3, #1
 8005ece:	440b      	add	r3, r1
 8005ed0:	6123      	str	r3, [r4, #16]
 8005ed2:	f04f 0a00 	mov.w	sl, #0
 8005ed6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ed8:	e7df      	b.n	8005e9a <_printf_float+0x162>
 8005eda:	b913      	cbnz	r3, 8005ee2 <_printf_float+0x1aa>
 8005edc:	6822      	ldr	r2, [r4, #0]
 8005ede:	07d2      	lsls	r2, r2, #31
 8005ee0:	d501      	bpl.n	8005ee6 <_printf_float+0x1ae>
 8005ee2:	3302      	adds	r3, #2
 8005ee4:	e7f4      	b.n	8005ed0 <_printf_float+0x198>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e7f2      	b.n	8005ed0 <_printf_float+0x198>
 8005eea:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005eee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ef0:	4299      	cmp	r1, r3
 8005ef2:	db05      	blt.n	8005f00 <_printf_float+0x1c8>
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	6121      	str	r1, [r4, #16]
 8005ef8:	07d8      	lsls	r0, r3, #31
 8005efa:	d5ea      	bpl.n	8005ed2 <_printf_float+0x19a>
 8005efc:	1c4b      	adds	r3, r1, #1
 8005efe:	e7e7      	b.n	8005ed0 <_printf_float+0x198>
 8005f00:	2900      	cmp	r1, #0
 8005f02:	bfcc      	ite	gt
 8005f04:	2201      	movgt	r2, #1
 8005f06:	f1c1 0202 	rsble	r2, r1, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	e7e0      	b.n	8005ed0 <_printf_float+0x198>
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	055a      	lsls	r2, r3, #21
 8005f12:	d407      	bmi.n	8005f24 <_printf_float+0x1ec>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	4642      	mov	r2, r8
 8005f18:	4631      	mov	r1, r6
 8005f1a:	4628      	mov	r0, r5
 8005f1c:	47b8      	blx	r7
 8005f1e:	3001      	adds	r0, #1
 8005f20:	d12b      	bne.n	8005f7a <_printf_float+0x242>
 8005f22:	e764      	b.n	8005dee <_printf_float+0xb6>
 8005f24:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005f28:	f240 80dd 	bls.w	80060e6 <_printf_float+0x3ae>
 8005f2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f30:	2200      	movs	r2, #0
 8005f32:	2300      	movs	r3, #0
 8005f34:	f7fa fd38 	bl	80009a8 <__aeabi_dcmpeq>
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	d033      	beq.n	8005fa4 <_printf_float+0x26c>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	4a35      	ldr	r2, [pc, #212]	; (8006018 <_printf_float+0x2e0>)
 8005f44:	47b8      	blx	r7
 8005f46:	3001      	adds	r0, #1
 8005f48:	f43f af51 	beq.w	8005dee <_printf_float+0xb6>
 8005f4c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f50:	429a      	cmp	r2, r3
 8005f52:	db02      	blt.n	8005f5a <_printf_float+0x222>
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	07d8      	lsls	r0, r3, #31
 8005f58:	d50f      	bpl.n	8005f7a <_printf_float+0x242>
 8005f5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4628      	mov	r0, r5
 8005f62:	47b8      	blx	r7
 8005f64:	3001      	adds	r0, #1
 8005f66:	f43f af42 	beq.w	8005dee <_printf_float+0xb6>
 8005f6a:	f04f 0800 	mov.w	r8, #0
 8005f6e:	f104 091a 	add.w	r9, r4, #26
 8005f72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f74:	3b01      	subs	r3, #1
 8005f76:	4543      	cmp	r3, r8
 8005f78:	dc09      	bgt.n	8005f8e <_printf_float+0x256>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	079b      	lsls	r3, r3, #30
 8005f7e:	f100 8104 	bmi.w	800618a <_printf_float+0x452>
 8005f82:	68e0      	ldr	r0, [r4, #12]
 8005f84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f86:	4298      	cmp	r0, r3
 8005f88:	bfb8      	it	lt
 8005f8a:	4618      	movlt	r0, r3
 8005f8c:	e731      	b.n	8005df2 <_printf_float+0xba>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	464a      	mov	r2, r9
 8005f92:	4631      	mov	r1, r6
 8005f94:	4628      	mov	r0, r5
 8005f96:	47b8      	blx	r7
 8005f98:	3001      	adds	r0, #1
 8005f9a:	f43f af28 	beq.w	8005dee <_printf_float+0xb6>
 8005f9e:	f108 0801 	add.w	r8, r8, #1
 8005fa2:	e7e6      	b.n	8005f72 <_printf_float+0x23a>
 8005fa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	dc38      	bgt.n	800601c <_printf_float+0x2e4>
 8005faa:	2301      	movs	r3, #1
 8005fac:	4631      	mov	r1, r6
 8005fae:	4628      	mov	r0, r5
 8005fb0:	4a19      	ldr	r2, [pc, #100]	; (8006018 <_printf_float+0x2e0>)
 8005fb2:	47b8      	blx	r7
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	f43f af1a 	beq.w	8005dee <_printf_float+0xb6>
 8005fba:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	d102      	bne.n	8005fc8 <_printf_float+0x290>
 8005fc2:	6823      	ldr	r3, [r4, #0]
 8005fc4:	07d9      	lsls	r1, r3, #31
 8005fc6:	d5d8      	bpl.n	8005f7a <_printf_float+0x242>
 8005fc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fcc:	4631      	mov	r1, r6
 8005fce:	4628      	mov	r0, r5
 8005fd0:	47b8      	blx	r7
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	f43f af0b 	beq.w	8005dee <_printf_float+0xb6>
 8005fd8:	f04f 0900 	mov.w	r9, #0
 8005fdc:	f104 0a1a 	add.w	sl, r4, #26
 8005fe0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fe2:	425b      	negs	r3, r3
 8005fe4:	454b      	cmp	r3, r9
 8005fe6:	dc01      	bgt.n	8005fec <_printf_float+0x2b4>
 8005fe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fea:	e794      	b.n	8005f16 <_printf_float+0x1de>
 8005fec:	2301      	movs	r3, #1
 8005fee:	4652      	mov	r2, sl
 8005ff0:	4631      	mov	r1, r6
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	47b8      	blx	r7
 8005ff6:	3001      	adds	r0, #1
 8005ff8:	f43f aef9 	beq.w	8005dee <_printf_float+0xb6>
 8005ffc:	f109 0901 	add.w	r9, r9, #1
 8006000:	e7ee      	b.n	8005fe0 <_printf_float+0x2a8>
 8006002:	bf00      	nop
 8006004:	7fefffff 	.word	0x7fefffff
 8006008:	0800a3e2 	.word	0x0800a3e2
 800600c:	0800a3e6 	.word	0x0800a3e6
 8006010:	0800a3ea 	.word	0x0800a3ea
 8006014:	0800a3ee 	.word	0x0800a3ee
 8006018:	0800a3f2 	.word	0x0800a3f2
 800601c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800601e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006020:	429a      	cmp	r2, r3
 8006022:	bfa8      	it	ge
 8006024:	461a      	movge	r2, r3
 8006026:	2a00      	cmp	r2, #0
 8006028:	4691      	mov	r9, r2
 800602a:	dc37      	bgt.n	800609c <_printf_float+0x364>
 800602c:	f04f 0b00 	mov.w	fp, #0
 8006030:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006034:	f104 021a 	add.w	r2, r4, #26
 8006038:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800603c:	ebaa 0309 	sub.w	r3, sl, r9
 8006040:	455b      	cmp	r3, fp
 8006042:	dc33      	bgt.n	80060ac <_printf_float+0x374>
 8006044:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006048:	429a      	cmp	r2, r3
 800604a:	db3b      	blt.n	80060c4 <_printf_float+0x38c>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	07da      	lsls	r2, r3, #31
 8006050:	d438      	bmi.n	80060c4 <_printf_float+0x38c>
 8006052:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006056:	eba2 0903 	sub.w	r9, r2, r3
 800605a:	eba2 020a 	sub.w	r2, r2, sl
 800605e:	4591      	cmp	r9, r2
 8006060:	bfa8      	it	ge
 8006062:	4691      	movge	r9, r2
 8006064:	f1b9 0f00 	cmp.w	r9, #0
 8006068:	dc34      	bgt.n	80060d4 <_printf_float+0x39c>
 800606a:	f04f 0800 	mov.w	r8, #0
 800606e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006072:	f104 0a1a 	add.w	sl, r4, #26
 8006076:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800607a:	1a9b      	subs	r3, r3, r2
 800607c:	eba3 0309 	sub.w	r3, r3, r9
 8006080:	4543      	cmp	r3, r8
 8006082:	f77f af7a 	ble.w	8005f7a <_printf_float+0x242>
 8006086:	2301      	movs	r3, #1
 8006088:	4652      	mov	r2, sl
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	f43f aeac 	beq.w	8005dee <_printf_float+0xb6>
 8006096:	f108 0801 	add.w	r8, r8, #1
 800609a:	e7ec      	b.n	8006076 <_printf_float+0x33e>
 800609c:	4613      	mov	r3, r2
 800609e:	4631      	mov	r1, r6
 80060a0:	4642      	mov	r2, r8
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b8      	blx	r7
 80060a6:	3001      	adds	r0, #1
 80060a8:	d1c0      	bne.n	800602c <_printf_float+0x2f4>
 80060aa:	e6a0      	b.n	8005dee <_printf_float+0xb6>
 80060ac:	2301      	movs	r3, #1
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80060b4:	47b8      	blx	r7
 80060b6:	3001      	adds	r0, #1
 80060b8:	f43f ae99 	beq.w	8005dee <_printf_float+0xb6>
 80060bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060be:	f10b 0b01 	add.w	fp, fp, #1
 80060c2:	e7b9      	b.n	8006038 <_printf_float+0x300>
 80060c4:	4631      	mov	r1, r6
 80060c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b8      	blx	r7
 80060ce:	3001      	adds	r0, #1
 80060d0:	d1bf      	bne.n	8006052 <_printf_float+0x31a>
 80060d2:	e68c      	b.n	8005dee <_printf_float+0xb6>
 80060d4:	464b      	mov	r3, r9
 80060d6:	4631      	mov	r1, r6
 80060d8:	4628      	mov	r0, r5
 80060da:	eb08 020a 	add.w	r2, r8, sl
 80060de:	47b8      	blx	r7
 80060e0:	3001      	adds	r0, #1
 80060e2:	d1c2      	bne.n	800606a <_printf_float+0x332>
 80060e4:	e683      	b.n	8005dee <_printf_float+0xb6>
 80060e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060e8:	2a01      	cmp	r2, #1
 80060ea:	dc01      	bgt.n	80060f0 <_printf_float+0x3b8>
 80060ec:	07db      	lsls	r3, r3, #31
 80060ee:	d539      	bpl.n	8006164 <_printf_float+0x42c>
 80060f0:	2301      	movs	r3, #1
 80060f2:	4642      	mov	r2, r8
 80060f4:	4631      	mov	r1, r6
 80060f6:	4628      	mov	r0, r5
 80060f8:	47b8      	blx	r7
 80060fa:	3001      	adds	r0, #1
 80060fc:	f43f ae77 	beq.w	8005dee <_printf_float+0xb6>
 8006100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006104:	4631      	mov	r1, r6
 8006106:	4628      	mov	r0, r5
 8006108:	47b8      	blx	r7
 800610a:	3001      	adds	r0, #1
 800610c:	f43f ae6f 	beq.w	8005dee <_printf_float+0xb6>
 8006110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006114:	2200      	movs	r2, #0
 8006116:	2300      	movs	r3, #0
 8006118:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800611c:	f7fa fc44 	bl	80009a8 <__aeabi_dcmpeq>
 8006120:	b9d8      	cbnz	r0, 800615a <_printf_float+0x422>
 8006122:	f109 33ff 	add.w	r3, r9, #4294967295
 8006126:	f108 0201 	add.w	r2, r8, #1
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	47b8      	blx	r7
 8006130:	3001      	adds	r0, #1
 8006132:	d10e      	bne.n	8006152 <_printf_float+0x41a>
 8006134:	e65b      	b.n	8005dee <_printf_float+0xb6>
 8006136:	2301      	movs	r3, #1
 8006138:	464a      	mov	r2, r9
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f ae54 	beq.w	8005dee <_printf_float+0xb6>
 8006146:	f108 0801 	add.w	r8, r8, #1
 800614a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800614c:	3b01      	subs	r3, #1
 800614e:	4543      	cmp	r3, r8
 8006150:	dcf1      	bgt.n	8006136 <_printf_float+0x3fe>
 8006152:	4653      	mov	r3, sl
 8006154:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006158:	e6de      	b.n	8005f18 <_printf_float+0x1e0>
 800615a:	f04f 0800 	mov.w	r8, #0
 800615e:	f104 091a 	add.w	r9, r4, #26
 8006162:	e7f2      	b.n	800614a <_printf_float+0x412>
 8006164:	2301      	movs	r3, #1
 8006166:	4642      	mov	r2, r8
 8006168:	e7df      	b.n	800612a <_printf_float+0x3f2>
 800616a:	2301      	movs	r3, #1
 800616c:	464a      	mov	r2, r9
 800616e:	4631      	mov	r1, r6
 8006170:	4628      	mov	r0, r5
 8006172:	47b8      	blx	r7
 8006174:	3001      	adds	r0, #1
 8006176:	f43f ae3a 	beq.w	8005dee <_printf_float+0xb6>
 800617a:	f108 0801 	add.w	r8, r8, #1
 800617e:	68e3      	ldr	r3, [r4, #12]
 8006180:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006182:	1a5b      	subs	r3, r3, r1
 8006184:	4543      	cmp	r3, r8
 8006186:	dcf0      	bgt.n	800616a <_printf_float+0x432>
 8006188:	e6fb      	b.n	8005f82 <_printf_float+0x24a>
 800618a:	f04f 0800 	mov.w	r8, #0
 800618e:	f104 0919 	add.w	r9, r4, #25
 8006192:	e7f4      	b.n	800617e <_printf_float+0x446>

08006194 <_printf_common>:
 8006194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006198:	4616      	mov	r6, r2
 800619a:	4699      	mov	r9, r3
 800619c:	688a      	ldr	r2, [r1, #8]
 800619e:	690b      	ldr	r3, [r1, #16]
 80061a0:	4607      	mov	r7, r0
 80061a2:	4293      	cmp	r3, r2
 80061a4:	bfb8      	it	lt
 80061a6:	4613      	movlt	r3, r2
 80061a8:	6033      	str	r3, [r6, #0]
 80061aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061ae:	460c      	mov	r4, r1
 80061b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061b4:	b10a      	cbz	r2, 80061ba <_printf_common+0x26>
 80061b6:	3301      	adds	r3, #1
 80061b8:	6033      	str	r3, [r6, #0]
 80061ba:	6823      	ldr	r3, [r4, #0]
 80061bc:	0699      	lsls	r1, r3, #26
 80061be:	bf42      	ittt	mi
 80061c0:	6833      	ldrmi	r3, [r6, #0]
 80061c2:	3302      	addmi	r3, #2
 80061c4:	6033      	strmi	r3, [r6, #0]
 80061c6:	6825      	ldr	r5, [r4, #0]
 80061c8:	f015 0506 	ands.w	r5, r5, #6
 80061cc:	d106      	bne.n	80061dc <_printf_common+0x48>
 80061ce:	f104 0a19 	add.w	sl, r4, #25
 80061d2:	68e3      	ldr	r3, [r4, #12]
 80061d4:	6832      	ldr	r2, [r6, #0]
 80061d6:	1a9b      	subs	r3, r3, r2
 80061d8:	42ab      	cmp	r3, r5
 80061da:	dc2b      	bgt.n	8006234 <_printf_common+0xa0>
 80061dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061e0:	1e13      	subs	r3, r2, #0
 80061e2:	6822      	ldr	r2, [r4, #0]
 80061e4:	bf18      	it	ne
 80061e6:	2301      	movne	r3, #1
 80061e8:	0692      	lsls	r2, r2, #26
 80061ea:	d430      	bmi.n	800624e <_printf_common+0xba>
 80061ec:	4649      	mov	r1, r9
 80061ee:	4638      	mov	r0, r7
 80061f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061f4:	47c0      	blx	r8
 80061f6:	3001      	adds	r0, #1
 80061f8:	d023      	beq.n	8006242 <_printf_common+0xae>
 80061fa:	6823      	ldr	r3, [r4, #0]
 80061fc:	6922      	ldr	r2, [r4, #16]
 80061fe:	f003 0306 	and.w	r3, r3, #6
 8006202:	2b04      	cmp	r3, #4
 8006204:	bf14      	ite	ne
 8006206:	2500      	movne	r5, #0
 8006208:	6833      	ldreq	r3, [r6, #0]
 800620a:	f04f 0600 	mov.w	r6, #0
 800620e:	bf08      	it	eq
 8006210:	68e5      	ldreq	r5, [r4, #12]
 8006212:	f104 041a 	add.w	r4, r4, #26
 8006216:	bf08      	it	eq
 8006218:	1aed      	subeq	r5, r5, r3
 800621a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800621e:	bf08      	it	eq
 8006220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006224:	4293      	cmp	r3, r2
 8006226:	bfc4      	itt	gt
 8006228:	1a9b      	subgt	r3, r3, r2
 800622a:	18ed      	addgt	r5, r5, r3
 800622c:	42b5      	cmp	r5, r6
 800622e:	d11a      	bne.n	8006266 <_printf_common+0xd2>
 8006230:	2000      	movs	r0, #0
 8006232:	e008      	b.n	8006246 <_printf_common+0xb2>
 8006234:	2301      	movs	r3, #1
 8006236:	4652      	mov	r2, sl
 8006238:	4649      	mov	r1, r9
 800623a:	4638      	mov	r0, r7
 800623c:	47c0      	blx	r8
 800623e:	3001      	adds	r0, #1
 8006240:	d103      	bne.n	800624a <_printf_common+0xb6>
 8006242:	f04f 30ff 	mov.w	r0, #4294967295
 8006246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624a:	3501      	adds	r5, #1
 800624c:	e7c1      	b.n	80061d2 <_printf_common+0x3e>
 800624e:	2030      	movs	r0, #48	; 0x30
 8006250:	18e1      	adds	r1, r4, r3
 8006252:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800625c:	4422      	add	r2, r4
 800625e:	3302      	adds	r3, #2
 8006260:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006264:	e7c2      	b.n	80061ec <_printf_common+0x58>
 8006266:	2301      	movs	r3, #1
 8006268:	4622      	mov	r2, r4
 800626a:	4649      	mov	r1, r9
 800626c:	4638      	mov	r0, r7
 800626e:	47c0      	blx	r8
 8006270:	3001      	adds	r0, #1
 8006272:	d0e6      	beq.n	8006242 <_printf_common+0xae>
 8006274:	3601      	adds	r6, #1
 8006276:	e7d9      	b.n	800622c <_printf_common+0x98>

08006278 <_printf_i>:
 8006278:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800627c:	7e0f      	ldrb	r7, [r1, #24]
 800627e:	4691      	mov	r9, r2
 8006280:	2f78      	cmp	r7, #120	; 0x78
 8006282:	4680      	mov	r8, r0
 8006284:	460c      	mov	r4, r1
 8006286:	469a      	mov	sl, r3
 8006288:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800628a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800628e:	d807      	bhi.n	80062a0 <_printf_i+0x28>
 8006290:	2f62      	cmp	r7, #98	; 0x62
 8006292:	d80a      	bhi.n	80062aa <_printf_i+0x32>
 8006294:	2f00      	cmp	r7, #0
 8006296:	f000 80d5 	beq.w	8006444 <_printf_i+0x1cc>
 800629a:	2f58      	cmp	r7, #88	; 0x58
 800629c:	f000 80c1 	beq.w	8006422 <_printf_i+0x1aa>
 80062a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062a8:	e03a      	b.n	8006320 <_printf_i+0xa8>
 80062aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062ae:	2b15      	cmp	r3, #21
 80062b0:	d8f6      	bhi.n	80062a0 <_printf_i+0x28>
 80062b2:	a101      	add	r1, pc, #4	; (adr r1, 80062b8 <_printf_i+0x40>)
 80062b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062b8:	08006311 	.word	0x08006311
 80062bc:	08006325 	.word	0x08006325
 80062c0:	080062a1 	.word	0x080062a1
 80062c4:	080062a1 	.word	0x080062a1
 80062c8:	080062a1 	.word	0x080062a1
 80062cc:	080062a1 	.word	0x080062a1
 80062d0:	08006325 	.word	0x08006325
 80062d4:	080062a1 	.word	0x080062a1
 80062d8:	080062a1 	.word	0x080062a1
 80062dc:	080062a1 	.word	0x080062a1
 80062e0:	080062a1 	.word	0x080062a1
 80062e4:	0800642b 	.word	0x0800642b
 80062e8:	08006351 	.word	0x08006351
 80062ec:	080063e5 	.word	0x080063e5
 80062f0:	080062a1 	.word	0x080062a1
 80062f4:	080062a1 	.word	0x080062a1
 80062f8:	0800644d 	.word	0x0800644d
 80062fc:	080062a1 	.word	0x080062a1
 8006300:	08006351 	.word	0x08006351
 8006304:	080062a1 	.word	0x080062a1
 8006308:	080062a1 	.word	0x080062a1
 800630c:	080063ed 	.word	0x080063ed
 8006310:	682b      	ldr	r3, [r5, #0]
 8006312:	1d1a      	adds	r2, r3, #4
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	602a      	str	r2, [r5, #0]
 8006318:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800631c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006320:	2301      	movs	r3, #1
 8006322:	e0a0      	b.n	8006466 <_printf_i+0x1ee>
 8006324:	6820      	ldr	r0, [r4, #0]
 8006326:	682b      	ldr	r3, [r5, #0]
 8006328:	0607      	lsls	r7, r0, #24
 800632a:	f103 0104 	add.w	r1, r3, #4
 800632e:	6029      	str	r1, [r5, #0]
 8006330:	d501      	bpl.n	8006336 <_printf_i+0xbe>
 8006332:	681e      	ldr	r6, [r3, #0]
 8006334:	e003      	b.n	800633e <_printf_i+0xc6>
 8006336:	0646      	lsls	r6, r0, #25
 8006338:	d5fb      	bpl.n	8006332 <_printf_i+0xba>
 800633a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800633e:	2e00      	cmp	r6, #0
 8006340:	da03      	bge.n	800634a <_printf_i+0xd2>
 8006342:	232d      	movs	r3, #45	; 0x2d
 8006344:	4276      	negs	r6, r6
 8006346:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800634a:	230a      	movs	r3, #10
 800634c:	4859      	ldr	r0, [pc, #356]	; (80064b4 <_printf_i+0x23c>)
 800634e:	e012      	b.n	8006376 <_printf_i+0xfe>
 8006350:	682b      	ldr	r3, [r5, #0]
 8006352:	6820      	ldr	r0, [r4, #0]
 8006354:	1d19      	adds	r1, r3, #4
 8006356:	6029      	str	r1, [r5, #0]
 8006358:	0605      	lsls	r5, r0, #24
 800635a:	d501      	bpl.n	8006360 <_printf_i+0xe8>
 800635c:	681e      	ldr	r6, [r3, #0]
 800635e:	e002      	b.n	8006366 <_printf_i+0xee>
 8006360:	0641      	lsls	r1, r0, #25
 8006362:	d5fb      	bpl.n	800635c <_printf_i+0xe4>
 8006364:	881e      	ldrh	r6, [r3, #0]
 8006366:	2f6f      	cmp	r7, #111	; 0x6f
 8006368:	bf0c      	ite	eq
 800636a:	2308      	moveq	r3, #8
 800636c:	230a      	movne	r3, #10
 800636e:	4851      	ldr	r0, [pc, #324]	; (80064b4 <_printf_i+0x23c>)
 8006370:	2100      	movs	r1, #0
 8006372:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006376:	6865      	ldr	r5, [r4, #4]
 8006378:	2d00      	cmp	r5, #0
 800637a:	bfa8      	it	ge
 800637c:	6821      	ldrge	r1, [r4, #0]
 800637e:	60a5      	str	r5, [r4, #8]
 8006380:	bfa4      	itt	ge
 8006382:	f021 0104 	bicge.w	r1, r1, #4
 8006386:	6021      	strge	r1, [r4, #0]
 8006388:	b90e      	cbnz	r6, 800638e <_printf_i+0x116>
 800638a:	2d00      	cmp	r5, #0
 800638c:	d04b      	beq.n	8006426 <_printf_i+0x1ae>
 800638e:	4615      	mov	r5, r2
 8006390:	fbb6 f1f3 	udiv	r1, r6, r3
 8006394:	fb03 6711 	mls	r7, r3, r1, r6
 8006398:	5dc7      	ldrb	r7, [r0, r7]
 800639a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800639e:	4637      	mov	r7, r6
 80063a0:	42bb      	cmp	r3, r7
 80063a2:	460e      	mov	r6, r1
 80063a4:	d9f4      	bls.n	8006390 <_printf_i+0x118>
 80063a6:	2b08      	cmp	r3, #8
 80063a8:	d10b      	bne.n	80063c2 <_printf_i+0x14a>
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	07de      	lsls	r6, r3, #31
 80063ae:	d508      	bpl.n	80063c2 <_printf_i+0x14a>
 80063b0:	6923      	ldr	r3, [r4, #16]
 80063b2:	6861      	ldr	r1, [r4, #4]
 80063b4:	4299      	cmp	r1, r3
 80063b6:	bfde      	ittt	le
 80063b8:	2330      	movle	r3, #48	; 0x30
 80063ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063be:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063c2:	1b52      	subs	r2, r2, r5
 80063c4:	6122      	str	r2, [r4, #16]
 80063c6:	464b      	mov	r3, r9
 80063c8:	4621      	mov	r1, r4
 80063ca:	4640      	mov	r0, r8
 80063cc:	f8cd a000 	str.w	sl, [sp]
 80063d0:	aa03      	add	r2, sp, #12
 80063d2:	f7ff fedf 	bl	8006194 <_printf_common>
 80063d6:	3001      	adds	r0, #1
 80063d8:	d14a      	bne.n	8006470 <_printf_i+0x1f8>
 80063da:	f04f 30ff 	mov.w	r0, #4294967295
 80063de:	b004      	add	sp, #16
 80063e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063e4:	6823      	ldr	r3, [r4, #0]
 80063e6:	f043 0320 	orr.w	r3, r3, #32
 80063ea:	6023      	str	r3, [r4, #0]
 80063ec:	2778      	movs	r7, #120	; 0x78
 80063ee:	4832      	ldr	r0, [pc, #200]	; (80064b8 <_printf_i+0x240>)
 80063f0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063f4:	6823      	ldr	r3, [r4, #0]
 80063f6:	6829      	ldr	r1, [r5, #0]
 80063f8:	061f      	lsls	r7, r3, #24
 80063fa:	f851 6b04 	ldr.w	r6, [r1], #4
 80063fe:	d402      	bmi.n	8006406 <_printf_i+0x18e>
 8006400:	065f      	lsls	r7, r3, #25
 8006402:	bf48      	it	mi
 8006404:	b2b6      	uxthmi	r6, r6
 8006406:	07df      	lsls	r7, r3, #31
 8006408:	bf48      	it	mi
 800640a:	f043 0320 	orrmi.w	r3, r3, #32
 800640e:	6029      	str	r1, [r5, #0]
 8006410:	bf48      	it	mi
 8006412:	6023      	strmi	r3, [r4, #0]
 8006414:	b91e      	cbnz	r6, 800641e <_printf_i+0x1a6>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	f023 0320 	bic.w	r3, r3, #32
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	2310      	movs	r3, #16
 8006420:	e7a6      	b.n	8006370 <_printf_i+0xf8>
 8006422:	4824      	ldr	r0, [pc, #144]	; (80064b4 <_printf_i+0x23c>)
 8006424:	e7e4      	b.n	80063f0 <_printf_i+0x178>
 8006426:	4615      	mov	r5, r2
 8006428:	e7bd      	b.n	80063a6 <_printf_i+0x12e>
 800642a:	682b      	ldr	r3, [r5, #0]
 800642c:	6826      	ldr	r6, [r4, #0]
 800642e:	1d18      	adds	r0, r3, #4
 8006430:	6961      	ldr	r1, [r4, #20]
 8006432:	6028      	str	r0, [r5, #0]
 8006434:	0635      	lsls	r5, r6, #24
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	d501      	bpl.n	800643e <_printf_i+0x1c6>
 800643a:	6019      	str	r1, [r3, #0]
 800643c:	e002      	b.n	8006444 <_printf_i+0x1cc>
 800643e:	0670      	lsls	r0, r6, #25
 8006440:	d5fb      	bpl.n	800643a <_printf_i+0x1c2>
 8006442:	8019      	strh	r1, [r3, #0]
 8006444:	2300      	movs	r3, #0
 8006446:	4615      	mov	r5, r2
 8006448:	6123      	str	r3, [r4, #16]
 800644a:	e7bc      	b.n	80063c6 <_printf_i+0x14e>
 800644c:	682b      	ldr	r3, [r5, #0]
 800644e:	2100      	movs	r1, #0
 8006450:	1d1a      	adds	r2, r3, #4
 8006452:	602a      	str	r2, [r5, #0]
 8006454:	681d      	ldr	r5, [r3, #0]
 8006456:	6862      	ldr	r2, [r4, #4]
 8006458:	4628      	mov	r0, r5
 800645a:	f000 fbe2 	bl	8006c22 <memchr>
 800645e:	b108      	cbz	r0, 8006464 <_printf_i+0x1ec>
 8006460:	1b40      	subs	r0, r0, r5
 8006462:	6060      	str	r0, [r4, #4]
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	6123      	str	r3, [r4, #16]
 8006468:	2300      	movs	r3, #0
 800646a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800646e:	e7aa      	b.n	80063c6 <_printf_i+0x14e>
 8006470:	462a      	mov	r2, r5
 8006472:	4649      	mov	r1, r9
 8006474:	4640      	mov	r0, r8
 8006476:	6923      	ldr	r3, [r4, #16]
 8006478:	47d0      	blx	sl
 800647a:	3001      	adds	r0, #1
 800647c:	d0ad      	beq.n	80063da <_printf_i+0x162>
 800647e:	6823      	ldr	r3, [r4, #0]
 8006480:	079b      	lsls	r3, r3, #30
 8006482:	d413      	bmi.n	80064ac <_printf_i+0x234>
 8006484:	68e0      	ldr	r0, [r4, #12]
 8006486:	9b03      	ldr	r3, [sp, #12]
 8006488:	4298      	cmp	r0, r3
 800648a:	bfb8      	it	lt
 800648c:	4618      	movlt	r0, r3
 800648e:	e7a6      	b.n	80063de <_printf_i+0x166>
 8006490:	2301      	movs	r3, #1
 8006492:	4632      	mov	r2, r6
 8006494:	4649      	mov	r1, r9
 8006496:	4640      	mov	r0, r8
 8006498:	47d0      	blx	sl
 800649a:	3001      	adds	r0, #1
 800649c:	d09d      	beq.n	80063da <_printf_i+0x162>
 800649e:	3501      	adds	r5, #1
 80064a0:	68e3      	ldr	r3, [r4, #12]
 80064a2:	9903      	ldr	r1, [sp, #12]
 80064a4:	1a5b      	subs	r3, r3, r1
 80064a6:	42ab      	cmp	r3, r5
 80064a8:	dcf2      	bgt.n	8006490 <_printf_i+0x218>
 80064aa:	e7eb      	b.n	8006484 <_printf_i+0x20c>
 80064ac:	2500      	movs	r5, #0
 80064ae:	f104 0619 	add.w	r6, r4, #25
 80064b2:	e7f5      	b.n	80064a0 <_printf_i+0x228>
 80064b4:	0800a3f4 	.word	0x0800a3f4
 80064b8:	0800a405 	.word	0x0800a405

080064bc <_scanf_float>:
 80064bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c0:	b087      	sub	sp, #28
 80064c2:	9303      	str	r3, [sp, #12]
 80064c4:	688b      	ldr	r3, [r1, #8]
 80064c6:	4617      	mov	r7, r2
 80064c8:	1e5a      	subs	r2, r3, #1
 80064ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80064ce:	bf85      	ittet	hi
 80064d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80064d4:	195b      	addhi	r3, r3, r5
 80064d6:	2300      	movls	r3, #0
 80064d8:	9302      	strhi	r3, [sp, #8]
 80064da:	bf88      	it	hi
 80064dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80064e0:	468b      	mov	fp, r1
 80064e2:	f04f 0500 	mov.w	r5, #0
 80064e6:	bf8c      	ite	hi
 80064e8:	608b      	strhi	r3, [r1, #8]
 80064ea:	9302      	strls	r3, [sp, #8]
 80064ec:	680b      	ldr	r3, [r1, #0]
 80064ee:	4680      	mov	r8, r0
 80064f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80064f4:	f84b 3b1c 	str.w	r3, [fp], #28
 80064f8:	460c      	mov	r4, r1
 80064fa:	465e      	mov	r6, fp
 80064fc:	46aa      	mov	sl, r5
 80064fe:	46a9      	mov	r9, r5
 8006500:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006504:	9501      	str	r5, [sp, #4]
 8006506:	68a2      	ldr	r2, [r4, #8]
 8006508:	b152      	cbz	r2, 8006520 <_scanf_float+0x64>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	2b4e      	cmp	r3, #78	; 0x4e
 8006510:	d864      	bhi.n	80065dc <_scanf_float+0x120>
 8006512:	2b40      	cmp	r3, #64	; 0x40
 8006514:	d83c      	bhi.n	8006590 <_scanf_float+0xd4>
 8006516:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800651a:	b2c8      	uxtb	r0, r1
 800651c:	280e      	cmp	r0, #14
 800651e:	d93a      	bls.n	8006596 <_scanf_float+0xda>
 8006520:	f1b9 0f00 	cmp.w	r9, #0
 8006524:	d003      	beq.n	800652e <_scanf_float+0x72>
 8006526:	6823      	ldr	r3, [r4, #0]
 8006528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006532:	f1ba 0f01 	cmp.w	sl, #1
 8006536:	f200 8113 	bhi.w	8006760 <_scanf_float+0x2a4>
 800653a:	455e      	cmp	r6, fp
 800653c:	f200 8105 	bhi.w	800674a <_scanf_float+0x28e>
 8006540:	2501      	movs	r5, #1
 8006542:	4628      	mov	r0, r5
 8006544:	b007      	add	sp, #28
 8006546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800654a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800654e:	2a0d      	cmp	r2, #13
 8006550:	d8e6      	bhi.n	8006520 <_scanf_float+0x64>
 8006552:	a101      	add	r1, pc, #4	; (adr r1, 8006558 <_scanf_float+0x9c>)
 8006554:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006558:	08006697 	.word	0x08006697
 800655c:	08006521 	.word	0x08006521
 8006560:	08006521 	.word	0x08006521
 8006564:	08006521 	.word	0x08006521
 8006568:	080066f7 	.word	0x080066f7
 800656c:	080066cf 	.word	0x080066cf
 8006570:	08006521 	.word	0x08006521
 8006574:	08006521 	.word	0x08006521
 8006578:	080066a5 	.word	0x080066a5
 800657c:	08006521 	.word	0x08006521
 8006580:	08006521 	.word	0x08006521
 8006584:	08006521 	.word	0x08006521
 8006588:	08006521 	.word	0x08006521
 800658c:	0800665d 	.word	0x0800665d
 8006590:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006594:	e7db      	b.n	800654e <_scanf_float+0x92>
 8006596:	290e      	cmp	r1, #14
 8006598:	d8c2      	bhi.n	8006520 <_scanf_float+0x64>
 800659a:	a001      	add	r0, pc, #4	; (adr r0, 80065a0 <_scanf_float+0xe4>)
 800659c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80065a0:	0800664f 	.word	0x0800664f
 80065a4:	08006521 	.word	0x08006521
 80065a8:	0800664f 	.word	0x0800664f
 80065ac:	080066e3 	.word	0x080066e3
 80065b0:	08006521 	.word	0x08006521
 80065b4:	080065fd 	.word	0x080065fd
 80065b8:	08006639 	.word	0x08006639
 80065bc:	08006639 	.word	0x08006639
 80065c0:	08006639 	.word	0x08006639
 80065c4:	08006639 	.word	0x08006639
 80065c8:	08006639 	.word	0x08006639
 80065cc:	08006639 	.word	0x08006639
 80065d0:	08006639 	.word	0x08006639
 80065d4:	08006639 	.word	0x08006639
 80065d8:	08006639 	.word	0x08006639
 80065dc:	2b6e      	cmp	r3, #110	; 0x6e
 80065de:	d809      	bhi.n	80065f4 <_scanf_float+0x138>
 80065e0:	2b60      	cmp	r3, #96	; 0x60
 80065e2:	d8b2      	bhi.n	800654a <_scanf_float+0x8e>
 80065e4:	2b54      	cmp	r3, #84	; 0x54
 80065e6:	d077      	beq.n	80066d8 <_scanf_float+0x21c>
 80065e8:	2b59      	cmp	r3, #89	; 0x59
 80065ea:	d199      	bne.n	8006520 <_scanf_float+0x64>
 80065ec:	2d07      	cmp	r5, #7
 80065ee:	d197      	bne.n	8006520 <_scanf_float+0x64>
 80065f0:	2508      	movs	r5, #8
 80065f2:	e029      	b.n	8006648 <_scanf_float+0x18c>
 80065f4:	2b74      	cmp	r3, #116	; 0x74
 80065f6:	d06f      	beq.n	80066d8 <_scanf_float+0x21c>
 80065f8:	2b79      	cmp	r3, #121	; 0x79
 80065fa:	e7f6      	b.n	80065ea <_scanf_float+0x12e>
 80065fc:	6821      	ldr	r1, [r4, #0]
 80065fe:	05c8      	lsls	r0, r1, #23
 8006600:	d51a      	bpl.n	8006638 <_scanf_float+0x17c>
 8006602:	9b02      	ldr	r3, [sp, #8]
 8006604:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006608:	6021      	str	r1, [r4, #0]
 800660a:	f109 0901 	add.w	r9, r9, #1
 800660e:	b11b      	cbz	r3, 8006618 <_scanf_float+0x15c>
 8006610:	3b01      	subs	r3, #1
 8006612:	3201      	adds	r2, #1
 8006614:	9302      	str	r3, [sp, #8]
 8006616:	60a2      	str	r2, [r4, #8]
 8006618:	68a3      	ldr	r3, [r4, #8]
 800661a:	3b01      	subs	r3, #1
 800661c:	60a3      	str	r3, [r4, #8]
 800661e:	6923      	ldr	r3, [r4, #16]
 8006620:	3301      	adds	r3, #1
 8006622:	6123      	str	r3, [r4, #16]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	3b01      	subs	r3, #1
 8006628:	2b00      	cmp	r3, #0
 800662a:	607b      	str	r3, [r7, #4]
 800662c:	f340 8084 	ble.w	8006738 <_scanf_float+0x27c>
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	3301      	adds	r3, #1
 8006634:	603b      	str	r3, [r7, #0]
 8006636:	e766      	b.n	8006506 <_scanf_float+0x4a>
 8006638:	eb1a 0f05 	cmn.w	sl, r5
 800663c:	f47f af70 	bne.w	8006520 <_scanf_float+0x64>
 8006640:	6822      	ldr	r2, [r4, #0]
 8006642:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006646:	6022      	str	r2, [r4, #0]
 8006648:	f806 3b01 	strb.w	r3, [r6], #1
 800664c:	e7e4      	b.n	8006618 <_scanf_float+0x15c>
 800664e:	6822      	ldr	r2, [r4, #0]
 8006650:	0610      	lsls	r0, r2, #24
 8006652:	f57f af65 	bpl.w	8006520 <_scanf_float+0x64>
 8006656:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800665a:	e7f4      	b.n	8006646 <_scanf_float+0x18a>
 800665c:	f1ba 0f00 	cmp.w	sl, #0
 8006660:	d10e      	bne.n	8006680 <_scanf_float+0x1c4>
 8006662:	f1b9 0f00 	cmp.w	r9, #0
 8006666:	d10e      	bne.n	8006686 <_scanf_float+0x1ca>
 8006668:	6822      	ldr	r2, [r4, #0]
 800666a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800666e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006672:	d108      	bne.n	8006686 <_scanf_float+0x1ca>
 8006674:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006678:	f04f 0a01 	mov.w	sl, #1
 800667c:	6022      	str	r2, [r4, #0]
 800667e:	e7e3      	b.n	8006648 <_scanf_float+0x18c>
 8006680:	f1ba 0f02 	cmp.w	sl, #2
 8006684:	d055      	beq.n	8006732 <_scanf_float+0x276>
 8006686:	2d01      	cmp	r5, #1
 8006688:	d002      	beq.n	8006690 <_scanf_float+0x1d4>
 800668a:	2d04      	cmp	r5, #4
 800668c:	f47f af48 	bne.w	8006520 <_scanf_float+0x64>
 8006690:	3501      	adds	r5, #1
 8006692:	b2ed      	uxtb	r5, r5
 8006694:	e7d8      	b.n	8006648 <_scanf_float+0x18c>
 8006696:	f1ba 0f01 	cmp.w	sl, #1
 800669a:	f47f af41 	bne.w	8006520 <_scanf_float+0x64>
 800669e:	f04f 0a02 	mov.w	sl, #2
 80066a2:	e7d1      	b.n	8006648 <_scanf_float+0x18c>
 80066a4:	b97d      	cbnz	r5, 80066c6 <_scanf_float+0x20a>
 80066a6:	f1b9 0f00 	cmp.w	r9, #0
 80066aa:	f47f af3c 	bne.w	8006526 <_scanf_float+0x6a>
 80066ae:	6822      	ldr	r2, [r4, #0]
 80066b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80066b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80066b8:	f47f af39 	bne.w	800652e <_scanf_float+0x72>
 80066bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80066c0:	2501      	movs	r5, #1
 80066c2:	6022      	str	r2, [r4, #0]
 80066c4:	e7c0      	b.n	8006648 <_scanf_float+0x18c>
 80066c6:	2d03      	cmp	r5, #3
 80066c8:	d0e2      	beq.n	8006690 <_scanf_float+0x1d4>
 80066ca:	2d05      	cmp	r5, #5
 80066cc:	e7de      	b.n	800668c <_scanf_float+0x1d0>
 80066ce:	2d02      	cmp	r5, #2
 80066d0:	f47f af26 	bne.w	8006520 <_scanf_float+0x64>
 80066d4:	2503      	movs	r5, #3
 80066d6:	e7b7      	b.n	8006648 <_scanf_float+0x18c>
 80066d8:	2d06      	cmp	r5, #6
 80066da:	f47f af21 	bne.w	8006520 <_scanf_float+0x64>
 80066de:	2507      	movs	r5, #7
 80066e0:	e7b2      	b.n	8006648 <_scanf_float+0x18c>
 80066e2:	6822      	ldr	r2, [r4, #0]
 80066e4:	0591      	lsls	r1, r2, #22
 80066e6:	f57f af1b 	bpl.w	8006520 <_scanf_float+0x64>
 80066ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80066ee:	6022      	str	r2, [r4, #0]
 80066f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80066f4:	e7a8      	b.n	8006648 <_scanf_float+0x18c>
 80066f6:	6822      	ldr	r2, [r4, #0]
 80066f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80066fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006700:	d006      	beq.n	8006710 <_scanf_float+0x254>
 8006702:	0550      	lsls	r0, r2, #21
 8006704:	f57f af0c 	bpl.w	8006520 <_scanf_float+0x64>
 8006708:	f1b9 0f00 	cmp.w	r9, #0
 800670c:	f43f af0f 	beq.w	800652e <_scanf_float+0x72>
 8006710:	0591      	lsls	r1, r2, #22
 8006712:	bf58      	it	pl
 8006714:	9901      	ldrpl	r1, [sp, #4]
 8006716:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800671a:	bf58      	it	pl
 800671c:	eba9 0101 	subpl.w	r1, r9, r1
 8006720:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006724:	f04f 0900 	mov.w	r9, #0
 8006728:	bf58      	it	pl
 800672a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800672e:	6022      	str	r2, [r4, #0]
 8006730:	e78a      	b.n	8006648 <_scanf_float+0x18c>
 8006732:	f04f 0a03 	mov.w	sl, #3
 8006736:	e787      	b.n	8006648 <_scanf_float+0x18c>
 8006738:	4639      	mov	r1, r7
 800673a:	4640      	mov	r0, r8
 800673c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006740:	4798      	blx	r3
 8006742:	2800      	cmp	r0, #0
 8006744:	f43f aedf 	beq.w	8006506 <_scanf_float+0x4a>
 8006748:	e6ea      	b.n	8006520 <_scanf_float+0x64>
 800674a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800674e:	463a      	mov	r2, r7
 8006750:	4640      	mov	r0, r8
 8006752:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006756:	4798      	blx	r3
 8006758:	6923      	ldr	r3, [r4, #16]
 800675a:	3b01      	subs	r3, #1
 800675c:	6123      	str	r3, [r4, #16]
 800675e:	e6ec      	b.n	800653a <_scanf_float+0x7e>
 8006760:	1e6b      	subs	r3, r5, #1
 8006762:	2b06      	cmp	r3, #6
 8006764:	d825      	bhi.n	80067b2 <_scanf_float+0x2f6>
 8006766:	2d02      	cmp	r5, #2
 8006768:	d836      	bhi.n	80067d8 <_scanf_float+0x31c>
 800676a:	455e      	cmp	r6, fp
 800676c:	f67f aee8 	bls.w	8006540 <_scanf_float+0x84>
 8006770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006774:	463a      	mov	r2, r7
 8006776:	4640      	mov	r0, r8
 8006778:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800677c:	4798      	blx	r3
 800677e:	6923      	ldr	r3, [r4, #16]
 8006780:	3b01      	subs	r3, #1
 8006782:	6123      	str	r3, [r4, #16]
 8006784:	e7f1      	b.n	800676a <_scanf_float+0x2ae>
 8006786:	9802      	ldr	r0, [sp, #8]
 8006788:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800678c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006790:	463a      	mov	r2, r7
 8006792:	9002      	str	r0, [sp, #8]
 8006794:	4640      	mov	r0, r8
 8006796:	4798      	blx	r3
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	3b01      	subs	r3, #1
 800679c:	6123      	str	r3, [r4, #16]
 800679e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067a2:	fa5f fa8a 	uxtb.w	sl, sl
 80067a6:	f1ba 0f02 	cmp.w	sl, #2
 80067aa:	d1ec      	bne.n	8006786 <_scanf_float+0x2ca>
 80067ac:	3d03      	subs	r5, #3
 80067ae:	b2ed      	uxtb	r5, r5
 80067b0:	1b76      	subs	r6, r6, r5
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	05da      	lsls	r2, r3, #23
 80067b6:	d52f      	bpl.n	8006818 <_scanf_float+0x35c>
 80067b8:	055b      	lsls	r3, r3, #21
 80067ba:	d510      	bpl.n	80067de <_scanf_float+0x322>
 80067bc:	455e      	cmp	r6, fp
 80067be:	f67f aebf 	bls.w	8006540 <_scanf_float+0x84>
 80067c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067c6:	463a      	mov	r2, r7
 80067c8:	4640      	mov	r0, r8
 80067ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80067ce:	4798      	blx	r3
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	3b01      	subs	r3, #1
 80067d4:	6123      	str	r3, [r4, #16]
 80067d6:	e7f1      	b.n	80067bc <_scanf_float+0x300>
 80067d8:	46aa      	mov	sl, r5
 80067da:	9602      	str	r6, [sp, #8]
 80067dc:	e7df      	b.n	800679e <_scanf_float+0x2e2>
 80067de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80067e2:	6923      	ldr	r3, [r4, #16]
 80067e4:	2965      	cmp	r1, #101	; 0x65
 80067e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80067ee:	6123      	str	r3, [r4, #16]
 80067f0:	d00c      	beq.n	800680c <_scanf_float+0x350>
 80067f2:	2945      	cmp	r1, #69	; 0x45
 80067f4:	d00a      	beq.n	800680c <_scanf_float+0x350>
 80067f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067fa:	463a      	mov	r2, r7
 80067fc:	4640      	mov	r0, r8
 80067fe:	4798      	blx	r3
 8006800:	6923      	ldr	r3, [r4, #16]
 8006802:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006806:	3b01      	subs	r3, #1
 8006808:	1eb5      	subs	r5, r6, #2
 800680a:	6123      	str	r3, [r4, #16]
 800680c:	463a      	mov	r2, r7
 800680e:	4640      	mov	r0, r8
 8006810:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006814:	4798      	blx	r3
 8006816:	462e      	mov	r6, r5
 8006818:	6825      	ldr	r5, [r4, #0]
 800681a:	f015 0510 	ands.w	r5, r5, #16
 800681e:	d155      	bne.n	80068cc <_scanf_float+0x410>
 8006820:	7035      	strb	r5, [r6, #0]
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800682c:	d11d      	bne.n	800686a <_scanf_float+0x3ae>
 800682e:	9b01      	ldr	r3, [sp, #4]
 8006830:	454b      	cmp	r3, r9
 8006832:	eba3 0209 	sub.w	r2, r3, r9
 8006836:	d125      	bne.n	8006884 <_scanf_float+0x3c8>
 8006838:	2200      	movs	r2, #0
 800683a:	4659      	mov	r1, fp
 800683c:	4640      	mov	r0, r8
 800683e:	f002 fc23 	bl	8009088 <_strtod_r>
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	f8d4 c000 	ldr.w	ip, [r4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f01c 0f02 	tst.w	ip, #2
 800684e:	4606      	mov	r6, r0
 8006850:	460f      	mov	r7, r1
 8006852:	f103 0204 	add.w	r2, r3, #4
 8006856:	d020      	beq.n	800689a <_scanf_float+0x3de>
 8006858:	9903      	ldr	r1, [sp, #12]
 800685a:	600a      	str	r2, [r1, #0]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	e9c3 6700 	strd	r6, r7, [r3]
 8006862:	68e3      	ldr	r3, [r4, #12]
 8006864:	3301      	adds	r3, #1
 8006866:	60e3      	str	r3, [r4, #12]
 8006868:	e66b      	b.n	8006542 <_scanf_float+0x86>
 800686a:	9b04      	ldr	r3, [sp, #16]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d0e3      	beq.n	8006838 <_scanf_float+0x37c>
 8006870:	9905      	ldr	r1, [sp, #20]
 8006872:	230a      	movs	r3, #10
 8006874:	462a      	mov	r2, r5
 8006876:	4640      	mov	r0, r8
 8006878:	3101      	adds	r1, #1
 800687a:	f002 fc89 	bl	8009190 <_strtol_r>
 800687e:	9b04      	ldr	r3, [sp, #16]
 8006880:	9e05      	ldr	r6, [sp, #20]
 8006882:	1ac2      	subs	r2, r0, r3
 8006884:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006888:	429e      	cmp	r6, r3
 800688a:	bf28      	it	cs
 800688c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006890:	4630      	mov	r0, r6
 8006892:	490f      	ldr	r1, [pc, #60]	; (80068d0 <_scanf_float+0x414>)
 8006894:	f000 f8e2 	bl	8006a5c <siprintf>
 8006898:	e7ce      	b.n	8006838 <_scanf_float+0x37c>
 800689a:	f01c 0f04 	tst.w	ip, #4
 800689e:	d1db      	bne.n	8006858 <_scanf_float+0x39c>
 80068a0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80068a4:	f8cc 2000 	str.w	r2, [ip]
 80068a8:	f8d3 8000 	ldr.w	r8, [r3]
 80068ac:	4602      	mov	r2, r0
 80068ae:	460b      	mov	r3, r1
 80068b0:	f7fa f8ac 	bl	8000a0c <__aeabi_dcmpun>
 80068b4:	b128      	cbz	r0, 80068c2 <_scanf_float+0x406>
 80068b6:	4807      	ldr	r0, [pc, #28]	; (80068d4 <_scanf_float+0x418>)
 80068b8:	f000 f9c2 	bl	8006c40 <nanf>
 80068bc:	f8c8 0000 	str.w	r0, [r8]
 80068c0:	e7cf      	b.n	8006862 <_scanf_float+0x3a6>
 80068c2:	4630      	mov	r0, r6
 80068c4:	4639      	mov	r1, r7
 80068c6:	f7fa f8ff 	bl	8000ac8 <__aeabi_d2f>
 80068ca:	e7f7      	b.n	80068bc <_scanf_float+0x400>
 80068cc:	2500      	movs	r5, #0
 80068ce:	e638      	b.n	8006542 <_scanf_float+0x86>
 80068d0:	0800a416 	.word	0x0800a416
 80068d4:	0800a7ad 	.word	0x0800a7ad

080068d8 <std>:
 80068d8:	2300      	movs	r3, #0
 80068da:	b510      	push	{r4, lr}
 80068dc:	4604      	mov	r4, r0
 80068de:	e9c0 3300 	strd	r3, r3, [r0]
 80068e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068e6:	6083      	str	r3, [r0, #8]
 80068e8:	8181      	strh	r1, [r0, #12]
 80068ea:	6643      	str	r3, [r0, #100]	; 0x64
 80068ec:	81c2      	strh	r2, [r0, #14]
 80068ee:	6183      	str	r3, [r0, #24]
 80068f0:	4619      	mov	r1, r3
 80068f2:	2208      	movs	r2, #8
 80068f4:	305c      	adds	r0, #92	; 0x5c
 80068f6:	f000 f914 	bl	8006b22 <memset>
 80068fa:	4b0d      	ldr	r3, [pc, #52]	; (8006930 <std+0x58>)
 80068fc:	6224      	str	r4, [r4, #32]
 80068fe:	6263      	str	r3, [r4, #36]	; 0x24
 8006900:	4b0c      	ldr	r3, [pc, #48]	; (8006934 <std+0x5c>)
 8006902:	62a3      	str	r3, [r4, #40]	; 0x28
 8006904:	4b0c      	ldr	r3, [pc, #48]	; (8006938 <std+0x60>)
 8006906:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006908:	4b0c      	ldr	r3, [pc, #48]	; (800693c <std+0x64>)
 800690a:	6323      	str	r3, [r4, #48]	; 0x30
 800690c:	4b0c      	ldr	r3, [pc, #48]	; (8006940 <std+0x68>)
 800690e:	429c      	cmp	r4, r3
 8006910:	d006      	beq.n	8006920 <std+0x48>
 8006912:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006916:	4294      	cmp	r4, r2
 8006918:	d002      	beq.n	8006920 <std+0x48>
 800691a:	33d0      	adds	r3, #208	; 0xd0
 800691c:	429c      	cmp	r4, r3
 800691e:	d105      	bne.n	800692c <std+0x54>
 8006920:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006928:	f000 b978 	b.w	8006c1c <__retarget_lock_init_recursive>
 800692c:	bd10      	pop	{r4, pc}
 800692e:	bf00      	nop
 8006930:	08006a9d 	.word	0x08006a9d
 8006934:	08006abf 	.word	0x08006abf
 8006938:	08006af7 	.word	0x08006af7
 800693c:	08006b1b 	.word	0x08006b1b
 8006940:	200004e4 	.word	0x200004e4

08006944 <stdio_exit_handler>:
 8006944:	4a02      	ldr	r2, [pc, #8]	; (8006950 <stdio_exit_handler+0xc>)
 8006946:	4903      	ldr	r1, [pc, #12]	; (8006954 <stdio_exit_handler+0x10>)
 8006948:	4803      	ldr	r0, [pc, #12]	; (8006958 <stdio_exit_handler+0x14>)
 800694a:	f000 b869 	b.w	8006a20 <_fwalk_sglue>
 800694e:	bf00      	nop
 8006950:	20000010 	.word	0x20000010
 8006954:	08009549 	.word	0x08009549
 8006958:	2000001c 	.word	0x2000001c

0800695c <cleanup_stdio>:
 800695c:	6841      	ldr	r1, [r0, #4]
 800695e:	4b0c      	ldr	r3, [pc, #48]	; (8006990 <cleanup_stdio+0x34>)
 8006960:	b510      	push	{r4, lr}
 8006962:	4299      	cmp	r1, r3
 8006964:	4604      	mov	r4, r0
 8006966:	d001      	beq.n	800696c <cleanup_stdio+0x10>
 8006968:	f002 fdee 	bl	8009548 <_fflush_r>
 800696c:	68a1      	ldr	r1, [r4, #8]
 800696e:	4b09      	ldr	r3, [pc, #36]	; (8006994 <cleanup_stdio+0x38>)
 8006970:	4299      	cmp	r1, r3
 8006972:	d002      	beq.n	800697a <cleanup_stdio+0x1e>
 8006974:	4620      	mov	r0, r4
 8006976:	f002 fde7 	bl	8009548 <_fflush_r>
 800697a:	68e1      	ldr	r1, [r4, #12]
 800697c:	4b06      	ldr	r3, [pc, #24]	; (8006998 <cleanup_stdio+0x3c>)
 800697e:	4299      	cmp	r1, r3
 8006980:	d004      	beq.n	800698c <cleanup_stdio+0x30>
 8006982:	4620      	mov	r0, r4
 8006984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006988:	f002 bdde 	b.w	8009548 <_fflush_r>
 800698c:	bd10      	pop	{r4, pc}
 800698e:	bf00      	nop
 8006990:	200004e4 	.word	0x200004e4
 8006994:	2000054c 	.word	0x2000054c
 8006998:	200005b4 	.word	0x200005b4

0800699c <global_stdio_init.part.0>:
 800699c:	b510      	push	{r4, lr}
 800699e:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <global_stdio_init.part.0+0x30>)
 80069a0:	4c0b      	ldr	r4, [pc, #44]	; (80069d0 <global_stdio_init.part.0+0x34>)
 80069a2:	4a0c      	ldr	r2, [pc, #48]	; (80069d4 <global_stdio_init.part.0+0x38>)
 80069a4:	4620      	mov	r0, r4
 80069a6:	601a      	str	r2, [r3, #0]
 80069a8:	2104      	movs	r1, #4
 80069aa:	2200      	movs	r2, #0
 80069ac:	f7ff ff94 	bl	80068d8 <std>
 80069b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80069b4:	2201      	movs	r2, #1
 80069b6:	2109      	movs	r1, #9
 80069b8:	f7ff ff8e 	bl	80068d8 <std>
 80069bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80069c0:	2202      	movs	r2, #2
 80069c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069c6:	2112      	movs	r1, #18
 80069c8:	f7ff bf86 	b.w	80068d8 <std>
 80069cc:	2000061c 	.word	0x2000061c
 80069d0:	200004e4 	.word	0x200004e4
 80069d4:	08006945 	.word	0x08006945

080069d8 <__sfp_lock_acquire>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__sfp_lock_acquire+0x8>)
 80069da:	f000 b920 	b.w	8006c1e <__retarget_lock_acquire_recursive>
 80069de:	bf00      	nop
 80069e0:	20000625 	.word	0x20000625

080069e4 <__sfp_lock_release>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__sfp_lock_release+0x8>)
 80069e6:	f000 b91b 	b.w	8006c20 <__retarget_lock_release_recursive>
 80069ea:	bf00      	nop
 80069ec:	20000625 	.word	0x20000625

080069f0 <__sinit>:
 80069f0:	b510      	push	{r4, lr}
 80069f2:	4604      	mov	r4, r0
 80069f4:	f7ff fff0 	bl	80069d8 <__sfp_lock_acquire>
 80069f8:	6a23      	ldr	r3, [r4, #32]
 80069fa:	b11b      	cbz	r3, 8006a04 <__sinit+0x14>
 80069fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a00:	f7ff bff0 	b.w	80069e4 <__sfp_lock_release>
 8006a04:	4b04      	ldr	r3, [pc, #16]	; (8006a18 <__sinit+0x28>)
 8006a06:	6223      	str	r3, [r4, #32]
 8006a08:	4b04      	ldr	r3, [pc, #16]	; (8006a1c <__sinit+0x2c>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1f5      	bne.n	80069fc <__sinit+0xc>
 8006a10:	f7ff ffc4 	bl	800699c <global_stdio_init.part.0>
 8006a14:	e7f2      	b.n	80069fc <__sinit+0xc>
 8006a16:	bf00      	nop
 8006a18:	0800695d 	.word	0x0800695d
 8006a1c:	2000061c 	.word	0x2000061c

08006a20 <_fwalk_sglue>:
 8006a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a24:	4607      	mov	r7, r0
 8006a26:	4688      	mov	r8, r1
 8006a28:	4614      	mov	r4, r2
 8006a2a:	2600      	movs	r6, #0
 8006a2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a30:	f1b9 0901 	subs.w	r9, r9, #1
 8006a34:	d505      	bpl.n	8006a42 <_fwalk_sglue+0x22>
 8006a36:	6824      	ldr	r4, [r4, #0]
 8006a38:	2c00      	cmp	r4, #0
 8006a3a:	d1f7      	bne.n	8006a2c <_fwalk_sglue+0xc>
 8006a3c:	4630      	mov	r0, r6
 8006a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a42:	89ab      	ldrh	r3, [r5, #12]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d907      	bls.n	8006a58 <_fwalk_sglue+0x38>
 8006a48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	d003      	beq.n	8006a58 <_fwalk_sglue+0x38>
 8006a50:	4629      	mov	r1, r5
 8006a52:	4638      	mov	r0, r7
 8006a54:	47c0      	blx	r8
 8006a56:	4306      	orrs	r6, r0
 8006a58:	3568      	adds	r5, #104	; 0x68
 8006a5a:	e7e9      	b.n	8006a30 <_fwalk_sglue+0x10>

08006a5c <siprintf>:
 8006a5c:	b40e      	push	{r1, r2, r3}
 8006a5e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a62:	b500      	push	{lr}
 8006a64:	b09c      	sub	sp, #112	; 0x70
 8006a66:	ab1d      	add	r3, sp, #116	; 0x74
 8006a68:	9002      	str	r0, [sp, #8]
 8006a6a:	9006      	str	r0, [sp, #24]
 8006a6c:	9107      	str	r1, [sp, #28]
 8006a6e:	9104      	str	r1, [sp, #16]
 8006a70:	4808      	ldr	r0, [pc, #32]	; (8006a94 <siprintf+0x38>)
 8006a72:	4909      	ldr	r1, [pc, #36]	; (8006a98 <siprintf+0x3c>)
 8006a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a78:	9105      	str	r1, [sp, #20]
 8006a7a:	6800      	ldr	r0, [r0, #0]
 8006a7c:	a902      	add	r1, sp, #8
 8006a7e:	9301      	str	r3, [sp, #4]
 8006a80:	f002 fbe2 	bl	8009248 <_svfiprintf_r>
 8006a84:	2200      	movs	r2, #0
 8006a86:	9b02      	ldr	r3, [sp, #8]
 8006a88:	701a      	strb	r2, [r3, #0]
 8006a8a:	b01c      	add	sp, #112	; 0x70
 8006a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a90:	b003      	add	sp, #12
 8006a92:	4770      	bx	lr
 8006a94:	20000068 	.word	0x20000068
 8006a98:	ffff0208 	.word	0xffff0208

08006a9c <__sread>:
 8006a9c:	b510      	push	{r4, lr}
 8006a9e:	460c      	mov	r4, r1
 8006aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa4:	f000 f86c 	bl	8006b80 <_read_r>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	bfab      	itete	ge
 8006aac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006aae:	89a3      	ldrhlt	r3, [r4, #12]
 8006ab0:	181b      	addge	r3, r3, r0
 8006ab2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ab6:	bfac      	ite	ge
 8006ab8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006aba:	81a3      	strhlt	r3, [r4, #12]
 8006abc:	bd10      	pop	{r4, pc}

08006abe <__swrite>:
 8006abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac2:	461f      	mov	r7, r3
 8006ac4:	898b      	ldrh	r3, [r1, #12]
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	05db      	lsls	r3, r3, #23
 8006aca:	460c      	mov	r4, r1
 8006acc:	4616      	mov	r6, r2
 8006ace:	d505      	bpl.n	8006adc <__swrite+0x1e>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ad8:	f000 f840 	bl	8006b5c <_lseek_r>
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	4632      	mov	r2, r6
 8006ae0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ae4:	81a3      	strh	r3, [r4, #12]
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	463b      	mov	r3, r7
 8006aea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006af2:	f000 b857 	b.w	8006ba4 <_write_r>

08006af6 <__sseek>:
 8006af6:	b510      	push	{r4, lr}
 8006af8:	460c      	mov	r4, r1
 8006afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006afe:	f000 f82d 	bl	8006b5c <_lseek_r>
 8006b02:	1c43      	adds	r3, r0, #1
 8006b04:	89a3      	ldrh	r3, [r4, #12]
 8006b06:	bf15      	itete	ne
 8006b08:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b12:	81a3      	strheq	r3, [r4, #12]
 8006b14:	bf18      	it	ne
 8006b16:	81a3      	strhne	r3, [r4, #12]
 8006b18:	bd10      	pop	{r4, pc}

08006b1a <__sclose>:
 8006b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b1e:	f000 b80d 	b.w	8006b3c <_close_r>

08006b22 <memset>:
 8006b22:	4603      	mov	r3, r0
 8006b24:	4402      	add	r2, r0
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d100      	bne.n	8006b2c <memset+0xa>
 8006b2a:	4770      	bx	lr
 8006b2c:	f803 1b01 	strb.w	r1, [r3], #1
 8006b30:	e7f9      	b.n	8006b26 <memset+0x4>
	...

08006b34 <_localeconv_r>:
 8006b34:	4800      	ldr	r0, [pc, #0]	; (8006b38 <_localeconv_r+0x4>)
 8006b36:	4770      	bx	lr
 8006b38:	2000015c 	.word	0x2000015c

08006b3c <_close_r>:
 8006b3c:	b538      	push	{r3, r4, r5, lr}
 8006b3e:	2300      	movs	r3, #0
 8006b40:	4d05      	ldr	r5, [pc, #20]	; (8006b58 <_close_r+0x1c>)
 8006b42:	4604      	mov	r4, r0
 8006b44:	4608      	mov	r0, r1
 8006b46:	602b      	str	r3, [r5, #0]
 8006b48:	f7fa ffb6 	bl	8001ab8 <_close>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d102      	bne.n	8006b56 <_close_r+0x1a>
 8006b50:	682b      	ldr	r3, [r5, #0]
 8006b52:	b103      	cbz	r3, 8006b56 <_close_r+0x1a>
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	20000620 	.word	0x20000620

08006b5c <_lseek_r>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	4604      	mov	r4, r0
 8006b60:	4608      	mov	r0, r1
 8006b62:	4611      	mov	r1, r2
 8006b64:	2200      	movs	r2, #0
 8006b66:	4d05      	ldr	r5, [pc, #20]	; (8006b7c <_lseek_r+0x20>)
 8006b68:	602a      	str	r2, [r5, #0]
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f7fa ffc8 	bl	8001b00 <_lseek>
 8006b70:	1c43      	adds	r3, r0, #1
 8006b72:	d102      	bne.n	8006b7a <_lseek_r+0x1e>
 8006b74:	682b      	ldr	r3, [r5, #0]
 8006b76:	b103      	cbz	r3, 8006b7a <_lseek_r+0x1e>
 8006b78:	6023      	str	r3, [r4, #0]
 8006b7a:	bd38      	pop	{r3, r4, r5, pc}
 8006b7c:	20000620 	.word	0x20000620

08006b80 <_read_r>:
 8006b80:	b538      	push	{r3, r4, r5, lr}
 8006b82:	4604      	mov	r4, r0
 8006b84:	4608      	mov	r0, r1
 8006b86:	4611      	mov	r1, r2
 8006b88:	2200      	movs	r2, #0
 8006b8a:	4d05      	ldr	r5, [pc, #20]	; (8006ba0 <_read_r+0x20>)
 8006b8c:	602a      	str	r2, [r5, #0]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	f7fa ff59 	bl	8001a46 <_read>
 8006b94:	1c43      	adds	r3, r0, #1
 8006b96:	d102      	bne.n	8006b9e <_read_r+0x1e>
 8006b98:	682b      	ldr	r3, [r5, #0]
 8006b9a:	b103      	cbz	r3, 8006b9e <_read_r+0x1e>
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ba0:	20000620 	.word	0x20000620

08006ba4 <_write_r>:
 8006ba4:	b538      	push	{r3, r4, r5, lr}
 8006ba6:	4604      	mov	r4, r0
 8006ba8:	4608      	mov	r0, r1
 8006baa:	4611      	mov	r1, r2
 8006bac:	2200      	movs	r2, #0
 8006bae:	4d05      	ldr	r5, [pc, #20]	; (8006bc4 <_write_r+0x20>)
 8006bb0:	602a      	str	r2, [r5, #0]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	f7fa ff64 	bl	8001a80 <_write>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	d102      	bne.n	8006bc2 <_write_r+0x1e>
 8006bbc:	682b      	ldr	r3, [r5, #0]
 8006bbe:	b103      	cbz	r3, 8006bc2 <_write_r+0x1e>
 8006bc0:	6023      	str	r3, [r4, #0]
 8006bc2:	bd38      	pop	{r3, r4, r5, pc}
 8006bc4:	20000620 	.word	0x20000620

08006bc8 <__errno>:
 8006bc8:	4b01      	ldr	r3, [pc, #4]	; (8006bd0 <__errno+0x8>)
 8006bca:	6818      	ldr	r0, [r3, #0]
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	20000068 	.word	0x20000068

08006bd4 <__libc_init_array>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	2600      	movs	r6, #0
 8006bd8:	4d0c      	ldr	r5, [pc, #48]	; (8006c0c <__libc_init_array+0x38>)
 8006bda:	4c0d      	ldr	r4, [pc, #52]	; (8006c10 <__libc_init_array+0x3c>)
 8006bdc:	1b64      	subs	r4, r4, r5
 8006bde:	10a4      	asrs	r4, r4, #2
 8006be0:	42a6      	cmp	r6, r4
 8006be2:	d109      	bne.n	8006bf8 <__libc_init_array+0x24>
 8006be4:	f003 fbc2 	bl	800a36c <_init>
 8006be8:	2600      	movs	r6, #0
 8006bea:	4d0a      	ldr	r5, [pc, #40]	; (8006c14 <__libc_init_array+0x40>)
 8006bec:	4c0a      	ldr	r4, [pc, #40]	; (8006c18 <__libc_init_array+0x44>)
 8006bee:	1b64      	subs	r4, r4, r5
 8006bf0:	10a4      	asrs	r4, r4, #2
 8006bf2:	42a6      	cmp	r6, r4
 8006bf4:	d105      	bne.n	8006c02 <__libc_init_array+0x2e>
 8006bf6:	bd70      	pop	{r4, r5, r6, pc}
 8006bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bfc:	4798      	blx	r3
 8006bfe:	3601      	adds	r6, #1
 8006c00:	e7ee      	b.n	8006be0 <__libc_init_array+0xc>
 8006c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c06:	4798      	blx	r3
 8006c08:	3601      	adds	r6, #1
 8006c0a:	e7f2      	b.n	8006bf2 <__libc_init_array+0x1e>
 8006c0c:	0800a810 	.word	0x0800a810
 8006c10:	0800a810 	.word	0x0800a810
 8006c14:	0800a810 	.word	0x0800a810
 8006c18:	0800a814 	.word	0x0800a814

08006c1c <__retarget_lock_init_recursive>:
 8006c1c:	4770      	bx	lr

08006c1e <__retarget_lock_acquire_recursive>:
 8006c1e:	4770      	bx	lr

08006c20 <__retarget_lock_release_recursive>:
 8006c20:	4770      	bx	lr

08006c22 <memchr>:
 8006c22:	4603      	mov	r3, r0
 8006c24:	b510      	push	{r4, lr}
 8006c26:	b2c9      	uxtb	r1, r1
 8006c28:	4402      	add	r2, r0
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	d101      	bne.n	8006c34 <memchr+0x12>
 8006c30:	2000      	movs	r0, #0
 8006c32:	e003      	b.n	8006c3c <memchr+0x1a>
 8006c34:	7804      	ldrb	r4, [r0, #0]
 8006c36:	3301      	adds	r3, #1
 8006c38:	428c      	cmp	r4, r1
 8006c3a:	d1f6      	bne.n	8006c2a <memchr+0x8>
 8006c3c:	bd10      	pop	{r4, pc}
	...

08006c40 <nanf>:
 8006c40:	4800      	ldr	r0, [pc, #0]	; (8006c44 <nanf+0x4>)
 8006c42:	4770      	bx	lr
 8006c44:	7fc00000 	.word	0x7fc00000

08006c48 <quorem>:
 8006c48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c4c:	6903      	ldr	r3, [r0, #16]
 8006c4e:	690c      	ldr	r4, [r1, #16]
 8006c50:	4607      	mov	r7, r0
 8006c52:	42a3      	cmp	r3, r4
 8006c54:	db7f      	blt.n	8006d56 <quorem+0x10e>
 8006c56:	3c01      	subs	r4, #1
 8006c58:	f100 0514 	add.w	r5, r0, #20
 8006c5c:	f101 0814 	add.w	r8, r1, #20
 8006c60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c64:	9301      	str	r3, [sp, #4]
 8006c66:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	429a      	cmp	r2, r3
 8006c72:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c76:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c7a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c7e:	d331      	bcc.n	8006ce4 <quorem+0x9c>
 8006c80:	f04f 0e00 	mov.w	lr, #0
 8006c84:	4640      	mov	r0, r8
 8006c86:	46ac      	mov	ip, r5
 8006c88:	46f2      	mov	sl, lr
 8006c8a:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c8e:	b293      	uxth	r3, r2
 8006c90:	fb06 e303 	mla	r3, r6, r3, lr
 8006c94:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c98:	0c1a      	lsrs	r2, r3, #16
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	fb06 220e 	mla	r2, r6, lr, r2
 8006ca0:	ebaa 0303 	sub.w	r3, sl, r3
 8006ca4:	f8dc a000 	ldr.w	sl, [ip]
 8006ca8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006cac:	fa1f fa8a 	uxth.w	sl, sl
 8006cb0:	4453      	add	r3, sl
 8006cb2:	f8dc a000 	ldr.w	sl, [ip]
 8006cb6:	b292      	uxth	r2, r2
 8006cb8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006cbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cc6:	4581      	cmp	r9, r0
 8006cc8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ccc:	f84c 3b04 	str.w	r3, [ip], #4
 8006cd0:	d2db      	bcs.n	8006c8a <quorem+0x42>
 8006cd2:	f855 300b 	ldr.w	r3, [r5, fp]
 8006cd6:	b92b      	cbnz	r3, 8006ce4 <quorem+0x9c>
 8006cd8:	9b01      	ldr	r3, [sp, #4]
 8006cda:	3b04      	subs	r3, #4
 8006cdc:	429d      	cmp	r5, r3
 8006cde:	461a      	mov	r2, r3
 8006ce0:	d32d      	bcc.n	8006d3e <quorem+0xf6>
 8006ce2:	613c      	str	r4, [r7, #16]
 8006ce4:	4638      	mov	r0, r7
 8006ce6:	f001 f9df 	bl	80080a8 <__mcmp>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	db23      	blt.n	8006d36 <quorem+0xee>
 8006cee:	4629      	mov	r1, r5
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	3601      	adds	r6, #1
 8006cf4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006cf8:	f8d1 c000 	ldr.w	ip, [r1]
 8006cfc:	b293      	uxth	r3, r2
 8006cfe:	1ac3      	subs	r3, r0, r3
 8006d00:	0c12      	lsrs	r2, r2, #16
 8006d02:	fa1f f08c 	uxth.w	r0, ip
 8006d06:	4403      	add	r3, r0
 8006d08:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006d0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d16:	45c1      	cmp	r9, r8
 8006d18:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d1c:	f841 3b04 	str.w	r3, [r1], #4
 8006d20:	d2e8      	bcs.n	8006cf4 <quorem+0xac>
 8006d22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d2a:	b922      	cbnz	r2, 8006d36 <quorem+0xee>
 8006d2c:	3b04      	subs	r3, #4
 8006d2e:	429d      	cmp	r5, r3
 8006d30:	461a      	mov	r2, r3
 8006d32:	d30a      	bcc.n	8006d4a <quorem+0x102>
 8006d34:	613c      	str	r4, [r7, #16]
 8006d36:	4630      	mov	r0, r6
 8006d38:	b003      	add	sp, #12
 8006d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3e:	6812      	ldr	r2, [r2, #0]
 8006d40:	3b04      	subs	r3, #4
 8006d42:	2a00      	cmp	r2, #0
 8006d44:	d1cd      	bne.n	8006ce2 <quorem+0x9a>
 8006d46:	3c01      	subs	r4, #1
 8006d48:	e7c8      	b.n	8006cdc <quorem+0x94>
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	3b04      	subs	r3, #4
 8006d4e:	2a00      	cmp	r2, #0
 8006d50:	d1f0      	bne.n	8006d34 <quorem+0xec>
 8006d52:	3c01      	subs	r4, #1
 8006d54:	e7eb      	b.n	8006d2e <quorem+0xe6>
 8006d56:	2000      	movs	r0, #0
 8006d58:	e7ee      	b.n	8006d38 <quorem+0xf0>
 8006d5a:	0000      	movs	r0, r0
 8006d5c:	0000      	movs	r0, r0
	...

08006d60 <_dtoa_r>:
 8006d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d64:	4616      	mov	r6, r2
 8006d66:	461f      	mov	r7, r3
 8006d68:	69c4      	ldr	r4, [r0, #28]
 8006d6a:	b099      	sub	sp, #100	; 0x64
 8006d6c:	4605      	mov	r5, r0
 8006d6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006d72:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006d76:	b974      	cbnz	r4, 8006d96 <_dtoa_r+0x36>
 8006d78:	2010      	movs	r0, #16
 8006d7a:	f000 fe1d 	bl	80079b8 <malloc>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	61e8      	str	r0, [r5, #28]
 8006d82:	b920      	cbnz	r0, 8006d8e <_dtoa_r+0x2e>
 8006d84:	21ef      	movs	r1, #239	; 0xef
 8006d86:	4bac      	ldr	r3, [pc, #688]	; (8007038 <_dtoa_r+0x2d8>)
 8006d88:	48ac      	ldr	r0, [pc, #688]	; (800703c <_dtoa_r+0x2dc>)
 8006d8a:	f002 fc55 	bl	8009638 <__assert_func>
 8006d8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d92:	6004      	str	r4, [r0, #0]
 8006d94:	60c4      	str	r4, [r0, #12]
 8006d96:	69eb      	ldr	r3, [r5, #28]
 8006d98:	6819      	ldr	r1, [r3, #0]
 8006d9a:	b151      	cbz	r1, 8006db2 <_dtoa_r+0x52>
 8006d9c:	685a      	ldr	r2, [r3, #4]
 8006d9e:	2301      	movs	r3, #1
 8006da0:	4093      	lsls	r3, r2
 8006da2:	604a      	str	r2, [r1, #4]
 8006da4:	608b      	str	r3, [r1, #8]
 8006da6:	4628      	mov	r0, r5
 8006da8:	f000 fefa 	bl	8007ba0 <_Bfree>
 8006dac:	2200      	movs	r2, #0
 8006dae:	69eb      	ldr	r3, [r5, #28]
 8006db0:	601a      	str	r2, [r3, #0]
 8006db2:	1e3b      	subs	r3, r7, #0
 8006db4:	bfaf      	iteee	ge
 8006db6:	2300      	movge	r3, #0
 8006db8:	2201      	movlt	r2, #1
 8006dba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006dbe:	9305      	strlt	r3, [sp, #20]
 8006dc0:	bfa8      	it	ge
 8006dc2:	f8c8 3000 	strge.w	r3, [r8]
 8006dc6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006dca:	4b9d      	ldr	r3, [pc, #628]	; (8007040 <_dtoa_r+0x2e0>)
 8006dcc:	bfb8      	it	lt
 8006dce:	f8c8 2000 	strlt.w	r2, [r8]
 8006dd2:	ea33 0309 	bics.w	r3, r3, r9
 8006dd6:	d119      	bne.n	8006e0c <_dtoa_r+0xac>
 8006dd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ddc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006dde:	6013      	str	r3, [r2, #0]
 8006de0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006de4:	4333      	orrs	r3, r6
 8006de6:	f000 8589 	beq.w	80078fc <_dtoa_r+0xb9c>
 8006dea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006dec:	b953      	cbnz	r3, 8006e04 <_dtoa_r+0xa4>
 8006dee:	4b95      	ldr	r3, [pc, #596]	; (8007044 <_dtoa_r+0x2e4>)
 8006df0:	e023      	b.n	8006e3a <_dtoa_r+0xda>
 8006df2:	4b95      	ldr	r3, [pc, #596]	; (8007048 <_dtoa_r+0x2e8>)
 8006df4:	9303      	str	r3, [sp, #12]
 8006df6:	3308      	adds	r3, #8
 8006df8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	9803      	ldr	r0, [sp, #12]
 8006dfe:	b019      	add	sp, #100	; 0x64
 8006e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e04:	4b8f      	ldr	r3, [pc, #572]	; (8007044 <_dtoa_r+0x2e4>)
 8006e06:	9303      	str	r3, [sp, #12]
 8006e08:	3303      	adds	r3, #3
 8006e0a:	e7f5      	b.n	8006df8 <_dtoa_r+0x98>
 8006e0c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006e10:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006e14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f7f9 fdc4 	bl	80009a8 <__aeabi_dcmpeq>
 8006e20:	4680      	mov	r8, r0
 8006e22:	b160      	cbz	r0, 8006e3e <_dtoa_r+0xde>
 8006e24:	2301      	movs	r3, #1
 8006e26:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e28:	6013      	str	r3, [r2, #0]
 8006e2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8562 	beq.w	80078f6 <_dtoa_r+0xb96>
 8006e32:	4b86      	ldr	r3, [pc, #536]	; (800704c <_dtoa_r+0x2ec>)
 8006e34:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	9303      	str	r3, [sp, #12]
 8006e3c:	e7de      	b.n	8006dfc <_dtoa_r+0x9c>
 8006e3e:	ab16      	add	r3, sp, #88	; 0x58
 8006e40:	9301      	str	r3, [sp, #4]
 8006e42:	ab17      	add	r3, sp, #92	; 0x5c
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	4628      	mov	r0, r5
 8006e48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e4c:	f001 fa3c 	bl	80082c8 <__d2b>
 8006e50:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006e54:	4682      	mov	sl, r0
 8006e56:	2c00      	cmp	r4, #0
 8006e58:	d07e      	beq.n	8006f58 <_dtoa_r+0x1f8>
 8006e5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e60:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e68:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006e6c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006e70:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006e74:	4619      	mov	r1, r3
 8006e76:	2200      	movs	r2, #0
 8006e78:	4b75      	ldr	r3, [pc, #468]	; (8007050 <_dtoa_r+0x2f0>)
 8006e7a:	f7f9 f975 	bl	8000168 <__aeabi_dsub>
 8006e7e:	a368      	add	r3, pc, #416	; (adr r3, 8007020 <_dtoa_r+0x2c0>)
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	f7f9 fb28 	bl	80004d8 <__aeabi_dmul>
 8006e88:	a367      	add	r3, pc, #412	; (adr r3, 8007028 <_dtoa_r+0x2c8>)
 8006e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8e:	f7f9 f96d 	bl	800016c <__adddf3>
 8006e92:	4606      	mov	r6, r0
 8006e94:	4620      	mov	r0, r4
 8006e96:	460f      	mov	r7, r1
 8006e98:	f7f9 fab4 	bl	8000404 <__aeabi_i2d>
 8006e9c:	a364      	add	r3, pc, #400	; (adr r3, 8007030 <_dtoa_r+0x2d0>)
 8006e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea2:	f7f9 fb19 	bl	80004d8 <__aeabi_dmul>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4630      	mov	r0, r6
 8006eac:	4639      	mov	r1, r7
 8006eae:	f7f9 f95d 	bl	800016c <__adddf3>
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	460f      	mov	r7, r1
 8006eb6:	f7f9 fdbf 	bl	8000a38 <__aeabi_d2iz>
 8006eba:	2200      	movs	r2, #0
 8006ebc:	4683      	mov	fp, r0
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	4639      	mov	r1, r7
 8006ec4:	f7f9 fd7a 	bl	80009bc <__aeabi_dcmplt>
 8006ec8:	b148      	cbz	r0, 8006ede <_dtoa_r+0x17e>
 8006eca:	4658      	mov	r0, fp
 8006ecc:	f7f9 fa9a 	bl	8000404 <__aeabi_i2d>
 8006ed0:	4632      	mov	r2, r6
 8006ed2:	463b      	mov	r3, r7
 8006ed4:	f7f9 fd68 	bl	80009a8 <__aeabi_dcmpeq>
 8006ed8:	b908      	cbnz	r0, 8006ede <_dtoa_r+0x17e>
 8006eda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006ede:	f1bb 0f16 	cmp.w	fp, #22
 8006ee2:	d857      	bhi.n	8006f94 <_dtoa_r+0x234>
 8006ee4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ee8:	4b5a      	ldr	r3, [pc, #360]	; (8007054 <_dtoa_r+0x2f4>)
 8006eea:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef2:	f7f9 fd63 	bl	80009bc <__aeabi_dcmplt>
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	d04e      	beq.n	8006f98 <_dtoa_r+0x238>
 8006efa:	2300      	movs	r3, #0
 8006efc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f00:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f04:	1b1b      	subs	r3, r3, r4
 8006f06:	1e5a      	subs	r2, r3, #1
 8006f08:	bf46      	itte	mi
 8006f0a:	f1c3 0901 	rsbmi	r9, r3, #1
 8006f0e:	2300      	movmi	r3, #0
 8006f10:	f04f 0900 	movpl.w	r9, #0
 8006f14:	9209      	str	r2, [sp, #36]	; 0x24
 8006f16:	bf48      	it	mi
 8006f18:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006f1a:	f1bb 0f00 	cmp.w	fp, #0
 8006f1e:	db3d      	blt.n	8006f9c <_dtoa_r+0x23c>
 8006f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f22:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006f26:	445b      	add	r3, fp
 8006f28:	9309      	str	r3, [sp, #36]	; 0x24
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	930a      	str	r3, [sp, #40]	; 0x28
 8006f2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f30:	2b09      	cmp	r3, #9
 8006f32:	d867      	bhi.n	8007004 <_dtoa_r+0x2a4>
 8006f34:	2b05      	cmp	r3, #5
 8006f36:	bfc4      	itt	gt
 8006f38:	3b04      	subgt	r3, #4
 8006f3a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006f3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f3e:	bfc8      	it	gt
 8006f40:	2400      	movgt	r4, #0
 8006f42:	f1a3 0302 	sub.w	r3, r3, #2
 8006f46:	bfd8      	it	le
 8006f48:	2401      	movle	r4, #1
 8006f4a:	2b03      	cmp	r3, #3
 8006f4c:	f200 8086 	bhi.w	800705c <_dtoa_r+0x2fc>
 8006f50:	e8df f003 	tbb	[pc, r3]
 8006f54:	5637392c 	.word	0x5637392c
 8006f58:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006f5c:	441c      	add	r4, r3
 8006f5e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006f62:	2b20      	cmp	r3, #32
 8006f64:	bfc1      	itttt	gt
 8006f66:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f6a:	fa09 f903 	lslgt.w	r9, r9, r3
 8006f6e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006f72:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006f76:	bfd6      	itet	le
 8006f78:	f1c3 0320 	rsble	r3, r3, #32
 8006f7c:	ea49 0003 	orrgt.w	r0, r9, r3
 8006f80:	fa06 f003 	lslle.w	r0, r6, r3
 8006f84:	f7f9 fa2e 	bl	80003e4 <__aeabi_ui2d>
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006f8e:	3c01      	subs	r4, #1
 8006f90:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f92:	e76f      	b.n	8006e74 <_dtoa_r+0x114>
 8006f94:	2301      	movs	r3, #1
 8006f96:	e7b3      	b.n	8006f00 <_dtoa_r+0x1a0>
 8006f98:	900f      	str	r0, [sp, #60]	; 0x3c
 8006f9a:	e7b2      	b.n	8006f02 <_dtoa_r+0x1a2>
 8006f9c:	f1cb 0300 	rsb	r3, fp, #0
 8006fa0:	930a      	str	r3, [sp, #40]	; 0x28
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	eba9 090b 	sub.w	r9, r9, fp
 8006fa8:	930e      	str	r3, [sp, #56]	; 0x38
 8006faa:	e7c0      	b.n	8006f2e <_dtoa_r+0x1ce>
 8006fac:	2300      	movs	r3, #0
 8006fae:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	dc55      	bgt.n	8007062 <_dtoa_r+0x302>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	461a      	mov	r2, r3
 8006fba:	9306      	str	r3, [sp, #24]
 8006fbc:	9308      	str	r3, [sp, #32]
 8006fbe:	9223      	str	r2, [sp, #140]	; 0x8c
 8006fc0:	e00b      	b.n	8006fda <_dtoa_r+0x27a>
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e7f3      	b.n	8006fae <_dtoa_r+0x24e>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fcc:	445b      	add	r3, fp
 8006fce:	9306      	str	r3, [sp, #24]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	9308      	str	r3, [sp, #32]
 8006fd6:	bfb8      	it	lt
 8006fd8:	2301      	movlt	r3, #1
 8006fda:	2100      	movs	r1, #0
 8006fdc:	2204      	movs	r2, #4
 8006fde:	69e8      	ldr	r0, [r5, #28]
 8006fe0:	f102 0614 	add.w	r6, r2, #20
 8006fe4:	429e      	cmp	r6, r3
 8006fe6:	d940      	bls.n	800706a <_dtoa_r+0x30a>
 8006fe8:	6041      	str	r1, [r0, #4]
 8006fea:	4628      	mov	r0, r5
 8006fec:	f000 fd98 	bl	8007b20 <_Balloc>
 8006ff0:	9003      	str	r0, [sp, #12]
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d13c      	bne.n	8007070 <_dtoa_r+0x310>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	f240 11af 	movw	r1, #431	; 0x1af
 8006ffc:	4b16      	ldr	r3, [pc, #88]	; (8007058 <_dtoa_r+0x2f8>)
 8006ffe:	e6c3      	b.n	8006d88 <_dtoa_r+0x28>
 8007000:	2301      	movs	r3, #1
 8007002:	e7e1      	b.n	8006fc8 <_dtoa_r+0x268>
 8007004:	2401      	movs	r4, #1
 8007006:	2300      	movs	r3, #0
 8007008:	940b      	str	r4, [sp, #44]	; 0x2c
 800700a:	9322      	str	r3, [sp, #136]	; 0x88
 800700c:	f04f 33ff 	mov.w	r3, #4294967295
 8007010:	2200      	movs	r2, #0
 8007012:	9306      	str	r3, [sp, #24]
 8007014:	9308      	str	r3, [sp, #32]
 8007016:	2312      	movs	r3, #18
 8007018:	e7d1      	b.n	8006fbe <_dtoa_r+0x25e>
 800701a:	bf00      	nop
 800701c:	f3af 8000 	nop.w
 8007020:	636f4361 	.word	0x636f4361
 8007024:	3fd287a7 	.word	0x3fd287a7
 8007028:	8b60c8b3 	.word	0x8b60c8b3
 800702c:	3fc68a28 	.word	0x3fc68a28
 8007030:	509f79fb 	.word	0x509f79fb
 8007034:	3fd34413 	.word	0x3fd34413
 8007038:	0800a428 	.word	0x0800a428
 800703c:	0800a43f 	.word	0x0800a43f
 8007040:	7ff00000 	.word	0x7ff00000
 8007044:	0800a424 	.word	0x0800a424
 8007048:	0800a41b 	.word	0x0800a41b
 800704c:	0800a3f3 	.word	0x0800a3f3
 8007050:	3ff80000 	.word	0x3ff80000
 8007054:	0800a530 	.word	0x0800a530
 8007058:	0800a497 	.word	0x0800a497
 800705c:	2301      	movs	r3, #1
 800705e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007060:	e7d4      	b.n	800700c <_dtoa_r+0x2ac>
 8007062:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007064:	9306      	str	r3, [sp, #24]
 8007066:	9308      	str	r3, [sp, #32]
 8007068:	e7b7      	b.n	8006fda <_dtoa_r+0x27a>
 800706a:	3101      	adds	r1, #1
 800706c:	0052      	lsls	r2, r2, #1
 800706e:	e7b7      	b.n	8006fe0 <_dtoa_r+0x280>
 8007070:	69eb      	ldr	r3, [r5, #28]
 8007072:	9a03      	ldr	r2, [sp, #12]
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	9b08      	ldr	r3, [sp, #32]
 8007078:	2b0e      	cmp	r3, #14
 800707a:	f200 80a8 	bhi.w	80071ce <_dtoa_r+0x46e>
 800707e:	2c00      	cmp	r4, #0
 8007080:	f000 80a5 	beq.w	80071ce <_dtoa_r+0x46e>
 8007084:	f1bb 0f00 	cmp.w	fp, #0
 8007088:	dd34      	ble.n	80070f4 <_dtoa_r+0x394>
 800708a:	4b9a      	ldr	r3, [pc, #616]	; (80072f4 <_dtoa_r+0x594>)
 800708c:	f00b 020f 	and.w	r2, fp, #15
 8007090:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007094:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007098:	e9d3 3400 	ldrd	r3, r4, [r3]
 800709c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80070a0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80070a4:	d016      	beq.n	80070d4 <_dtoa_r+0x374>
 80070a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070aa:	4b93      	ldr	r3, [pc, #588]	; (80072f8 <_dtoa_r+0x598>)
 80070ac:	2703      	movs	r7, #3
 80070ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80070b2:	f7f9 fb3b 	bl	800072c <__aeabi_ddiv>
 80070b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070ba:	f004 040f 	and.w	r4, r4, #15
 80070be:	4e8e      	ldr	r6, [pc, #568]	; (80072f8 <_dtoa_r+0x598>)
 80070c0:	b954      	cbnz	r4, 80070d8 <_dtoa_r+0x378>
 80070c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070ca:	f7f9 fb2f 	bl	800072c <__aeabi_ddiv>
 80070ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070d2:	e029      	b.n	8007128 <_dtoa_r+0x3c8>
 80070d4:	2702      	movs	r7, #2
 80070d6:	e7f2      	b.n	80070be <_dtoa_r+0x35e>
 80070d8:	07e1      	lsls	r1, r4, #31
 80070da:	d508      	bpl.n	80070ee <_dtoa_r+0x38e>
 80070dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80070e4:	f7f9 f9f8 	bl	80004d8 <__aeabi_dmul>
 80070e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070ec:	3701      	adds	r7, #1
 80070ee:	1064      	asrs	r4, r4, #1
 80070f0:	3608      	adds	r6, #8
 80070f2:	e7e5      	b.n	80070c0 <_dtoa_r+0x360>
 80070f4:	f000 80a5 	beq.w	8007242 <_dtoa_r+0x4e2>
 80070f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070fc:	f1cb 0400 	rsb	r4, fp, #0
 8007100:	4b7c      	ldr	r3, [pc, #496]	; (80072f4 <_dtoa_r+0x594>)
 8007102:	f004 020f 	and.w	r2, r4, #15
 8007106:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	f7f9 f9e3 	bl	80004d8 <__aeabi_dmul>
 8007112:	2702      	movs	r7, #2
 8007114:	2300      	movs	r3, #0
 8007116:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800711a:	4e77      	ldr	r6, [pc, #476]	; (80072f8 <_dtoa_r+0x598>)
 800711c:	1124      	asrs	r4, r4, #4
 800711e:	2c00      	cmp	r4, #0
 8007120:	f040 8084 	bne.w	800722c <_dtoa_r+0x4cc>
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1d2      	bne.n	80070ce <_dtoa_r+0x36e>
 8007128:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800712c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007130:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007132:	2b00      	cmp	r3, #0
 8007134:	f000 8087 	beq.w	8007246 <_dtoa_r+0x4e6>
 8007138:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800713c:	2200      	movs	r2, #0
 800713e:	4b6f      	ldr	r3, [pc, #444]	; (80072fc <_dtoa_r+0x59c>)
 8007140:	f7f9 fc3c 	bl	80009bc <__aeabi_dcmplt>
 8007144:	2800      	cmp	r0, #0
 8007146:	d07e      	beq.n	8007246 <_dtoa_r+0x4e6>
 8007148:	9b08      	ldr	r3, [sp, #32]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d07b      	beq.n	8007246 <_dtoa_r+0x4e6>
 800714e:	9b06      	ldr	r3, [sp, #24]
 8007150:	2b00      	cmp	r3, #0
 8007152:	dd38      	ble.n	80071c6 <_dtoa_r+0x466>
 8007154:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007158:	2200      	movs	r2, #0
 800715a:	4b69      	ldr	r3, [pc, #420]	; (8007300 <_dtoa_r+0x5a0>)
 800715c:	f7f9 f9bc 	bl	80004d8 <__aeabi_dmul>
 8007160:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007164:	9c06      	ldr	r4, [sp, #24]
 8007166:	f10b 38ff 	add.w	r8, fp, #4294967295
 800716a:	3701      	adds	r7, #1
 800716c:	4638      	mov	r0, r7
 800716e:	f7f9 f949 	bl	8000404 <__aeabi_i2d>
 8007172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007176:	f7f9 f9af 	bl	80004d8 <__aeabi_dmul>
 800717a:	2200      	movs	r2, #0
 800717c:	4b61      	ldr	r3, [pc, #388]	; (8007304 <_dtoa_r+0x5a4>)
 800717e:	f7f8 fff5 	bl	800016c <__adddf3>
 8007182:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007186:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800718a:	9611      	str	r6, [sp, #68]	; 0x44
 800718c:	2c00      	cmp	r4, #0
 800718e:	d15d      	bne.n	800724c <_dtoa_r+0x4ec>
 8007190:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007194:	2200      	movs	r2, #0
 8007196:	4b5c      	ldr	r3, [pc, #368]	; (8007308 <_dtoa_r+0x5a8>)
 8007198:	f7f8 ffe6 	bl	8000168 <__aeabi_dsub>
 800719c:	4602      	mov	r2, r0
 800719e:	460b      	mov	r3, r1
 80071a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071a4:	4633      	mov	r3, r6
 80071a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80071a8:	f7f9 fc26 	bl	80009f8 <__aeabi_dcmpgt>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	f040 8295 	bne.w	80076dc <_dtoa_r+0x97c>
 80071b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80071b8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80071bc:	f7f9 fbfe 	bl	80009bc <__aeabi_dcmplt>
 80071c0:	2800      	cmp	r0, #0
 80071c2:	f040 8289 	bne.w	80076d8 <_dtoa_r+0x978>
 80071c6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80071ca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80071ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f2c0 8151 	blt.w	8007478 <_dtoa_r+0x718>
 80071d6:	f1bb 0f0e 	cmp.w	fp, #14
 80071da:	f300 814d 	bgt.w	8007478 <_dtoa_r+0x718>
 80071de:	4b45      	ldr	r3, [pc, #276]	; (80072f4 <_dtoa_r+0x594>)
 80071e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80071e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071e8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80071ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f280 80da 	bge.w	80073a8 <_dtoa_r+0x648>
 80071f4:	9b08      	ldr	r3, [sp, #32]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f300 80d6 	bgt.w	80073a8 <_dtoa_r+0x648>
 80071fc:	f040 826b 	bne.w	80076d6 <_dtoa_r+0x976>
 8007200:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007204:	2200      	movs	r2, #0
 8007206:	4b40      	ldr	r3, [pc, #256]	; (8007308 <_dtoa_r+0x5a8>)
 8007208:	f7f9 f966 	bl	80004d8 <__aeabi_dmul>
 800720c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007210:	f7f9 fbe8 	bl	80009e4 <__aeabi_dcmpge>
 8007214:	9c08      	ldr	r4, [sp, #32]
 8007216:	4626      	mov	r6, r4
 8007218:	2800      	cmp	r0, #0
 800721a:	f040 8241 	bne.w	80076a0 <_dtoa_r+0x940>
 800721e:	2331      	movs	r3, #49	; 0x31
 8007220:	9f03      	ldr	r7, [sp, #12]
 8007222:	f10b 0b01 	add.w	fp, fp, #1
 8007226:	f807 3b01 	strb.w	r3, [r7], #1
 800722a:	e23d      	b.n	80076a8 <_dtoa_r+0x948>
 800722c:	07e2      	lsls	r2, r4, #31
 800722e:	d505      	bpl.n	800723c <_dtoa_r+0x4dc>
 8007230:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007234:	f7f9 f950 	bl	80004d8 <__aeabi_dmul>
 8007238:	2301      	movs	r3, #1
 800723a:	3701      	adds	r7, #1
 800723c:	1064      	asrs	r4, r4, #1
 800723e:	3608      	adds	r6, #8
 8007240:	e76d      	b.n	800711e <_dtoa_r+0x3be>
 8007242:	2702      	movs	r7, #2
 8007244:	e770      	b.n	8007128 <_dtoa_r+0x3c8>
 8007246:	46d8      	mov	r8, fp
 8007248:	9c08      	ldr	r4, [sp, #32]
 800724a:	e78f      	b.n	800716c <_dtoa_r+0x40c>
 800724c:	9903      	ldr	r1, [sp, #12]
 800724e:	4b29      	ldr	r3, [pc, #164]	; (80072f4 <_dtoa_r+0x594>)
 8007250:	4421      	add	r1, r4
 8007252:	9112      	str	r1, [sp, #72]	; 0x48
 8007254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007256:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800725a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800725e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007262:	2900      	cmp	r1, #0
 8007264:	d054      	beq.n	8007310 <_dtoa_r+0x5b0>
 8007266:	2000      	movs	r0, #0
 8007268:	4928      	ldr	r1, [pc, #160]	; (800730c <_dtoa_r+0x5ac>)
 800726a:	f7f9 fa5f 	bl	800072c <__aeabi_ddiv>
 800726e:	463b      	mov	r3, r7
 8007270:	4632      	mov	r2, r6
 8007272:	f7f8 ff79 	bl	8000168 <__aeabi_dsub>
 8007276:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800727a:	9f03      	ldr	r7, [sp, #12]
 800727c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007280:	f7f9 fbda 	bl	8000a38 <__aeabi_d2iz>
 8007284:	4604      	mov	r4, r0
 8007286:	f7f9 f8bd 	bl	8000404 <__aeabi_i2d>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007292:	f7f8 ff69 	bl	8000168 <__aeabi_dsub>
 8007296:	4602      	mov	r2, r0
 8007298:	460b      	mov	r3, r1
 800729a:	3430      	adds	r4, #48	; 0x30
 800729c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072a4:	f807 4b01 	strb.w	r4, [r7], #1
 80072a8:	f7f9 fb88 	bl	80009bc <__aeabi_dcmplt>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d173      	bne.n	8007398 <_dtoa_r+0x638>
 80072b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072b4:	2000      	movs	r0, #0
 80072b6:	4911      	ldr	r1, [pc, #68]	; (80072fc <_dtoa_r+0x59c>)
 80072b8:	f7f8 ff56 	bl	8000168 <__aeabi_dsub>
 80072bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80072c0:	f7f9 fb7c 	bl	80009bc <__aeabi_dcmplt>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	f040 80b6 	bne.w	8007436 <_dtoa_r+0x6d6>
 80072ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072cc:	429f      	cmp	r7, r3
 80072ce:	f43f af7a 	beq.w	80071c6 <_dtoa_r+0x466>
 80072d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072d6:	2200      	movs	r2, #0
 80072d8:	4b09      	ldr	r3, [pc, #36]	; (8007300 <_dtoa_r+0x5a0>)
 80072da:	f7f9 f8fd 	bl	80004d8 <__aeabi_dmul>
 80072de:	2200      	movs	r2, #0
 80072e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072e8:	4b05      	ldr	r3, [pc, #20]	; (8007300 <_dtoa_r+0x5a0>)
 80072ea:	f7f9 f8f5 	bl	80004d8 <__aeabi_dmul>
 80072ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072f2:	e7c3      	b.n	800727c <_dtoa_r+0x51c>
 80072f4:	0800a530 	.word	0x0800a530
 80072f8:	0800a508 	.word	0x0800a508
 80072fc:	3ff00000 	.word	0x3ff00000
 8007300:	40240000 	.word	0x40240000
 8007304:	401c0000 	.word	0x401c0000
 8007308:	40140000 	.word	0x40140000
 800730c:	3fe00000 	.word	0x3fe00000
 8007310:	4630      	mov	r0, r6
 8007312:	4639      	mov	r1, r7
 8007314:	f7f9 f8e0 	bl	80004d8 <__aeabi_dmul>
 8007318:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800731a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800731e:	9c03      	ldr	r4, [sp, #12]
 8007320:	9314      	str	r3, [sp, #80]	; 0x50
 8007322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007326:	f7f9 fb87 	bl	8000a38 <__aeabi_d2iz>
 800732a:	9015      	str	r0, [sp, #84]	; 0x54
 800732c:	f7f9 f86a 	bl	8000404 <__aeabi_i2d>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007338:	f7f8 ff16 	bl	8000168 <__aeabi_dsub>
 800733c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800733e:	4606      	mov	r6, r0
 8007340:	3330      	adds	r3, #48	; 0x30
 8007342:	f804 3b01 	strb.w	r3, [r4], #1
 8007346:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007348:	460f      	mov	r7, r1
 800734a:	429c      	cmp	r4, r3
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	d124      	bne.n	800739c <_dtoa_r+0x63c>
 8007352:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007356:	4baf      	ldr	r3, [pc, #700]	; (8007614 <_dtoa_r+0x8b4>)
 8007358:	f7f8 ff08 	bl	800016c <__adddf3>
 800735c:	4602      	mov	r2, r0
 800735e:	460b      	mov	r3, r1
 8007360:	4630      	mov	r0, r6
 8007362:	4639      	mov	r1, r7
 8007364:	f7f9 fb48 	bl	80009f8 <__aeabi_dcmpgt>
 8007368:	2800      	cmp	r0, #0
 800736a:	d163      	bne.n	8007434 <_dtoa_r+0x6d4>
 800736c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007370:	2000      	movs	r0, #0
 8007372:	49a8      	ldr	r1, [pc, #672]	; (8007614 <_dtoa_r+0x8b4>)
 8007374:	f7f8 fef8 	bl	8000168 <__aeabi_dsub>
 8007378:	4602      	mov	r2, r0
 800737a:	460b      	mov	r3, r1
 800737c:	4630      	mov	r0, r6
 800737e:	4639      	mov	r1, r7
 8007380:	f7f9 fb1c 	bl	80009bc <__aeabi_dcmplt>
 8007384:	2800      	cmp	r0, #0
 8007386:	f43f af1e 	beq.w	80071c6 <_dtoa_r+0x466>
 800738a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800738c:	1e7b      	subs	r3, r7, #1
 800738e:	9314      	str	r3, [sp, #80]	; 0x50
 8007390:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007394:	2b30      	cmp	r3, #48	; 0x30
 8007396:	d0f8      	beq.n	800738a <_dtoa_r+0x62a>
 8007398:	46c3      	mov	fp, r8
 800739a:	e03b      	b.n	8007414 <_dtoa_r+0x6b4>
 800739c:	4b9e      	ldr	r3, [pc, #632]	; (8007618 <_dtoa_r+0x8b8>)
 800739e:	f7f9 f89b 	bl	80004d8 <__aeabi_dmul>
 80073a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073a6:	e7bc      	b.n	8007322 <_dtoa_r+0x5c2>
 80073a8:	9f03      	ldr	r7, [sp, #12]
 80073aa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80073ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073b2:	4640      	mov	r0, r8
 80073b4:	4649      	mov	r1, r9
 80073b6:	f7f9 f9b9 	bl	800072c <__aeabi_ddiv>
 80073ba:	f7f9 fb3d 	bl	8000a38 <__aeabi_d2iz>
 80073be:	4604      	mov	r4, r0
 80073c0:	f7f9 f820 	bl	8000404 <__aeabi_i2d>
 80073c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073c8:	f7f9 f886 	bl	80004d8 <__aeabi_dmul>
 80073cc:	4602      	mov	r2, r0
 80073ce:	460b      	mov	r3, r1
 80073d0:	4640      	mov	r0, r8
 80073d2:	4649      	mov	r1, r9
 80073d4:	f7f8 fec8 	bl	8000168 <__aeabi_dsub>
 80073d8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80073dc:	f807 6b01 	strb.w	r6, [r7], #1
 80073e0:	9e03      	ldr	r6, [sp, #12]
 80073e2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80073e6:	1bbe      	subs	r6, r7, r6
 80073e8:	45b4      	cmp	ip, r6
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	d136      	bne.n	800745e <_dtoa_r+0x6fe>
 80073f0:	f7f8 febc 	bl	800016c <__adddf3>
 80073f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073f8:	4680      	mov	r8, r0
 80073fa:	4689      	mov	r9, r1
 80073fc:	f7f9 fafc 	bl	80009f8 <__aeabi_dcmpgt>
 8007400:	bb58      	cbnz	r0, 800745a <_dtoa_r+0x6fa>
 8007402:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007406:	4640      	mov	r0, r8
 8007408:	4649      	mov	r1, r9
 800740a:	f7f9 facd 	bl	80009a8 <__aeabi_dcmpeq>
 800740e:	b108      	cbz	r0, 8007414 <_dtoa_r+0x6b4>
 8007410:	07e3      	lsls	r3, r4, #31
 8007412:	d422      	bmi.n	800745a <_dtoa_r+0x6fa>
 8007414:	4651      	mov	r1, sl
 8007416:	4628      	mov	r0, r5
 8007418:	f000 fbc2 	bl	8007ba0 <_Bfree>
 800741c:	2300      	movs	r3, #0
 800741e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007420:	703b      	strb	r3, [r7, #0]
 8007422:	f10b 0301 	add.w	r3, fp, #1
 8007426:	6013      	str	r3, [r2, #0]
 8007428:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800742a:	2b00      	cmp	r3, #0
 800742c:	f43f ace6 	beq.w	8006dfc <_dtoa_r+0x9c>
 8007430:	601f      	str	r7, [r3, #0]
 8007432:	e4e3      	b.n	8006dfc <_dtoa_r+0x9c>
 8007434:	4627      	mov	r7, r4
 8007436:	463b      	mov	r3, r7
 8007438:	461f      	mov	r7, r3
 800743a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800743e:	2a39      	cmp	r2, #57	; 0x39
 8007440:	d107      	bne.n	8007452 <_dtoa_r+0x6f2>
 8007442:	9a03      	ldr	r2, [sp, #12]
 8007444:	429a      	cmp	r2, r3
 8007446:	d1f7      	bne.n	8007438 <_dtoa_r+0x6d8>
 8007448:	2230      	movs	r2, #48	; 0x30
 800744a:	9903      	ldr	r1, [sp, #12]
 800744c:	f108 0801 	add.w	r8, r8, #1
 8007450:	700a      	strb	r2, [r1, #0]
 8007452:	781a      	ldrb	r2, [r3, #0]
 8007454:	3201      	adds	r2, #1
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e79e      	b.n	8007398 <_dtoa_r+0x638>
 800745a:	46d8      	mov	r8, fp
 800745c:	e7eb      	b.n	8007436 <_dtoa_r+0x6d6>
 800745e:	2200      	movs	r2, #0
 8007460:	4b6d      	ldr	r3, [pc, #436]	; (8007618 <_dtoa_r+0x8b8>)
 8007462:	f7f9 f839 	bl	80004d8 <__aeabi_dmul>
 8007466:	2200      	movs	r2, #0
 8007468:	2300      	movs	r3, #0
 800746a:	4680      	mov	r8, r0
 800746c:	4689      	mov	r9, r1
 800746e:	f7f9 fa9b 	bl	80009a8 <__aeabi_dcmpeq>
 8007472:	2800      	cmp	r0, #0
 8007474:	d09b      	beq.n	80073ae <_dtoa_r+0x64e>
 8007476:	e7cd      	b.n	8007414 <_dtoa_r+0x6b4>
 8007478:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800747a:	2a00      	cmp	r2, #0
 800747c:	f000 80c4 	beq.w	8007608 <_dtoa_r+0x8a8>
 8007480:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007482:	2a01      	cmp	r2, #1
 8007484:	f300 80a8 	bgt.w	80075d8 <_dtoa_r+0x878>
 8007488:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800748a:	2a00      	cmp	r2, #0
 800748c:	f000 80a0 	beq.w	80075d0 <_dtoa_r+0x870>
 8007490:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007494:	464f      	mov	r7, r9
 8007496:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007498:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800749a:	2101      	movs	r1, #1
 800749c:	441a      	add	r2, r3
 800749e:	4628      	mov	r0, r5
 80074a0:	4499      	add	r9, r3
 80074a2:	9209      	str	r2, [sp, #36]	; 0x24
 80074a4:	f000 fc7c 	bl	8007da0 <__i2b>
 80074a8:	4606      	mov	r6, r0
 80074aa:	b15f      	cbz	r7, 80074c4 <_dtoa_r+0x764>
 80074ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	dd08      	ble.n	80074c4 <_dtoa_r+0x764>
 80074b2:	42bb      	cmp	r3, r7
 80074b4:	bfa8      	it	ge
 80074b6:	463b      	movge	r3, r7
 80074b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074ba:	eba9 0903 	sub.w	r9, r9, r3
 80074be:	1aff      	subs	r7, r7, r3
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	9309      	str	r3, [sp, #36]	; 0x24
 80074c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c6:	b1f3      	cbz	r3, 8007506 <_dtoa_r+0x7a6>
 80074c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f000 80a0 	beq.w	8007610 <_dtoa_r+0x8b0>
 80074d0:	2c00      	cmp	r4, #0
 80074d2:	dd10      	ble.n	80074f6 <_dtoa_r+0x796>
 80074d4:	4631      	mov	r1, r6
 80074d6:	4622      	mov	r2, r4
 80074d8:	4628      	mov	r0, r5
 80074da:	f000 fd1f 	bl	8007f1c <__pow5mult>
 80074de:	4652      	mov	r2, sl
 80074e0:	4601      	mov	r1, r0
 80074e2:	4606      	mov	r6, r0
 80074e4:	4628      	mov	r0, r5
 80074e6:	f000 fc71 	bl	8007dcc <__multiply>
 80074ea:	4680      	mov	r8, r0
 80074ec:	4651      	mov	r1, sl
 80074ee:	4628      	mov	r0, r5
 80074f0:	f000 fb56 	bl	8007ba0 <_Bfree>
 80074f4:	46c2      	mov	sl, r8
 80074f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074f8:	1b1a      	subs	r2, r3, r4
 80074fa:	d004      	beq.n	8007506 <_dtoa_r+0x7a6>
 80074fc:	4651      	mov	r1, sl
 80074fe:	4628      	mov	r0, r5
 8007500:	f000 fd0c 	bl	8007f1c <__pow5mult>
 8007504:	4682      	mov	sl, r0
 8007506:	2101      	movs	r1, #1
 8007508:	4628      	mov	r0, r5
 800750a:	f000 fc49 	bl	8007da0 <__i2b>
 800750e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007510:	4604      	mov	r4, r0
 8007512:	2b00      	cmp	r3, #0
 8007514:	f340 8082 	ble.w	800761c <_dtoa_r+0x8bc>
 8007518:	461a      	mov	r2, r3
 800751a:	4601      	mov	r1, r0
 800751c:	4628      	mov	r0, r5
 800751e:	f000 fcfd 	bl	8007f1c <__pow5mult>
 8007522:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007524:	4604      	mov	r4, r0
 8007526:	2b01      	cmp	r3, #1
 8007528:	dd7b      	ble.n	8007622 <_dtoa_r+0x8c2>
 800752a:	f04f 0800 	mov.w	r8, #0
 800752e:	6923      	ldr	r3, [r4, #16]
 8007530:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007534:	6918      	ldr	r0, [r3, #16]
 8007536:	f000 fbe5 	bl	8007d04 <__hi0bits>
 800753a:	f1c0 0020 	rsb	r0, r0, #32
 800753e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007540:	4418      	add	r0, r3
 8007542:	f010 001f 	ands.w	r0, r0, #31
 8007546:	f000 8092 	beq.w	800766e <_dtoa_r+0x90e>
 800754a:	f1c0 0320 	rsb	r3, r0, #32
 800754e:	2b04      	cmp	r3, #4
 8007550:	f340 8085 	ble.w	800765e <_dtoa_r+0x8fe>
 8007554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007556:	f1c0 001c 	rsb	r0, r0, #28
 800755a:	4403      	add	r3, r0
 800755c:	4481      	add	r9, r0
 800755e:	4407      	add	r7, r0
 8007560:	9309      	str	r3, [sp, #36]	; 0x24
 8007562:	f1b9 0f00 	cmp.w	r9, #0
 8007566:	dd05      	ble.n	8007574 <_dtoa_r+0x814>
 8007568:	4651      	mov	r1, sl
 800756a:	464a      	mov	r2, r9
 800756c:	4628      	mov	r0, r5
 800756e:	f000 fd2f 	bl	8007fd0 <__lshift>
 8007572:	4682      	mov	sl, r0
 8007574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007576:	2b00      	cmp	r3, #0
 8007578:	dd05      	ble.n	8007586 <_dtoa_r+0x826>
 800757a:	4621      	mov	r1, r4
 800757c:	461a      	mov	r2, r3
 800757e:	4628      	mov	r0, r5
 8007580:	f000 fd26 	bl	8007fd0 <__lshift>
 8007584:	4604      	mov	r4, r0
 8007586:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007588:	2b00      	cmp	r3, #0
 800758a:	d072      	beq.n	8007672 <_dtoa_r+0x912>
 800758c:	4621      	mov	r1, r4
 800758e:	4650      	mov	r0, sl
 8007590:	f000 fd8a 	bl	80080a8 <__mcmp>
 8007594:	2800      	cmp	r0, #0
 8007596:	da6c      	bge.n	8007672 <_dtoa_r+0x912>
 8007598:	2300      	movs	r3, #0
 800759a:	4651      	mov	r1, sl
 800759c:	220a      	movs	r2, #10
 800759e:	4628      	mov	r0, r5
 80075a0:	f000 fb20 	bl	8007be4 <__multadd>
 80075a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075a6:	4682      	mov	sl, r0
 80075a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 81ac 	beq.w	800790a <_dtoa_r+0xbaa>
 80075b2:	2300      	movs	r3, #0
 80075b4:	4631      	mov	r1, r6
 80075b6:	220a      	movs	r2, #10
 80075b8:	4628      	mov	r0, r5
 80075ba:	f000 fb13 	bl	8007be4 <__multadd>
 80075be:	9b06      	ldr	r3, [sp, #24]
 80075c0:	4606      	mov	r6, r0
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f300 8093 	bgt.w	80076ee <_dtoa_r+0x98e>
 80075c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	dc59      	bgt.n	8007682 <_dtoa_r+0x922>
 80075ce:	e08e      	b.n	80076ee <_dtoa_r+0x98e>
 80075d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80075d2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80075d6:	e75d      	b.n	8007494 <_dtoa_r+0x734>
 80075d8:	9b08      	ldr	r3, [sp, #32]
 80075da:	1e5c      	subs	r4, r3, #1
 80075dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075de:	42a3      	cmp	r3, r4
 80075e0:	bfbf      	itttt	lt
 80075e2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80075e4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80075e6:	1ae3      	sublt	r3, r4, r3
 80075e8:	18d2      	addlt	r2, r2, r3
 80075ea:	bfa8      	it	ge
 80075ec:	1b1c      	subge	r4, r3, r4
 80075ee:	9b08      	ldr	r3, [sp, #32]
 80075f0:	bfbe      	ittt	lt
 80075f2:	940a      	strlt	r4, [sp, #40]	; 0x28
 80075f4:	920e      	strlt	r2, [sp, #56]	; 0x38
 80075f6:	2400      	movlt	r4, #0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	bfb5      	itete	lt
 80075fc:	eba9 0703 	sublt.w	r7, r9, r3
 8007600:	464f      	movge	r7, r9
 8007602:	2300      	movlt	r3, #0
 8007604:	9b08      	ldrge	r3, [sp, #32]
 8007606:	e747      	b.n	8007498 <_dtoa_r+0x738>
 8007608:	464f      	mov	r7, r9
 800760a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800760c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800760e:	e74c      	b.n	80074aa <_dtoa_r+0x74a>
 8007610:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007612:	e773      	b.n	80074fc <_dtoa_r+0x79c>
 8007614:	3fe00000 	.word	0x3fe00000
 8007618:	40240000 	.word	0x40240000
 800761c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800761e:	2b01      	cmp	r3, #1
 8007620:	dc18      	bgt.n	8007654 <_dtoa_r+0x8f4>
 8007622:	9b04      	ldr	r3, [sp, #16]
 8007624:	b9b3      	cbnz	r3, 8007654 <_dtoa_r+0x8f4>
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800762c:	b993      	cbnz	r3, 8007654 <_dtoa_r+0x8f4>
 800762e:	9b05      	ldr	r3, [sp, #20]
 8007630:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007634:	0d1b      	lsrs	r3, r3, #20
 8007636:	051b      	lsls	r3, r3, #20
 8007638:	b17b      	cbz	r3, 800765a <_dtoa_r+0x8fa>
 800763a:	f04f 0801 	mov.w	r8, #1
 800763e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007640:	f109 0901 	add.w	r9, r9, #1
 8007644:	3301      	adds	r3, #1
 8007646:	9309      	str	r3, [sp, #36]	; 0x24
 8007648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800764a:	2b00      	cmp	r3, #0
 800764c:	f47f af6f 	bne.w	800752e <_dtoa_r+0x7ce>
 8007650:	2001      	movs	r0, #1
 8007652:	e774      	b.n	800753e <_dtoa_r+0x7de>
 8007654:	f04f 0800 	mov.w	r8, #0
 8007658:	e7f6      	b.n	8007648 <_dtoa_r+0x8e8>
 800765a:	4698      	mov	r8, r3
 800765c:	e7f4      	b.n	8007648 <_dtoa_r+0x8e8>
 800765e:	d080      	beq.n	8007562 <_dtoa_r+0x802>
 8007660:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007662:	331c      	adds	r3, #28
 8007664:	441a      	add	r2, r3
 8007666:	4499      	add	r9, r3
 8007668:	441f      	add	r7, r3
 800766a:	9209      	str	r2, [sp, #36]	; 0x24
 800766c:	e779      	b.n	8007562 <_dtoa_r+0x802>
 800766e:	4603      	mov	r3, r0
 8007670:	e7f6      	b.n	8007660 <_dtoa_r+0x900>
 8007672:	9b08      	ldr	r3, [sp, #32]
 8007674:	2b00      	cmp	r3, #0
 8007676:	dc34      	bgt.n	80076e2 <_dtoa_r+0x982>
 8007678:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800767a:	2b02      	cmp	r3, #2
 800767c:	dd31      	ble.n	80076e2 <_dtoa_r+0x982>
 800767e:	9b08      	ldr	r3, [sp, #32]
 8007680:	9306      	str	r3, [sp, #24]
 8007682:	9b06      	ldr	r3, [sp, #24]
 8007684:	b963      	cbnz	r3, 80076a0 <_dtoa_r+0x940>
 8007686:	4621      	mov	r1, r4
 8007688:	2205      	movs	r2, #5
 800768a:	4628      	mov	r0, r5
 800768c:	f000 faaa 	bl	8007be4 <__multadd>
 8007690:	4601      	mov	r1, r0
 8007692:	4604      	mov	r4, r0
 8007694:	4650      	mov	r0, sl
 8007696:	f000 fd07 	bl	80080a8 <__mcmp>
 800769a:	2800      	cmp	r0, #0
 800769c:	f73f adbf 	bgt.w	800721e <_dtoa_r+0x4be>
 80076a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076a2:	9f03      	ldr	r7, [sp, #12]
 80076a4:	ea6f 0b03 	mvn.w	fp, r3
 80076a8:	f04f 0800 	mov.w	r8, #0
 80076ac:	4621      	mov	r1, r4
 80076ae:	4628      	mov	r0, r5
 80076b0:	f000 fa76 	bl	8007ba0 <_Bfree>
 80076b4:	2e00      	cmp	r6, #0
 80076b6:	f43f aead 	beq.w	8007414 <_dtoa_r+0x6b4>
 80076ba:	f1b8 0f00 	cmp.w	r8, #0
 80076be:	d005      	beq.n	80076cc <_dtoa_r+0x96c>
 80076c0:	45b0      	cmp	r8, r6
 80076c2:	d003      	beq.n	80076cc <_dtoa_r+0x96c>
 80076c4:	4641      	mov	r1, r8
 80076c6:	4628      	mov	r0, r5
 80076c8:	f000 fa6a 	bl	8007ba0 <_Bfree>
 80076cc:	4631      	mov	r1, r6
 80076ce:	4628      	mov	r0, r5
 80076d0:	f000 fa66 	bl	8007ba0 <_Bfree>
 80076d4:	e69e      	b.n	8007414 <_dtoa_r+0x6b4>
 80076d6:	2400      	movs	r4, #0
 80076d8:	4626      	mov	r6, r4
 80076da:	e7e1      	b.n	80076a0 <_dtoa_r+0x940>
 80076dc:	46c3      	mov	fp, r8
 80076de:	4626      	mov	r6, r4
 80076e0:	e59d      	b.n	800721e <_dtoa_r+0x4be>
 80076e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 80c8 	beq.w	800787a <_dtoa_r+0xb1a>
 80076ea:	9b08      	ldr	r3, [sp, #32]
 80076ec:	9306      	str	r3, [sp, #24]
 80076ee:	2f00      	cmp	r7, #0
 80076f0:	dd05      	ble.n	80076fe <_dtoa_r+0x99e>
 80076f2:	4631      	mov	r1, r6
 80076f4:	463a      	mov	r2, r7
 80076f6:	4628      	mov	r0, r5
 80076f8:	f000 fc6a 	bl	8007fd0 <__lshift>
 80076fc:	4606      	mov	r6, r0
 80076fe:	f1b8 0f00 	cmp.w	r8, #0
 8007702:	d05b      	beq.n	80077bc <_dtoa_r+0xa5c>
 8007704:	4628      	mov	r0, r5
 8007706:	6871      	ldr	r1, [r6, #4]
 8007708:	f000 fa0a 	bl	8007b20 <_Balloc>
 800770c:	4607      	mov	r7, r0
 800770e:	b928      	cbnz	r0, 800771c <_dtoa_r+0x9bc>
 8007710:	4602      	mov	r2, r0
 8007712:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007716:	4b81      	ldr	r3, [pc, #516]	; (800791c <_dtoa_r+0xbbc>)
 8007718:	f7ff bb36 	b.w	8006d88 <_dtoa_r+0x28>
 800771c:	6932      	ldr	r2, [r6, #16]
 800771e:	f106 010c 	add.w	r1, r6, #12
 8007722:	3202      	adds	r2, #2
 8007724:	0092      	lsls	r2, r2, #2
 8007726:	300c      	adds	r0, #12
 8007728:	f001 ff72 	bl	8009610 <memcpy>
 800772c:	2201      	movs	r2, #1
 800772e:	4639      	mov	r1, r7
 8007730:	4628      	mov	r0, r5
 8007732:	f000 fc4d 	bl	8007fd0 <__lshift>
 8007736:	46b0      	mov	r8, r6
 8007738:	4606      	mov	r6, r0
 800773a:	9b03      	ldr	r3, [sp, #12]
 800773c:	9a03      	ldr	r2, [sp, #12]
 800773e:	3301      	adds	r3, #1
 8007740:	9308      	str	r3, [sp, #32]
 8007742:	9b06      	ldr	r3, [sp, #24]
 8007744:	4413      	add	r3, r2
 8007746:	930b      	str	r3, [sp, #44]	; 0x2c
 8007748:	9b04      	ldr	r3, [sp, #16]
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	930a      	str	r3, [sp, #40]	; 0x28
 8007750:	9b08      	ldr	r3, [sp, #32]
 8007752:	4621      	mov	r1, r4
 8007754:	3b01      	subs	r3, #1
 8007756:	4650      	mov	r0, sl
 8007758:	9304      	str	r3, [sp, #16]
 800775a:	f7ff fa75 	bl	8006c48 <quorem>
 800775e:	4641      	mov	r1, r8
 8007760:	9006      	str	r0, [sp, #24]
 8007762:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007766:	4650      	mov	r0, sl
 8007768:	f000 fc9e 	bl	80080a8 <__mcmp>
 800776c:	4632      	mov	r2, r6
 800776e:	9009      	str	r0, [sp, #36]	; 0x24
 8007770:	4621      	mov	r1, r4
 8007772:	4628      	mov	r0, r5
 8007774:	f000 fcb4 	bl	80080e0 <__mdiff>
 8007778:	68c2      	ldr	r2, [r0, #12]
 800777a:	4607      	mov	r7, r0
 800777c:	bb02      	cbnz	r2, 80077c0 <_dtoa_r+0xa60>
 800777e:	4601      	mov	r1, r0
 8007780:	4650      	mov	r0, sl
 8007782:	f000 fc91 	bl	80080a8 <__mcmp>
 8007786:	4602      	mov	r2, r0
 8007788:	4639      	mov	r1, r7
 800778a:	4628      	mov	r0, r5
 800778c:	920c      	str	r2, [sp, #48]	; 0x30
 800778e:	f000 fa07 	bl	8007ba0 <_Bfree>
 8007792:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007794:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007796:	9f08      	ldr	r7, [sp, #32]
 8007798:	ea43 0102 	orr.w	r1, r3, r2
 800779c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800779e:	4319      	orrs	r1, r3
 80077a0:	d110      	bne.n	80077c4 <_dtoa_r+0xa64>
 80077a2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077a6:	d029      	beq.n	80077fc <_dtoa_r+0xa9c>
 80077a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dd02      	ble.n	80077b4 <_dtoa_r+0xa54>
 80077ae:	9b06      	ldr	r3, [sp, #24]
 80077b0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80077b4:	9b04      	ldr	r3, [sp, #16]
 80077b6:	f883 9000 	strb.w	r9, [r3]
 80077ba:	e777      	b.n	80076ac <_dtoa_r+0x94c>
 80077bc:	4630      	mov	r0, r6
 80077be:	e7ba      	b.n	8007736 <_dtoa_r+0x9d6>
 80077c0:	2201      	movs	r2, #1
 80077c2:	e7e1      	b.n	8007788 <_dtoa_r+0xa28>
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	db04      	blt.n	80077d4 <_dtoa_r+0xa74>
 80077ca:	9922      	ldr	r1, [sp, #136]	; 0x88
 80077cc:	430b      	orrs	r3, r1
 80077ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077d0:	430b      	orrs	r3, r1
 80077d2:	d120      	bne.n	8007816 <_dtoa_r+0xab6>
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	dded      	ble.n	80077b4 <_dtoa_r+0xa54>
 80077d8:	4651      	mov	r1, sl
 80077da:	2201      	movs	r2, #1
 80077dc:	4628      	mov	r0, r5
 80077de:	f000 fbf7 	bl	8007fd0 <__lshift>
 80077e2:	4621      	mov	r1, r4
 80077e4:	4682      	mov	sl, r0
 80077e6:	f000 fc5f 	bl	80080a8 <__mcmp>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	dc03      	bgt.n	80077f6 <_dtoa_r+0xa96>
 80077ee:	d1e1      	bne.n	80077b4 <_dtoa_r+0xa54>
 80077f0:	f019 0f01 	tst.w	r9, #1
 80077f4:	d0de      	beq.n	80077b4 <_dtoa_r+0xa54>
 80077f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077fa:	d1d8      	bne.n	80077ae <_dtoa_r+0xa4e>
 80077fc:	2339      	movs	r3, #57	; 0x39
 80077fe:	9a04      	ldr	r2, [sp, #16]
 8007800:	7013      	strb	r3, [r2, #0]
 8007802:	463b      	mov	r3, r7
 8007804:	461f      	mov	r7, r3
 8007806:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800780a:	3b01      	subs	r3, #1
 800780c:	2a39      	cmp	r2, #57	; 0x39
 800780e:	d06b      	beq.n	80078e8 <_dtoa_r+0xb88>
 8007810:	3201      	adds	r2, #1
 8007812:	701a      	strb	r2, [r3, #0]
 8007814:	e74a      	b.n	80076ac <_dtoa_r+0x94c>
 8007816:	2a00      	cmp	r2, #0
 8007818:	dd07      	ble.n	800782a <_dtoa_r+0xaca>
 800781a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800781e:	d0ed      	beq.n	80077fc <_dtoa_r+0xa9c>
 8007820:	9a04      	ldr	r2, [sp, #16]
 8007822:	f109 0301 	add.w	r3, r9, #1
 8007826:	7013      	strb	r3, [r2, #0]
 8007828:	e740      	b.n	80076ac <_dtoa_r+0x94c>
 800782a:	9b08      	ldr	r3, [sp, #32]
 800782c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800782e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007832:	4293      	cmp	r3, r2
 8007834:	d042      	beq.n	80078bc <_dtoa_r+0xb5c>
 8007836:	4651      	mov	r1, sl
 8007838:	2300      	movs	r3, #0
 800783a:	220a      	movs	r2, #10
 800783c:	4628      	mov	r0, r5
 800783e:	f000 f9d1 	bl	8007be4 <__multadd>
 8007842:	45b0      	cmp	r8, r6
 8007844:	4682      	mov	sl, r0
 8007846:	f04f 0300 	mov.w	r3, #0
 800784a:	f04f 020a 	mov.w	r2, #10
 800784e:	4641      	mov	r1, r8
 8007850:	4628      	mov	r0, r5
 8007852:	d107      	bne.n	8007864 <_dtoa_r+0xb04>
 8007854:	f000 f9c6 	bl	8007be4 <__multadd>
 8007858:	4680      	mov	r8, r0
 800785a:	4606      	mov	r6, r0
 800785c:	9b08      	ldr	r3, [sp, #32]
 800785e:	3301      	adds	r3, #1
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	e775      	b.n	8007750 <_dtoa_r+0x9f0>
 8007864:	f000 f9be 	bl	8007be4 <__multadd>
 8007868:	4631      	mov	r1, r6
 800786a:	4680      	mov	r8, r0
 800786c:	2300      	movs	r3, #0
 800786e:	220a      	movs	r2, #10
 8007870:	4628      	mov	r0, r5
 8007872:	f000 f9b7 	bl	8007be4 <__multadd>
 8007876:	4606      	mov	r6, r0
 8007878:	e7f0      	b.n	800785c <_dtoa_r+0xafc>
 800787a:	9b08      	ldr	r3, [sp, #32]
 800787c:	9306      	str	r3, [sp, #24]
 800787e:	9f03      	ldr	r7, [sp, #12]
 8007880:	4621      	mov	r1, r4
 8007882:	4650      	mov	r0, sl
 8007884:	f7ff f9e0 	bl	8006c48 <quorem>
 8007888:	9b03      	ldr	r3, [sp, #12]
 800788a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800788e:	f807 9b01 	strb.w	r9, [r7], #1
 8007892:	1afa      	subs	r2, r7, r3
 8007894:	9b06      	ldr	r3, [sp, #24]
 8007896:	4293      	cmp	r3, r2
 8007898:	dd07      	ble.n	80078aa <_dtoa_r+0xb4a>
 800789a:	4651      	mov	r1, sl
 800789c:	2300      	movs	r3, #0
 800789e:	220a      	movs	r2, #10
 80078a0:	4628      	mov	r0, r5
 80078a2:	f000 f99f 	bl	8007be4 <__multadd>
 80078a6:	4682      	mov	sl, r0
 80078a8:	e7ea      	b.n	8007880 <_dtoa_r+0xb20>
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	f04f 0800 	mov.w	r8, #0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	bfcc      	ite	gt
 80078b4:	461f      	movgt	r7, r3
 80078b6:	2701      	movle	r7, #1
 80078b8:	9b03      	ldr	r3, [sp, #12]
 80078ba:	441f      	add	r7, r3
 80078bc:	4651      	mov	r1, sl
 80078be:	2201      	movs	r2, #1
 80078c0:	4628      	mov	r0, r5
 80078c2:	f000 fb85 	bl	8007fd0 <__lshift>
 80078c6:	4621      	mov	r1, r4
 80078c8:	4682      	mov	sl, r0
 80078ca:	f000 fbed 	bl	80080a8 <__mcmp>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	dc97      	bgt.n	8007802 <_dtoa_r+0xaa2>
 80078d2:	d102      	bne.n	80078da <_dtoa_r+0xb7a>
 80078d4:	f019 0f01 	tst.w	r9, #1
 80078d8:	d193      	bne.n	8007802 <_dtoa_r+0xaa2>
 80078da:	463b      	mov	r3, r7
 80078dc:	461f      	mov	r7, r3
 80078de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078e2:	2a30      	cmp	r2, #48	; 0x30
 80078e4:	d0fa      	beq.n	80078dc <_dtoa_r+0xb7c>
 80078e6:	e6e1      	b.n	80076ac <_dtoa_r+0x94c>
 80078e8:	9a03      	ldr	r2, [sp, #12]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d18a      	bne.n	8007804 <_dtoa_r+0xaa4>
 80078ee:	2331      	movs	r3, #49	; 0x31
 80078f0:	f10b 0b01 	add.w	fp, fp, #1
 80078f4:	e797      	b.n	8007826 <_dtoa_r+0xac6>
 80078f6:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <_dtoa_r+0xbc0>)
 80078f8:	f7ff ba9f 	b.w	8006e3a <_dtoa_r+0xda>
 80078fc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f47f aa77 	bne.w	8006df2 <_dtoa_r+0x92>
 8007904:	4b07      	ldr	r3, [pc, #28]	; (8007924 <_dtoa_r+0xbc4>)
 8007906:	f7ff ba98 	b.w	8006e3a <_dtoa_r+0xda>
 800790a:	9b06      	ldr	r3, [sp, #24]
 800790c:	2b00      	cmp	r3, #0
 800790e:	dcb6      	bgt.n	800787e <_dtoa_r+0xb1e>
 8007910:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007912:	2b02      	cmp	r3, #2
 8007914:	f73f aeb5 	bgt.w	8007682 <_dtoa_r+0x922>
 8007918:	e7b1      	b.n	800787e <_dtoa_r+0xb1e>
 800791a:	bf00      	nop
 800791c:	0800a497 	.word	0x0800a497
 8007920:	0800a3f2 	.word	0x0800a3f2
 8007924:	0800a41b 	.word	0x0800a41b

08007928 <_free_r>:
 8007928:	b538      	push	{r3, r4, r5, lr}
 800792a:	4605      	mov	r5, r0
 800792c:	2900      	cmp	r1, #0
 800792e:	d040      	beq.n	80079b2 <_free_r+0x8a>
 8007930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007934:	1f0c      	subs	r4, r1, #4
 8007936:	2b00      	cmp	r3, #0
 8007938:	bfb8      	it	lt
 800793a:	18e4      	addlt	r4, r4, r3
 800793c:	f000 f8e4 	bl	8007b08 <__malloc_lock>
 8007940:	4a1c      	ldr	r2, [pc, #112]	; (80079b4 <_free_r+0x8c>)
 8007942:	6813      	ldr	r3, [r2, #0]
 8007944:	b933      	cbnz	r3, 8007954 <_free_r+0x2c>
 8007946:	6063      	str	r3, [r4, #4]
 8007948:	6014      	str	r4, [r2, #0]
 800794a:	4628      	mov	r0, r5
 800794c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007950:	f000 b8e0 	b.w	8007b14 <__malloc_unlock>
 8007954:	42a3      	cmp	r3, r4
 8007956:	d908      	bls.n	800796a <_free_r+0x42>
 8007958:	6820      	ldr	r0, [r4, #0]
 800795a:	1821      	adds	r1, r4, r0
 800795c:	428b      	cmp	r3, r1
 800795e:	bf01      	itttt	eq
 8007960:	6819      	ldreq	r1, [r3, #0]
 8007962:	685b      	ldreq	r3, [r3, #4]
 8007964:	1809      	addeq	r1, r1, r0
 8007966:	6021      	streq	r1, [r4, #0]
 8007968:	e7ed      	b.n	8007946 <_free_r+0x1e>
 800796a:	461a      	mov	r2, r3
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	b10b      	cbz	r3, 8007974 <_free_r+0x4c>
 8007970:	42a3      	cmp	r3, r4
 8007972:	d9fa      	bls.n	800796a <_free_r+0x42>
 8007974:	6811      	ldr	r1, [r2, #0]
 8007976:	1850      	adds	r0, r2, r1
 8007978:	42a0      	cmp	r0, r4
 800797a:	d10b      	bne.n	8007994 <_free_r+0x6c>
 800797c:	6820      	ldr	r0, [r4, #0]
 800797e:	4401      	add	r1, r0
 8007980:	1850      	adds	r0, r2, r1
 8007982:	4283      	cmp	r3, r0
 8007984:	6011      	str	r1, [r2, #0]
 8007986:	d1e0      	bne.n	800794a <_free_r+0x22>
 8007988:	6818      	ldr	r0, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	4408      	add	r0, r1
 800798e:	6010      	str	r0, [r2, #0]
 8007990:	6053      	str	r3, [r2, #4]
 8007992:	e7da      	b.n	800794a <_free_r+0x22>
 8007994:	d902      	bls.n	800799c <_free_r+0x74>
 8007996:	230c      	movs	r3, #12
 8007998:	602b      	str	r3, [r5, #0]
 800799a:	e7d6      	b.n	800794a <_free_r+0x22>
 800799c:	6820      	ldr	r0, [r4, #0]
 800799e:	1821      	adds	r1, r4, r0
 80079a0:	428b      	cmp	r3, r1
 80079a2:	bf01      	itttt	eq
 80079a4:	6819      	ldreq	r1, [r3, #0]
 80079a6:	685b      	ldreq	r3, [r3, #4]
 80079a8:	1809      	addeq	r1, r1, r0
 80079aa:	6021      	streq	r1, [r4, #0]
 80079ac:	6063      	str	r3, [r4, #4]
 80079ae:	6054      	str	r4, [r2, #4]
 80079b0:	e7cb      	b.n	800794a <_free_r+0x22>
 80079b2:	bd38      	pop	{r3, r4, r5, pc}
 80079b4:	20000628 	.word	0x20000628

080079b8 <malloc>:
 80079b8:	4b02      	ldr	r3, [pc, #8]	; (80079c4 <malloc+0xc>)
 80079ba:	4601      	mov	r1, r0
 80079bc:	6818      	ldr	r0, [r3, #0]
 80079be:	f000 b823 	b.w	8007a08 <_malloc_r>
 80079c2:	bf00      	nop
 80079c4:	20000068 	.word	0x20000068

080079c8 <sbrk_aligned>:
 80079c8:	b570      	push	{r4, r5, r6, lr}
 80079ca:	4e0e      	ldr	r6, [pc, #56]	; (8007a04 <sbrk_aligned+0x3c>)
 80079cc:	460c      	mov	r4, r1
 80079ce:	6831      	ldr	r1, [r6, #0]
 80079d0:	4605      	mov	r5, r0
 80079d2:	b911      	cbnz	r1, 80079da <sbrk_aligned+0x12>
 80079d4:	f001 fe0c 	bl	80095f0 <_sbrk_r>
 80079d8:	6030      	str	r0, [r6, #0]
 80079da:	4621      	mov	r1, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f001 fe07 	bl	80095f0 <_sbrk_r>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	d00a      	beq.n	80079fc <sbrk_aligned+0x34>
 80079e6:	1cc4      	adds	r4, r0, #3
 80079e8:	f024 0403 	bic.w	r4, r4, #3
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d007      	beq.n	8007a00 <sbrk_aligned+0x38>
 80079f0:	1a21      	subs	r1, r4, r0
 80079f2:	4628      	mov	r0, r5
 80079f4:	f001 fdfc 	bl	80095f0 <_sbrk_r>
 80079f8:	3001      	adds	r0, #1
 80079fa:	d101      	bne.n	8007a00 <sbrk_aligned+0x38>
 80079fc:	f04f 34ff 	mov.w	r4, #4294967295
 8007a00:	4620      	mov	r0, r4
 8007a02:	bd70      	pop	{r4, r5, r6, pc}
 8007a04:	2000062c 	.word	0x2000062c

08007a08 <_malloc_r>:
 8007a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a0c:	1ccd      	adds	r5, r1, #3
 8007a0e:	f025 0503 	bic.w	r5, r5, #3
 8007a12:	3508      	adds	r5, #8
 8007a14:	2d0c      	cmp	r5, #12
 8007a16:	bf38      	it	cc
 8007a18:	250c      	movcc	r5, #12
 8007a1a:	2d00      	cmp	r5, #0
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	db01      	blt.n	8007a24 <_malloc_r+0x1c>
 8007a20:	42a9      	cmp	r1, r5
 8007a22:	d905      	bls.n	8007a30 <_malloc_r+0x28>
 8007a24:	230c      	movs	r3, #12
 8007a26:	2600      	movs	r6, #0
 8007a28:	603b      	str	r3, [r7, #0]
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007b04 <_malloc_r+0xfc>
 8007a34:	f000 f868 	bl	8007b08 <__malloc_lock>
 8007a38:	f8d8 3000 	ldr.w	r3, [r8]
 8007a3c:	461c      	mov	r4, r3
 8007a3e:	bb5c      	cbnz	r4, 8007a98 <_malloc_r+0x90>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4638      	mov	r0, r7
 8007a44:	f7ff ffc0 	bl	80079c8 <sbrk_aligned>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	d155      	bne.n	8007afa <_malloc_r+0xf2>
 8007a4e:	f8d8 4000 	ldr.w	r4, [r8]
 8007a52:	4626      	mov	r6, r4
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	d145      	bne.n	8007ae4 <_malloc_r+0xdc>
 8007a58:	2c00      	cmp	r4, #0
 8007a5a:	d048      	beq.n	8007aee <_malloc_r+0xe6>
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	4631      	mov	r1, r6
 8007a60:	4638      	mov	r0, r7
 8007a62:	eb04 0903 	add.w	r9, r4, r3
 8007a66:	f001 fdc3 	bl	80095f0 <_sbrk_r>
 8007a6a:	4581      	cmp	r9, r0
 8007a6c:	d13f      	bne.n	8007aee <_malloc_r+0xe6>
 8007a6e:	6821      	ldr	r1, [r4, #0]
 8007a70:	4638      	mov	r0, r7
 8007a72:	1a6d      	subs	r5, r5, r1
 8007a74:	4629      	mov	r1, r5
 8007a76:	f7ff ffa7 	bl	80079c8 <sbrk_aligned>
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	d037      	beq.n	8007aee <_malloc_r+0xe6>
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	442b      	add	r3, r5
 8007a82:	6023      	str	r3, [r4, #0]
 8007a84:	f8d8 3000 	ldr.w	r3, [r8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d038      	beq.n	8007afe <_malloc_r+0xf6>
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	42a2      	cmp	r2, r4
 8007a90:	d12b      	bne.n	8007aea <_malloc_r+0xe2>
 8007a92:	2200      	movs	r2, #0
 8007a94:	605a      	str	r2, [r3, #4]
 8007a96:	e00f      	b.n	8007ab8 <_malloc_r+0xb0>
 8007a98:	6822      	ldr	r2, [r4, #0]
 8007a9a:	1b52      	subs	r2, r2, r5
 8007a9c:	d41f      	bmi.n	8007ade <_malloc_r+0xd6>
 8007a9e:	2a0b      	cmp	r2, #11
 8007aa0:	d917      	bls.n	8007ad2 <_malloc_r+0xca>
 8007aa2:	1961      	adds	r1, r4, r5
 8007aa4:	42a3      	cmp	r3, r4
 8007aa6:	6025      	str	r5, [r4, #0]
 8007aa8:	bf18      	it	ne
 8007aaa:	6059      	strne	r1, [r3, #4]
 8007aac:	6863      	ldr	r3, [r4, #4]
 8007aae:	bf08      	it	eq
 8007ab0:	f8c8 1000 	streq.w	r1, [r8]
 8007ab4:	5162      	str	r2, [r4, r5]
 8007ab6:	604b      	str	r3, [r1, #4]
 8007ab8:	4638      	mov	r0, r7
 8007aba:	f104 060b 	add.w	r6, r4, #11
 8007abe:	f000 f829 	bl	8007b14 <__malloc_unlock>
 8007ac2:	f026 0607 	bic.w	r6, r6, #7
 8007ac6:	1d23      	adds	r3, r4, #4
 8007ac8:	1af2      	subs	r2, r6, r3
 8007aca:	d0ae      	beq.n	8007a2a <_malloc_r+0x22>
 8007acc:	1b9b      	subs	r3, r3, r6
 8007ace:	50a3      	str	r3, [r4, r2]
 8007ad0:	e7ab      	b.n	8007a2a <_malloc_r+0x22>
 8007ad2:	42a3      	cmp	r3, r4
 8007ad4:	6862      	ldr	r2, [r4, #4]
 8007ad6:	d1dd      	bne.n	8007a94 <_malloc_r+0x8c>
 8007ad8:	f8c8 2000 	str.w	r2, [r8]
 8007adc:	e7ec      	b.n	8007ab8 <_malloc_r+0xb0>
 8007ade:	4623      	mov	r3, r4
 8007ae0:	6864      	ldr	r4, [r4, #4]
 8007ae2:	e7ac      	b.n	8007a3e <_malloc_r+0x36>
 8007ae4:	4634      	mov	r4, r6
 8007ae6:	6876      	ldr	r6, [r6, #4]
 8007ae8:	e7b4      	b.n	8007a54 <_malloc_r+0x4c>
 8007aea:	4613      	mov	r3, r2
 8007aec:	e7cc      	b.n	8007a88 <_malloc_r+0x80>
 8007aee:	230c      	movs	r3, #12
 8007af0:	4638      	mov	r0, r7
 8007af2:	603b      	str	r3, [r7, #0]
 8007af4:	f000 f80e 	bl	8007b14 <__malloc_unlock>
 8007af8:	e797      	b.n	8007a2a <_malloc_r+0x22>
 8007afa:	6025      	str	r5, [r4, #0]
 8007afc:	e7dc      	b.n	8007ab8 <_malloc_r+0xb0>
 8007afe:	605b      	str	r3, [r3, #4]
 8007b00:	deff      	udf	#255	; 0xff
 8007b02:	bf00      	nop
 8007b04:	20000628 	.word	0x20000628

08007b08 <__malloc_lock>:
 8007b08:	4801      	ldr	r0, [pc, #4]	; (8007b10 <__malloc_lock+0x8>)
 8007b0a:	f7ff b888 	b.w	8006c1e <__retarget_lock_acquire_recursive>
 8007b0e:	bf00      	nop
 8007b10:	20000624 	.word	0x20000624

08007b14 <__malloc_unlock>:
 8007b14:	4801      	ldr	r0, [pc, #4]	; (8007b1c <__malloc_unlock+0x8>)
 8007b16:	f7ff b883 	b.w	8006c20 <__retarget_lock_release_recursive>
 8007b1a:	bf00      	nop
 8007b1c:	20000624 	.word	0x20000624

08007b20 <_Balloc>:
 8007b20:	b570      	push	{r4, r5, r6, lr}
 8007b22:	69c6      	ldr	r6, [r0, #28]
 8007b24:	4604      	mov	r4, r0
 8007b26:	460d      	mov	r5, r1
 8007b28:	b976      	cbnz	r6, 8007b48 <_Balloc+0x28>
 8007b2a:	2010      	movs	r0, #16
 8007b2c:	f7ff ff44 	bl	80079b8 <malloc>
 8007b30:	4602      	mov	r2, r0
 8007b32:	61e0      	str	r0, [r4, #28]
 8007b34:	b920      	cbnz	r0, 8007b40 <_Balloc+0x20>
 8007b36:	216b      	movs	r1, #107	; 0x6b
 8007b38:	4b17      	ldr	r3, [pc, #92]	; (8007b98 <_Balloc+0x78>)
 8007b3a:	4818      	ldr	r0, [pc, #96]	; (8007b9c <_Balloc+0x7c>)
 8007b3c:	f001 fd7c 	bl	8009638 <__assert_func>
 8007b40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b44:	6006      	str	r6, [r0, #0]
 8007b46:	60c6      	str	r6, [r0, #12]
 8007b48:	69e6      	ldr	r6, [r4, #28]
 8007b4a:	68f3      	ldr	r3, [r6, #12]
 8007b4c:	b183      	cbz	r3, 8007b70 <_Balloc+0x50>
 8007b4e:	69e3      	ldr	r3, [r4, #28]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b56:	b9b8      	cbnz	r0, 8007b88 <_Balloc+0x68>
 8007b58:	2101      	movs	r1, #1
 8007b5a:	fa01 f605 	lsl.w	r6, r1, r5
 8007b5e:	1d72      	adds	r2, r6, #5
 8007b60:	4620      	mov	r0, r4
 8007b62:	0092      	lsls	r2, r2, #2
 8007b64:	f001 fd86 	bl	8009674 <_calloc_r>
 8007b68:	b160      	cbz	r0, 8007b84 <_Balloc+0x64>
 8007b6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b6e:	e00e      	b.n	8007b8e <_Balloc+0x6e>
 8007b70:	2221      	movs	r2, #33	; 0x21
 8007b72:	2104      	movs	r1, #4
 8007b74:	4620      	mov	r0, r4
 8007b76:	f001 fd7d 	bl	8009674 <_calloc_r>
 8007b7a:	69e3      	ldr	r3, [r4, #28]
 8007b7c:	60f0      	str	r0, [r6, #12]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1e4      	bne.n	8007b4e <_Balloc+0x2e>
 8007b84:	2000      	movs	r0, #0
 8007b86:	bd70      	pop	{r4, r5, r6, pc}
 8007b88:	6802      	ldr	r2, [r0, #0]
 8007b8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b8e:	2300      	movs	r3, #0
 8007b90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b94:	e7f7      	b.n	8007b86 <_Balloc+0x66>
 8007b96:	bf00      	nop
 8007b98:	0800a428 	.word	0x0800a428
 8007b9c:	0800a4a8 	.word	0x0800a4a8

08007ba0 <_Bfree>:
 8007ba0:	b570      	push	{r4, r5, r6, lr}
 8007ba2:	69c6      	ldr	r6, [r0, #28]
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	b976      	cbnz	r6, 8007bc8 <_Bfree+0x28>
 8007baa:	2010      	movs	r0, #16
 8007bac:	f7ff ff04 	bl	80079b8 <malloc>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	61e8      	str	r0, [r5, #28]
 8007bb4:	b920      	cbnz	r0, 8007bc0 <_Bfree+0x20>
 8007bb6:	218f      	movs	r1, #143	; 0x8f
 8007bb8:	4b08      	ldr	r3, [pc, #32]	; (8007bdc <_Bfree+0x3c>)
 8007bba:	4809      	ldr	r0, [pc, #36]	; (8007be0 <_Bfree+0x40>)
 8007bbc:	f001 fd3c 	bl	8009638 <__assert_func>
 8007bc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bc4:	6006      	str	r6, [r0, #0]
 8007bc6:	60c6      	str	r6, [r0, #12]
 8007bc8:	b13c      	cbz	r4, 8007bda <_Bfree+0x3a>
 8007bca:	69eb      	ldr	r3, [r5, #28]
 8007bcc:	6862      	ldr	r2, [r4, #4]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bd4:	6021      	str	r1, [r4, #0]
 8007bd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	0800a428 	.word	0x0800a428
 8007be0:	0800a4a8 	.word	0x0800a4a8

08007be4 <__multadd>:
 8007be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be8:	4607      	mov	r7, r0
 8007bea:	460c      	mov	r4, r1
 8007bec:	461e      	mov	r6, r3
 8007bee:	2000      	movs	r0, #0
 8007bf0:	690d      	ldr	r5, [r1, #16]
 8007bf2:	f101 0c14 	add.w	ip, r1, #20
 8007bf6:	f8dc 3000 	ldr.w	r3, [ip]
 8007bfa:	3001      	adds	r0, #1
 8007bfc:	b299      	uxth	r1, r3
 8007bfe:	fb02 6101 	mla	r1, r2, r1, r6
 8007c02:	0c1e      	lsrs	r6, r3, #16
 8007c04:	0c0b      	lsrs	r3, r1, #16
 8007c06:	fb02 3306 	mla	r3, r2, r6, r3
 8007c0a:	b289      	uxth	r1, r1
 8007c0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c10:	4285      	cmp	r5, r0
 8007c12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c16:	f84c 1b04 	str.w	r1, [ip], #4
 8007c1a:	dcec      	bgt.n	8007bf6 <__multadd+0x12>
 8007c1c:	b30e      	cbz	r6, 8007c62 <__multadd+0x7e>
 8007c1e:	68a3      	ldr	r3, [r4, #8]
 8007c20:	42ab      	cmp	r3, r5
 8007c22:	dc19      	bgt.n	8007c58 <__multadd+0x74>
 8007c24:	6861      	ldr	r1, [r4, #4]
 8007c26:	4638      	mov	r0, r7
 8007c28:	3101      	adds	r1, #1
 8007c2a:	f7ff ff79 	bl	8007b20 <_Balloc>
 8007c2e:	4680      	mov	r8, r0
 8007c30:	b928      	cbnz	r0, 8007c3e <__multadd+0x5a>
 8007c32:	4602      	mov	r2, r0
 8007c34:	21ba      	movs	r1, #186	; 0xba
 8007c36:	4b0c      	ldr	r3, [pc, #48]	; (8007c68 <__multadd+0x84>)
 8007c38:	480c      	ldr	r0, [pc, #48]	; (8007c6c <__multadd+0x88>)
 8007c3a:	f001 fcfd 	bl	8009638 <__assert_func>
 8007c3e:	6922      	ldr	r2, [r4, #16]
 8007c40:	f104 010c 	add.w	r1, r4, #12
 8007c44:	3202      	adds	r2, #2
 8007c46:	0092      	lsls	r2, r2, #2
 8007c48:	300c      	adds	r0, #12
 8007c4a:	f001 fce1 	bl	8009610 <memcpy>
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4638      	mov	r0, r7
 8007c52:	f7ff ffa5 	bl	8007ba0 <_Bfree>
 8007c56:	4644      	mov	r4, r8
 8007c58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c5c:	3501      	adds	r5, #1
 8007c5e:	615e      	str	r6, [r3, #20]
 8007c60:	6125      	str	r5, [r4, #16]
 8007c62:	4620      	mov	r0, r4
 8007c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c68:	0800a497 	.word	0x0800a497
 8007c6c:	0800a4a8 	.word	0x0800a4a8

08007c70 <__s2b>:
 8007c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c74:	4615      	mov	r5, r2
 8007c76:	2209      	movs	r2, #9
 8007c78:	461f      	mov	r7, r3
 8007c7a:	3308      	adds	r3, #8
 8007c7c:	460c      	mov	r4, r1
 8007c7e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c82:	4606      	mov	r6, r0
 8007c84:	2201      	movs	r2, #1
 8007c86:	2100      	movs	r1, #0
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	db09      	blt.n	8007ca0 <__s2b+0x30>
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	f7ff ff47 	bl	8007b20 <_Balloc>
 8007c92:	b940      	cbnz	r0, 8007ca6 <__s2b+0x36>
 8007c94:	4602      	mov	r2, r0
 8007c96:	21d3      	movs	r1, #211	; 0xd3
 8007c98:	4b18      	ldr	r3, [pc, #96]	; (8007cfc <__s2b+0x8c>)
 8007c9a:	4819      	ldr	r0, [pc, #100]	; (8007d00 <__s2b+0x90>)
 8007c9c:	f001 fccc 	bl	8009638 <__assert_func>
 8007ca0:	0052      	lsls	r2, r2, #1
 8007ca2:	3101      	adds	r1, #1
 8007ca4:	e7f0      	b.n	8007c88 <__s2b+0x18>
 8007ca6:	9b08      	ldr	r3, [sp, #32]
 8007ca8:	2d09      	cmp	r5, #9
 8007caa:	6143      	str	r3, [r0, #20]
 8007cac:	f04f 0301 	mov.w	r3, #1
 8007cb0:	6103      	str	r3, [r0, #16]
 8007cb2:	dd16      	ble.n	8007ce2 <__s2b+0x72>
 8007cb4:	f104 0909 	add.w	r9, r4, #9
 8007cb8:	46c8      	mov	r8, r9
 8007cba:	442c      	add	r4, r5
 8007cbc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007cc0:	4601      	mov	r1, r0
 8007cc2:	220a      	movs	r2, #10
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	3b30      	subs	r3, #48	; 0x30
 8007cc8:	f7ff ff8c 	bl	8007be4 <__multadd>
 8007ccc:	45a0      	cmp	r8, r4
 8007cce:	d1f5      	bne.n	8007cbc <__s2b+0x4c>
 8007cd0:	f1a5 0408 	sub.w	r4, r5, #8
 8007cd4:	444c      	add	r4, r9
 8007cd6:	1b2d      	subs	r5, r5, r4
 8007cd8:	1963      	adds	r3, r4, r5
 8007cda:	42bb      	cmp	r3, r7
 8007cdc:	db04      	blt.n	8007ce8 <__s2b+0x78>
 8007cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce2:	2509      	movs	r5, #9
 8007ce4:	340a      	adds	r4, #10
 8007ce6:	e7f6      	b.n	8007cd6 <__s2b+0x66>
 8007ce8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007cec:	4601      	mov	r1, r0
 8007cee:	220a      	movs	r2, #10
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	3b30      	subs	r3, #48	; 0x30
 8007cf4:	f7ff ff76 	bl	8007be4 <__multadd>
 8007cf8:	e7ee      	b.n	8007cd8 <__s2b+0x68>
 8007cfa:	bf00      	nop
 8007cfc:	0800a497 	.word	0x0800a497
 8007d00:	0800a4a8 	.word	0x0800a4a8

08007d04 <__hi0bits>:
 8007d04:	0c02      	lsrs	r2, r0, #16
 8007d06:	0412      	lsls	r2, r2, #16
 8007d08:	4603      	mov	r3, r0
 8007d0a:	b9ca      	cbnz	r2, 8007d40 <__hi0bits+0x3c>
 8007d0c:	0403      	lsls	r3, r0, #16
 8007d0e:	2010      	movs	r0, #16
 8007d10:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d14:	bf04      	itt	eq
 8007d16:	021b      	lsleq	r3, r3, #8
 8007d18:	3008      	addeq	r0, #8
 8007d1a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007d1e:	bf04      	itt	eq
 8007d20:	011b      	lsleq	r3, r3, #4
 8007d22:	3004      	addeq	r0, #4
 8007d24:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d28:	bf04      	itt	eq
 8007d2a:	009b      	lsleq	r3, r3, #2
 8007d2c:	3002      	addeq	r0, #2
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	db05      	blt.n	8007d3e <__hi0bits+0x3a>
 8007d32:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007d36:	f100 0001 	add.w	r0, r0, #1
 8007d3a:	bf08      	it	eq
 8007d3c:	2020      	moveq	r0, #32
 8007d3e:	4770      	bx	lr
 8007d40:	2000      	movs	r0, #0
 8007d42:	e7e5      	b.n	8007d10 <__hi0bits+0xc>

08007d44 <__lo0bits>:
 8007d44:	6803      	ldr	r3, [r0, #0]
 8007d46:	4602      	mov	r2, r0
 8007d48:	f013 0007 	ands.w	r0, r3, #7
 8007d4c:	d00b      	beq.n	8007d66 <__lo0bits+0x22>
 8007d4e:	07d9      	lsls	r1, r3, #31
 8007d50:	d421      	bmi.n	8007d96 <__lo0bits+0x52>
 8007d52:	0798      	lsls	r0, r3, #30
 8007d54:	bf49      	itett	mi
 8007d56:	085b      	lsrmi	r3, r3, #1
 8007d58:	089b      	lsrpl	r3, r3, #2
 8007d5a:	2001      	movmi	r0, #1
 8007d5c:	6013      	strmi	r3, [r2, #0]
 8007d5e:	bf5c      	itt	pl
 8007d60:	2002      	movpl	r0, #2
 8007d62:	6013      	strpl	r3, [r2, #0]
 8007d64:	4770      	bx	lr
 8007d66:	b299      	uxth	r1, r3
 8007d68:	b909      	cbnz	r1, 8007d6e <__lo0bits+0x2a>
 8007d6a:	2010      	movs	r0, #16
 8007d6c:	0c1b      	lsrs	r3, r3, #16
 8007d6e:	b2d9      	uxtb	r1, r3
 8007d70:	b909      	cbnz	r1, 8007d76 <__lo0bits+0x32>
 8007d72:	3008      	adds	r0, #8
 8007d74:	0a1b      	lsrs	r3, r3, #8
 8007d76:	0719      	lsls	r1, r3, #28
 8007d78:	bf04      	itt	eq
 8007d7a:	091b      	lsreq	r3, r3, #4
 8007d7c:	3004      	addeq	r0, #4
 8007d7e:	0799      	lsls	r1, r3, #30
 8007d80:	bf04      	itt	eq
 8007d82:	089b      	lsreq	r3, r3, #2
 8007d84:	3002      	addeq	r0, #2
 8007d86:	07d9      	lsls	r1, r3, #31
 8007d88:	d403      	bmi.n	8007d92 <__lo0bits+0x4e>
 8007d8a:	085b      	lsrs	r3, r3, #1
 8007d8c:	f100 0001 	add.w	r0, r0, #1
 8007d90:	d003      	beq.n	8007d9a <__lo0bits+0x56>
 8007d92:	6013      	str	r3, [r2, #0]
 8007d94:	4770      	bx	lr
 8007d96:	2000      	movs	r0, #0
 8007d98:	4770      	bx	lr
 8007d9a:	2020      	movs	r0, #32
 8007d9c:	4770      	bx	lr
	...

08007da0 <__i2b>:
 8007da0:	b510      	push	{r4, lr}
 8007da2:	460c      	mov	r4, r1
 8007da4:	2101      	movs	r1, #1
 8007da6:	f7ff febb 	bl	8007b20 <_Balloc>
 8007daa:	4602      	mov	r2, r0
 8007dac:	b928      	cbnz	r0, 8007dba <__i2b+0x1a>
 8007dae:	f240 1145 	movw	r1, #325	; 0x145
 8007db2:	4b04      	ldr	r3, [pc, #16]	; (8007dc4 <__i2b+0x24>)
 8007db4:	4804      	ldr	r0, [pc, #16]	; (8007dc8 <__i2b+0x28>)
 8007db6:	f001 fc3f 	bl	8009638 <__assert_func>
 8007dba:	2301      	movs	r3, #1
 8007dbc:	6144      	str	r4, [r0, #20]
 8007dbe:	6103      	str	r3, [r0, #16]
 8007dc0:	bd10      	pop	{r4, pc}
 8007dc2:	bf00      	nop
 8007dc4:	0800a497 	.word	0x0800a497
 8007dc8:	0800a4a8 	.word	0x0800a4a8

08007dcc <__multiply>:
 8007dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd0:	4691      	mov	r9, r2
 8007dd2:	690a      	ldr	r2, [r1, #16]
 8007dd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007dd8:	460c      	mov	r4, r1
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	bfbe      	ittt	lt
 8007dde:	460b      	movlt	r3, r1
 8007de0:	464c      	movlt	r4, r9
 8007de2:	4699      	movlt	r9, r3
 8007de4:	6927      	ldr	r7, [r4, #16]
 8007de6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007dea:	68a3      	ldr	r3, [r4, #8]
 8007dec:	6861      	ldr	r1, [r4, #4]
 8007dee:	eb07 060a 	add.w	r6, r7, sl
 8007df2:	42b3      	cmp	r3, r6
 8007df4:	b085      	sub	sp, #20
 8007df6:	bfb8      	it	lt
 8007df8:	3101      	addlt	r1, #1
 8007dfa:	f7ff fe91 	bl	8007b20 <_Balloc>
 8007dfe:	b930      	cbnz	r0, 8007e0e <__multiply+0x42>
 8007e00:	4602      	mov	r2, r0
 8007e02:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007e06:	4b43      	ldr	r3, [pc, #268]	; (8007f14 <__multiply+0x148>)
 8007e08:	4843      	ldr	r0, [pc, #268]	; (8007f18 <__multiply+0x14c>)
 8007e0a:	f001 fc15 	bl	8009638 <__assert_func>
 8007e0e:	f100 0514 	add.w	r5, r0, #20
 8007e12:	462b      	mov	r3, r5
 8007e14:	2200      	movs	r2, #0
 8007e16:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e1a:	4543      	cmp	r3, r8
 8007e1c:	d321      	bcc.n	8007e62 <__multiply+0x96>
 8007e1e:	f104 0314 	add.w	r3, r4, #20
 8007e22:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e26:	f109 0314 	add.w	r3, r9, #20
 8007e2a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e2e:	9202      	str	r2, [sp, #8]
 8007e30:	1b3a      	subs	r2, r7, r4
 8007e32:	3a15      	subs	r2, #21
 8007e34:	f022 0203 	bic.w	r2, r2, #3
 8007e38:	3204      	adds	r2, #4
 8007e3a:	f104 0115 	add.w	r1, r4, #21
 8007e3e:	428f      	cmp	r7, r1
 8007e40:	bf38      	it	cc
 8007e42:	2204      	movcc	r2, #4
 8007e44:	9201      	str	r2, [sp, #4]
 8007e46:	9a02      	ldr	r2, [sp, #8]
 8007e48:	9303      	str	r3, [sp, #12]
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d80c      	bhi.n	8007e68 <__multiply+0x9c>
 8007e4e:	2e00      	cmp	r6, #0
 8007e50:	dd03      	ble.n	8007e5a <__multiply+0x8e>
 8007e52:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d05a      	beq.n	8007f10 <__multiply+0x144>
 8007e5a:	6106      	str	r6, [r0, #16]
 8007e5c:	b005      	add	sp, #20
 8007e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e62:	f843 2b04 	str.w	r2, [r3], #4
 8007e66:	e7d8      	b.n	8007e1a <__multiply+0x4e>
 8007e68:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e6c:	f1ba 0f00 	cmp.w	sl, #0
 8007e70:	d023      	beq.n	8007eba <__multiply+0xee>
 8007e72:	46a9      	mov	r9, r5
 8007e74:	f04f 0c00 	mov.w	ip, #0
 8007e78:	f104 0e14 	add.w	lr, r4, #20
 8007e7c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e80:	f8d9 1000 	ldr.w	r1, [r9]
 8007e84:	fa1f fb82 	uxth.w	fp, r2
 8007e88:	b289      	uxth	r1, r1
 8007e8a:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e8e:	4461      	add	r1, ip
 8007e90:	f8d9 c000 	ldr.w	ip, [r9]
 8007e94:	0c12      	lsrs	r2, r2, #16
 8007e96:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007e9a:	fb0a c202 	mla	r2, sl, r2, ip
 8007e9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ea2:	b289      	uxth	r1, r1
 8007ea4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ea8:	4577      	cmp	r7, lr
 8007eaa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007eae:	f849 1b04 	str.w	r1, [r9], #4
 8007eb2:	d8e3      	bhi.n	8007e7c <__multiply+0xb0>
 8007eb4:	9a01      	ldr	r2, [sp, #4]
 8007eb6:	f845 c002 	str.w	ip, [r5, r2]
 8007eba:	9a03      	ldr	r2, [sp, #12]
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007ec2:	f1b9 0f00 	cmp.w	r9, #0
 8007ec6:	d021      	beq.n	8007f0c <__multiply+0x140>
 8007ec8:	46ae      	mov	lr, r5
 8007eca:	f04f 0a00 	mov.w	sl, #0
 8007ece:	6829      	ldr	r1, [r5, #0]
 8007ed0:	f104 0c14 	add.w	ip, r4, #20
 8007ed4:	f8bc b000 	ldrh.w	fp, [ip]
 8007ed8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007edc:	b289      	uxth	r1, r1
 8007ede:	fb09 220b 	mla	r2, r9, fp, r2
 8007ee2:	4452      	add	r2, sl
 8007ee4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ee8:	f84e 1b04 	str.w	r1, [lr], #4
 8007eec:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ef0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ef4:	f8be 1000 	ldrh.w	r1, [lr]
 8007ef8:	4567      	cmp	r7, ip
 8007efa:	fb09 110a 	mla	r1, r9, sl, r1
 8007efe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007f02:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f06:	d8e5      	bhi.n	8007ed4 <__multiply+0x108>
 8007f08:	9a01      	ldr	r2, [sp, #4]
 8007f0a:	50a9      	str	r1, [r5, r2]
 8007f0c:	3504      	adds	r5, #4
 8007f0e:	e79a      	b.n	8007e46 <__multiply+0x7a>
 8007f10:	3e01      	subs	r6, #1
 8007f12:	e79c      	b.n	8007e4e <__multiply+0x82>
 8007f14:	0800a497 	.word	0x0800a497
 8007f18:	0800a4a8 	.word	0x0800a4a8

08007f1c <__pow5mult>:
 8007f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f20:	4615      	mov	r5, r2
 8007f22:	f012 0203 	ands.w	r2, r2, #3
 8007f26:	4606      	mov	r6, r0
 8007f28:	460f      	mov	r7, r1
 8007f2a:	d007      	beq.n	8007f3c <__pow5mult+0x20>
 8007f2c:	4c25      	ldr	r4, [pc, #148]	; (8007fc4 <__pow5mult+0xa8>)
 8007f2e:	3a01      	subs	r2, #1
 8007f30:	2300      	movs	r3, #0
 8007f32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f36:	f7ff fe55 	bl	8007be4 <__multadd>
 8007f3a:	4607      	mov	r7, r0
 8007f3c:	10ad      	asrs	r5, r5, #2
 8007f3e:	d03d      	beq.n	8007fbc <__pow5mult+0xa0>
 8007f40:	69f4      	ldr	r4, [r6, #28]
 8007f42:	b97c      	cbnz	r4, 8007f64 <__pow5mult+0x48>
 8007f44:	2010      	movs	r0, #16
 8007f46:	f7ff fd37 	bl	80079b8 <malloc>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	61f0      	str	r0, [r6, #28]
 8007f4e:	b928      	cbnz	r0, 8007f5c <__pow5mult+0x40>
 8007f50:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007f54:	4b1c      	ldr	r3, [pc, #112]	; (8007fc8 <__pow5mult+0xac>)
 8007f56:	481d      	ldr	r0, [pc, #116]	; (8007fcc <__pow5mult+0xb0>)
 8007f58:	f001 fb6e 	bl	8009638 <__assert_func>
 8007f5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f60:	6004      	str	r4, [r0, #0]
 8007f62:	60c4      	str	r4, [r0, #12]
 8007f64:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007f68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f6c:	b94c      	cbnz	r4, 8007f82 <__pow5mult+0x66>
 8007f6e:	f240 2171 	movw	r1, #625	; 0x271
 8007f72:	4630      	mov	r0, r6
 8007f74:	f7ff ff14 	bl	8007da0 <__i2b>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f80:	6003      	str	r3, [r0, #0]
 8007f82:	f04f 0900 	mov.w	r9, #0
 8007f86:	07eb      	lsls	r3, r5, #31
 8007f88:	d50a      	bpl.n	8007fa0 <__pow5mult+0x84>
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	4630      	mov	r0, r6
 8007f90:	f7ff ff1c 	bl	8007dcc <__multiply>
 8007f94:	4680      	mov	r8, r0
 8007f96:	4639      	mov	r1, r7
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f7ff fe01 	bl	8007ba0 <_Bfree>
 8007f9e:	4647      	mov	r7, r8
 8007fa0:	106d      	asrs	r5, r5, #1
 8007fa2:	d00b      	beq.n	8007fbc <__pow5mult+0xa0>
 8007fa4:	6820      	ldr	r0, [r4, #0]
 8007fa6:	b938      	cbnz	r0, 8007fb8 <__pow5mult+0x9c>
 8007fa8:	4622      	mov	r2, r4
 8007faa:	4621      	mov	r1, r4
 8007fac:	4630      	mov	r0, r6
 8007fae:	f7ff ff0d 	bl	8007dcc <__multiply>
 8007fb2:	6020      	str	r0, [r4, #0]
 8007fb4:	f8c0 9000 	str.w	r9, [r0]
 8007fb8:	4604      	mov	r4, r0
 8007fba:	e7e4      	b.n	8007f86 <__pow5mult+0x6a>
 8007fbc:	4638      	mov	r0, r7
 8007fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fc2:	bf00      	nop
 8007fc4:	0800a5f8 	.word	0x0800a5f8
 8007fc8:	0800a428 	.word	0x0800a428
 8007fcc:	0800a4a8 	.word	0x0800a4a8

08007fd0 <__lshift>:
 8007fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	4607      	mov	r7, r0
 8007fd8:	4691      	mov	r9, r2
 8007fda:	6923      	ldr	r3, [r4, #16]
 8007fdc:	6849      	ldr	r1, [r1, #4]
 8007fde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007fe2:	68a3      	ldr	r3, [r4, #8]
 8007fe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fe8:	f108 0601 	add.w	r6, r8, #1
 8007fec:	42b3      	cmp	r3, r6
 8007fee:	db0b      	blt.n	8008008 <__lshift+0x38>
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	f7ff fd95 	bl	8007b20 <_Balloc>
 8007ff6:	4605      	mov	r5, r0
 8007ff8:	b948      	cbnz	r0, 800800e <__lshift+0x3e>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008000:	4b27      	ldr	r3, [pc, #156]	; (80080a0 <__lshift+0xd0>)
 8008002:	4828      	ldr	r0, [pc, #160]	; (80080a4 <__lshift+0xd4>)
 8008004:	f001 fb18 	bl	8009638 <__assert_func>
 8008008:	3101      	adds	r1, #1
 800800a:	005b      	lsls	r3, r3, #1
 800800c:	e7ee      	b.n	8007fec <__lshift+0x1c>
 800800e:	2300      	movs	r3, #0
 8008010:	f100 0114 	add.w	r1, r0, #20
 8008014:	f100 0210 	add.w	r2, r0, #16
 8008018:	4618      	mov	r0, r3
 800801a:	4553      	cmp	r3, sl
 800801c:	db33      	blt.n	8008086 <__lshift+0xb6>
 800801e:	6920      	ldr	r0, [r4, #16]
 8008020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008024:	f104 0314 	add.w	r3, r4, #20
 8008028:	f019 091f 	ands.w	r9, r9, #31
 800802c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008030:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008034:	d02b      	beq.n	800808e <__lshift+0xbe>
 8008036:	468a      	mov	sl, r1
 8008038:	2200      	movs	r2, #0
 800803a:	f1c9 0e20 	rsb	lr, r9, #32
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	fa00 f009 	lsl.w	r0, r0, r9
 8008044:	4310      	orrs	r0, r2
 8008046:	f84a 0b04 	str.w	r0, [sl], #4
 800804a:	f853 2b04 	ldr.w	r2, [r3], #4
 800804e:	459c      	cmp	ip, r3
 8008050:	fa22 f20e 	lsr.w	r2, r2, lr
 8008054:	d8f3      	bhi.n	800803e <__lshift+0x6e>
 8008056:	ebac 0304 	sub.w	r3, ip, r4
 800805a:	3b15      	subs	r3, #21
 800805c:	f023 0303 	bic.w	r3, r3, #3
 8008060:	3304      	adds	r3, #4
 8008062:	f104 0015 	add.w	r0, r4, #21
 8008066:	4584      	cmp	ip, r0
 8008068:	bf38      	it	cc
 800806a:	2304      	movcc	r3, #4
 800806c:	50ca      	str	r2, [r1, r3]
 800806e:	b10a      	cbz	r2, 8008074 <__lshift+0xa4>
 8008070:	f108 0602 	add.w	r6, r8, #2
 8008074:	3e01      	subs	r6, #1
 8008076:	4638      	mov	r0, r7
 8008078:	4621      	mov	r1, r4
 800807a:	612e      	str	r6, [r5, #16]
 800807c:	f7ff fd90 	bl	8007ba0 <_Bfree>
 8008080:	4628      	mov	r0, r5
 8008082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008086:	f842 0f04 	str.w	r0, [r2, #4]!
 800808a:	3301      	adds	r3, #1
 800808c:	e7c5      	b.n	800801a <__lshift+0x4a>
 800808e:	3904      	subs	r1, #4
 8008090:	f853 2b04 	ldr.w	r2, [r3], #4
 8008094:	459c      	cmp	ip, r3
 8008096:	f841 2f04 	str.w	r2, [r1, #4]!
 800809a:	d8f9      	bhi.n	8008090 <__lshift+0xc0>
 800809c:	e7ea      	b.n	8008074 <__lshift+0xa4>
 800809e:	bf00      	nop
 80080a0:	0800a497 	.word	0x0800a497
 80080a4:	0800a4a8 	.word	0x0800a4a8

080080a8 <__mcmp>:
 80080a8:	4603      	mov	r3, r0
 80080aa:	690a      	ldr	r2, [r1, #16]
 80080ac:	6900      	ldr	r0, [r0, #16]
 80080ae:	b530      	push	{r4, r5, lr}
 80080b0:	1a80      	subs	r0, r0, r2
 80080b2:	d10d      	bne.n	80080d0 <__mcmp+0x28>
 80080b4:	3314      	adds	r3, #20
 80080b6:	3114      	adds	r1, #20
 80080b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080c8:	4295      	cmp	r5, r2
 80080ca:	d002      	beq.n	80080d2 <__mcmp+0x2a>
 80080cc:	d304      	bcc.n	80080d8 <__mcmp+0x30>
 80080ce:	2001      	movs	r0, #1
 80080d0:	bd30      	pop	{r4, r5, pc}
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	d3f4      	bcc.n	80080c0 <__mcmp+0x18>
 80080d6:	e7fb      	b.n	80080d0 <__mcmp+0x28>
 80080d8:	f04f 30ff 	mov.w	r0, #4294967295
 80080dc:	e7f8      	b.n	80080d0 <__mcmp+0x28>
	...

080080e0 <__mdiff>:
 80080e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	460d      	mov	r5, r1
 80080e6:	4607      	mov	r7, r0
 80080e8:	4611      	mov	r1, r2
 80080ea:	4628      	mov	r0, r5
 80080ec:	4614      	mov	r4, r2
 80080ee:	f7ff ffdb 	bl	80080a8 <__mcmp>
 80080f2:	1e06      	subs	r6, r0, #0
 80080f4:	d111      	bne.n	800811a <__mdiff+0x3a>
 80080f6:	4631      	mov	r1, r6
 80080f8:	4638      	mov	r0, r7
 80080fa:	f7ff fd11 	bl	8007b20 <_Balloc>
 80080fe:	4602      	mov	r2, r0
 8008100:	b928      	cbnz	r0, 800810e <__mdiff+0x2e>
 8008102:	f240 2137 	movw	r1, #567	; 0x237
 8008106:	4b3a      	ldr	r3, [pc, #232]	; (80081f0 <__mdiff+0x110>)
 8008108:	483a      	ldr	r0, [pc, #232]	; (80081f4 <__mdiff+0x114>)
 800810a:	f001 fa95 	bl	8009638 <__assert_func>
 800810e:	2301      	movs	r3, #1
 8008110:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008114:	4610      	mov	r0, r2
 8008116:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811a:	bfa4      	itt	ge
 800811c:	4623      	movge	r3, r4
 800811e:	462c      	movge	r4, r5
 8008120:	4638      	mov	r0, r7
 8008122:	6861      	ldr	r1, [r4, #4]
 8008124:	bfa6      	itte	ge
 8008126:	461d      	movge	r5, r3
 8008128:	2600      	movge	r6, #0
 800812a:	2601      	movlt	r6, #1
 800812c:	f7ff fcf8 	bl	8007b20 <_Balloc>
 8008130:	4602      	mov	r2, r0
 8008132:	b918      	cbnz	r0, 800813c <__mdiff+0x5c>
 8008134:	f240 2145 	movw	r1, #581	; 0x245
 8008138:	4b2d      	ldr	r3, [pc, #180]	; (80081f0 <__mdiff+0x110>)
 800813a:	e7e5      	b.n	8008108 <__mdiff+0x28>
 800813c:	f102 0814 	add.w	r8, r2, #20
 8008140:	46c2      	mov	sl, r8
 8008142:	f04f 0c00 	mov.w	ip, #0
 8008146:	6927      	ldr	r7, [r4, #16]
 8008148:	60c6      	str	r6, [r0, #12]
 800814a:	692e      	ldr	r6, [r5, #16]
 800814c:	f104 0014 	add.w	r0, r4, #20
 8008150:	f105 0914 	add.w	r9, r5, #20
 8008154:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008158:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800815c:	3410      	adds	r4, #16
 800815e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008162:	f859 3b04 	ldr.w	r3, [r9], #4
 8008166:	fa1f f18b 	uxth.w	r1, fp
 800816a:	4461      	add	r1, ip
 800816c:	fa1f fc83 	uxth.w	ip, r3
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	eba1 010c 	sub.w	r1, r1, ip
 8008176:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800817a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800817e:	b289      	uxth	r1, r1
 8008180:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008184:	454e      	cmp	r6, r9
 8008186:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800818a:	f84a 1b04 	str.w	r1, [sl], #4
 800818e:	d8e6      	bhi.n	800815e <__mdiff+0x7e>
 8008190:	1b73      	subs	r3, r6, r5
 8008192:	3b15      	subs	r3, #21
 8008194:	f023 0303 	bic.w	r3, r3, #3
 8008198:	3515      	adds	r5, #21
 800819a:	3304      	adds	r3, #4
 800819c:	42ae      	cmp	r6, r5
 800819e:	bf38      	it	cc
 80081a0:	2304      	movcc	r3, #4
 80081a2:	4418      	add	r0, r3
 80081a4:	4443      	add	r3, r8
 80081a6:	461e      	mov	r6, r3
 80081a8:	4605      	mov	r5, r0
 80081aa:	4575      	cmp	r5, lr
 80081ac:	d30e      	bcc.n	80081cc <__mdiff+0xec>
 80081ae:	f10e 0103 	add.w	r1, lr, #3
 80081b2:	1a09      	subs	r1, r1, r0
 80081b4:	f021 0103 	bic.w	r1, r1, #3
 80081b8:	3803      	subs	r0, #3
 80081ba:	4586      	cmp	lr, r0
 80081bc:	bf38      	it	cc
 80081be:	2100      	movcc	r1, #0
 80081c0:	440b      	add	r3, r1
 80081c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081c6:	b189      	cbz	r1, 80081ec <__mdiff+0x10c>
 80081c8:	6117      	str	r7, [r2, #16]
 80081ca:	e7a3      	b.n	8008114 <__mdiff+0x34>
 80081cc:	f855 8b04 	ldr.w	r8, [r5], #4
 80081d0:	fa1f f188 	uxth.w	r1, r8
 80081d4:	4461      	add	r1, ip
 80081d6:	140c      	asrs	r4, r1, #16
 80081d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80081dc:	b289      	uxth	r1, r1
 80081de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80081e2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80081e6:	f846 1b04 	str.w	r1, [r6], #4
 80081ea:	e7de      	b.n	80081aa <__mdiff+0xca>
 80081ec:	3f01      	subs	r7, #1
 80081ee:	e7e8      	b.n	80081c2 <__mdiff+0xe2>
 80081f0:	0800a497 	.word	0x0800a497
 80081f4:	0800a4a8 	.word	0x0800a4a8

080081f8 <__ulp>:
 80081f8:	4b0e      	ldr	r3, [pc, #56]	; (8008234 <__ulp+0x3c>)
 80081fa:	400b      	ands	r3, r1
 80081fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008200:	2b00      	cmp	r3, #0
 8008202:	dc08      	bgt.n	8008216 <__ulp+0x1e>
 8008204:	425b      	negs	r3, r3
 8008206:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800820a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800820e:	da04      	bge.n	800821a <__ulp+0x22>
 8008210:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008214:	4113      	asrs	r3, r2
 8008216:	2200      	movs	r2, #0
 8008218:	e008      	b.n	800822c <__ulp+0x34>
 800821a:	f1a2 0314 	sub.w	r3, r2, #20
 800821e:	2b1e      	cmp	r3, #30
 8008220:	bfd6      	itet	le
 8008222:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008226:	2201      	movgt	r2, #1
 8008228:	40da      	lsrle	r2, r3
 800822a:	2300      	movs	r3, #0
 800822c:	4619      	mov	r1, r3
 800822e:	4610      	mov	r0, r2
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	7ff00000 	.word	0x7ff00000

08008238 <__b2d>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	6905      	ldr	r5, [r0, #16]
 800823c:	f100 0714 	add.w	r7, r0, #20
 8008240:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008244:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008248:	1f2e      	subs	r6, r5, #4
 800824a:	4620      	mov	r0, r4
 800824c:	f7ff fd5a 	bl	8007d04 <__hi0bits>
 8008250:	f1c0 0220 	rsb	r2, r0, #32
 8008254:	280a      	cmp	r0, #10
 8008256:	4603      	mov	r3, r0
 8008258:	f8df c068 	ldr.w	ip, [pc, #104]	; 80082c4 <__b2d+0x8c>
 800825c:	600a      	str	r2, [r1, #0]
 800825e:	dc12      	bgt.n	8008286 <__b2d+0x4e>
 8008260:	f1c0 0e0b 	rsb	lr, r0, #11
 8008264:	fa24 f20e 	lsr.w	r2, r4, lr
 8008268:	42b7      	cmp	r7, r6
 800826a:	ea42 010c 	orr.w	r1, r2, ip
 800826e:	bf2c      	ite	cs
 8008270:	2200      	movcs	r2, #0
 8008272:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008276:	3315      	adds	r3, #21
 8008278:	fa04 f303 	lsl.w	r3, r4, r3
 800827c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008280:	431a      	orrs	r2, r3
 8008282:	4610      	mov	r0, r2
 8008284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008286:	42b7      	cmp	r7, r6
 8008288:	bf2e      	itee	cs
 800828a:	2200      	movcs	r2, #0
 800828c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8008290:	f1a5 0608 	subcc.w	r6, r5, #8
 8008294:	3b0b      	subs	r3, #11
 8008296:	d012      	beq.n	80082be <__b2d+0x86>
 8008298:	f1c3 0520 	rsb	r5, r3, #32
 800829c:	fa22 f105 	lsr.w	r1, r2, r5
 80082a0:	409c      	lsls	r4, r3
 80082a2:	430c      	orrs	r4, r1
 80082a4:	42be      	cmp	r6, r7
 80082a6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80082aa:	bf94      	ite	ls
 80082ac:	2400      	movls	r4, #0
 80082ae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80082b2:	409a      	lsls	r2, r3
 80082b4:	40ec      	lsrs	r4, r5
 80082b6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80082ba:	4322      	orrs	r2, r4
 80082bc:	e7e1      	b.n	8008282 <__b2d+0x4a>
 80082be:	ea44 010c 	orr.w	r1, r4, ip
 80082c2:	e7de      	b.n	8008282 <__b2d+0x4a>
 80082c4:	3ff00000 	.word	0x3ff00000

080082c8 <__d2b>:
 80082c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082ca:	2101      	movs	r1, #1
 80082cc:	4617      	mov	r7, r2
 80082ce:	461c      	mov	r4, r3
 80082d0:	9e08      	ldr	r6, [sp, #32]
 80082d2:	f7ff fc25 	bl	8007b20 <_Balloc>
 80082d6:	4605      	mov	r5, r0
 80082d8:	b930      	cbnz	r0, 80082e8 <__d2b+0x20>
 80082da:	4602      	mov	r2, r0
 80082dc:	f240 310f 	movw	r1, #783	; 0x30f
 80082e0:	4b22      	ldr	r3, [pc, #136]	; (800836c <__d2b+0xa4>)
 80082e2:	4823      	ldr	r0, [pc, #140]	; (8008370 <__d2b+0xa8>)
 80082e4:	f001 f9a8 	bl	8009638 <__assert_func>
 80082e8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80082ec:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80082f0:	bb24      	cbnz	r4, 800833c <__d2b+0x74>
 80082f2:	2f00      	cmp	r7, #0
 80082f4:	9301      	str	r3, [sp, #4]
 80082f6:	d026      	beq.n	8008346 <__d2b+0x7e>
 80082f8:	4668      	mov	r0, sp
 80082fa:	9700      	str	r7, [sp, #0]
 80082fc:	f7ff fd22 	bl	8007d44 <__lo0bits>
 8008300:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008304:	b1e8      	cbz	r0, 8008342 <__d2b+0x7a>
 8008306:	f1c0 0320 	rsb	r3, r0, #32
 800830a:	fa02 f303 	lsl.w	r3, r2, r3
 800830e:	430b      	orrs	r3, r1
 8008310:	40c2      	lsrs	r2, r0
 8008312:	616b      	str	r3, [r5, #20]
 8008314:	9201      	str	r2, [sp, #4]
 8008316:	9b01      	ldr	r3, [sp, #4]
 8008318:	2b00      	cmp	r3, #0
 800831a:	bf14      	ite	ne
 800831c:	2102      	movne	r1, #2
 800831e:	2101      	moveq	r1, #1
 8008320:	61ab      	str	r3, [r5, #24]
 8008322:	6129      	str	r1, [r5, #16]
 8008324:	b1bc      	cbz	r4, 8008356 <__d2b+0x8e>
 8008326:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800832a:	4404      	add	r4, r0
 800832c:	6034      	str	r4, [r6, #0]
 800832e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008332:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008334:	6018      	str	r0, [r3, #0]
 8008336:	4628      	mov	r0, r5
 8008338:	b003      	add	sp, #12
 800833a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800833c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008340:	e7d7      	b.n	80082f2 <__d2b+0x2a>
 8008342:	6169      	str	r1, [r5, #20]
 8008344:	e7e7      	b.n	8008316 <__d2b+0x4e>
 8008346:	a801      	add	r0, sp, #4
 8008348:	f7ff fcfc 	bl	8007d44 <__lo0bits>
 800834c:	9b01      	ldr	r3, [sp, #4]
 800834e:	2101      	movs	r1, #1
 8008350:	616b      	str	r3, [r5, #20]
 8008352:	3020      	adds	r0, #32
 8008354:	e7e5      	b.n	8008322 <__d2b+0x5a>
 8008356:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800835a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800835e:	6030      	str	r0, [r6, #0]
 8008360:	6918      	ldr	r0, [r3, #16]
 8008362:	f7ff fccf 	bl	8007d04 <__hi0bits>
 8008366:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800836a:	e7e2      	b.n	8008332 <__d2b+0x6a>
 800836c:	0800a497 	.word	0x0800a497
 8008370:	0800a4a8 	.word	0x0800a4a8

08008374 <__ratio>:
 8008374:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	4688      	mov	r8, r1
 800837a:	4669      	mov	r1, sp
 800837c:	4681      	mov	r9, r0
 800837e:	f7ff ff5b 	bl	8008238 <__b2d>
 8008382:	460f      	mov	r7, r1
 8008384:	4604      	mov	r4, r0
 8008386:	460d      	mov	r5, r1
 8008388:	4640      	mov	r0, r8
 800838a:	a901      	add	r1, sp, #4
 800838c:	f7ff ff54 	bl	8008238 <__b2d>
 8008390:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008394:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008398:	468b      	mov	fp, r1
 800839a:	eba3 0c02 	sub.w	ip, r3, r2
 800839e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80083a2:	1a9b      	subs	r3, r3, r2
 80083a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	bfd5      	itete	le
 80083ac:	460a      	movle	r2, r1
 80083ae:	462a      	movgt	r2, r5
 80083b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80083b4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80083b8:	bfd8      	it	le
 80083ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80083be:	465b      	mov	r3, fp
 80083c0:	4602      	mov	r2, r0
 80083c2:	4639      	mov	r1, r7
 80083c4:	4620      	mov	r0, r4
 80083c6:	f7f8 f9b1 	bl	800072c <__aeabi_ddiv>
 80083ca:	b003      	add	sp, #12
 80083cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080083d0 <__copybits>:
 80083d0:	3901      	subs	r1, #1
 80083d2:	b570      	push	{r4, r5, r6, lr}
 80083d4:	1149      	asrs	r1, r1, #5
 80083d6:	6914      	ldr	r4, [r2, #16]
 80083d8:	3101      	adds	r1, #1
 80083da:	f102 0314 	add.w	r3, r2, #20
 80083de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80083e2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80083e6:	1f05      	subs	r5, r0, #4
 80083e8:	42a3      	cmp	r3, r4
 80083ea:	d30c      	bcc.n	8008406 <__copybits+0x36>
 80083ec:	1aa3      	subs	r3, r4, r2
 80083ee:	3b11      	subs	r3, #17
 80083f0:	f023 0303 	bic.w	r3, r3, #3
 80083f4:	3211      	adds	r2, #17
 80083f6:	42a2      	cmp	r2, r4
 80083f8:	bf88      	it	hi
 80083fa:	2300      	movhi	r3, #0
 80083fc:	4418      	add	r0, r3
 80083fe:	2300      	movs	r3, #0
 8008400:	4288      	cmp	r0, r1
 8008402:	d305      	bcc.n	8008410 <__copybits+0x40>
 8008404:	bd70      	pop	{r4, r5, r6, pc}
 8008406:	f853 6b04 	ldr.w	r6, [r3], #4
 800840a:	f845 6f04 	str.w	r6, [r5, #4]!
 800840e:	e7eb      	b.n	80083e8 <__copybits+0x18>
 8008410:	f840 3b04 	str.w	r3, [r0], #4
 8008414:	e7f4      	b.n	8008400 <__copybits+0x30>

08008416 <__any_on>:
 8008416:	f100 0214 	add.w	r2, r0, #20
 800841a:	6900      	ldr	r0, [r0, #16]
 800841c:	114b      	asrs	r3, r1, #5
 800841e:	4298      	cmp	r0, r3
 8008420:	b510      	push	{r4, lr}
 8008422:	db11      	blt.n	8008448 <__any_on+0x32>
 8008424:	dd0a      	ble.n	800843c <__any_on+0x26>
 8008426:	f011 011f 	ands.w	r1, r1, #31
 800842a:	d007      	beq.n	800843c <__any_on+0x26>
 800842c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008430:	fa24 f001 	lsr.w	r0, r4, r1
 8008434:	fa00 f101 	lsl.w	r1, r0, r1
 8008438:	428c      	cmp	r4, r1
 800843a:	d10b      	bne.n	8008454 <__any_on+0x3e>
 800843c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008440:	4293      	cmp	r3, r2
 8008442:	d803      	bhi.n	800844c <__any_on+0x36>
 8008444:	2000      	movs	r0, #0
 8008446:	bd10      	pop	{r4, pc}
 8008448:	4603      	mov	r3, r0
 800844a:	e7f7      	b.n	800843c <__any_on+0x26>
 800844c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008450:	2900      	cmp	r1, #0
 8008452:	d0f5      	beq.n	8008440 <__any_on+0x2a>
 8008454:	2001      	movs	r0, #1
 8008456:	e7f6      	b.n	8008446 <__any_on+0x30>

08008458 <sulp>:
 8008458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800845c:	460f      	mov	r7, r1
 800845e:	4690      	mov	r8, r2
 8008460:	f7ff feca 	bl	80081f8 <__ulp>
 8008464:	4604      	mov	r4, r0
 8008466:	460d      	mov	r5, r1
 8008468:	f1b8 0f00 	cmp.w	r8, #0
 800846c:	d011      	beq.n	8008492 <sulp+0x3a>
 800846e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008472:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008476:	2b00      	cmp	r3, #0
 8008478:	dd0b      	ble.n	8008492 <sulp+0x3a>
 800847a:	2400      	movs	r4, #0
 800847c:	051b      	lsls	r3, r3, #20
 800847e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008482:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008486:	4622      	mov	r2, r4
 8008488:	462b      	mov	r3, r5
 800848a:	f7f8 f825 	bl	80004d8 <__aeabi_dmul>
 800848e:	4604      	mov	r4, r0
 8008490:	460d      	mov	r5, r1
 8008492:	4620      	mov	r0, r4
 8008494:	4629      	mov	r1, r5
 8008496:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800849a:	0000      	movs	r0, r0
 800849c:	0000      	movs	r0, r0
	...

080084a0 <_strtod_l>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	b09f      	sub	sp, #124	; 0x7c
 80084a6:	9217      	str	r2, [sp, #92]	; 0x5c
 80084a8:	2200      	movs	r2, #0
 80084aa:	4604      	mov	r4, r0
 80084ac:	921a      	str	r2, [sp, #104]	; 0x68
 80084ae:	460d      	mov	r5, r1
 80084b0:	f04f 0800 	mov.w	r8, #0
 80084b4:	f04f 0900 	mov.w	r9, #0
 80084b8:	460a      	mov	r2, r1
 80084ba:	9219      	str	r2, [sp, #100]	; 0x64
 80084bc:	7811      	ldrb	r1, [r2, #0]
 80084be:	292b      	cmp	r1, #43	; 0x2b
 80084c0:	d04a      	beq.n	8008558 <_strtod_l+0xb8>
 80084c2:	d838      	bhi.n	8008536 <_strtod_l+0x96>
 80084c4:	290d      	cmp	r1, #13
 80084c6:	d832      	bhi.n	800852e <_strtod_l+0x8e>
 80084c8:	2908      	cmp	r1, #8
 80084ca:	d832      	bhi.n	8008532 <_strtod_l+0x92>
 80084cc:	2900      	cmp	r1, #0
 80084ce:	d03b      	beq.n	8008548 <_strtod_l+0xa8>
 80084d0:	2200      	movs	r2, #0
 80084d2:	920e      	str	r2, [sp, #56]	; 0x38
 80084d4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80084d6:	7832      	ldrb	r2, [r6, #0]
 80084d8:	2a30      	cmp	r2, #48	; 0x30
 80084da:	f040 80b2 	bne.w	8008642 <_strtod_l+0x1a2>
 80084de:	7872      	ldrb	r2, [r6, #1]
 80084e0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80084e4:	2a58      	cmp	r2, #88	; 0x58
 80084e6:	d16e      	bne.n	80085c6 <_strtod_l+0x126>
 80084e8:	9302      	str	r3, [sp, #8]
 80084ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ec:	4620      	mov	r0, r4
 80084ee:	9301      	str	r3, [sp, #4]
 80084f0:	ab1a      	add	r3, sp, #104	; 0x68
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	4a8c      	ldr	r2, [pc, #560]	; (8008728 <_strtod_l+0x288>)
 80084f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80084f8:	a919      	add	r1, sp, #100	; 0x64
 80084fa:	f001 f937 	bl	800976c <__gethex>
 80084fe:	f010 070f 	ands.w	r7, r0, #15
 8008502:	4605      	mov	r5, r0
 8008504:	d005      	beq.n	8008512 <_strtod_l+0x72>
 8008506:	2f06      	cmp	r7, #6
 8008508:	d128      	bne.n	800855c <_strtod_l+0xbc>
 800850a:	2300      	movs	r3, #0
 800850c:	3601      	adds	r6, #1
 800850e:	9619      	str	r6, [sp, #100]	; 0x64
 8008510:	930e      	str	r3, [sp, #56]	; 0x38
 8008512:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008514:	2b00      	cmp	r3, #0
 8008516:	f040 85a0 	bne.w	800905a <_strtod_l+0xbba>
 800851a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800851c:	b1cb      	cbz	r3, 8008552 <_strtod_l+0xb2>
 800851e:	4642      	mov	r2, r8
 8008520:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008524:	4610      	mov	r0, r2
 8008526:	4619      	mov	r1, r3
 8008528:	b01f      	add	sp, #124	; 0x7c
 800852a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852e:	2920      	cmp	r1, #32
 8008530:	d1ce      	bne.n	80084d0 <_strtod_l+0x30>
 8008532:	3201      	adds	r2, #1
 8008534:	e7c1      	b.n	80084ba <_strtod_l+0x1a>
 8008536:	292d      	cmp	r1, #45	; 0x2d
 8008538:	d1ca      	bne.n	80084d0 <_strtod_l+0x30>
 800853a:	2101      	movs	r1, #1
 800853c:	910e      	str	r1, [sp, #56]	; 0x38
 800853e:	1c51      	adds	r1, r2, #1
 8008540:	9119      	str	r1, [sp, #100]	; 0x64
 8008542:	7852      	ldrb	r2, [r2, #1]
 8008544:	2a00      	cmp	r2, #0
 8008546:	d1c5      	bne.n	80084d4 <_strtod_l+0x34>
 8008548:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800854a:	9519      	str	r5, [sp, #100]	; 0x64
 800854c:	2b00      	cmp	r3, #0
 800854e:	f040 8582 	bne.w	8009056 <_strtod_l+0xbb6>
 8008552:	4642      	mov	r2, r8
 8008554:	464b      	mov	r3, r9
 8008556:	e7e5      	b.n	8008524 <_strtod_l+0x84>
 8008558:	2100      	movs	r1, #0
 800855a:	e7ef      	b.n	800853c <_strtod_l+0x9c>
 800855c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800855e:	b13a      	cbz	r2, 8008570 <_strtod_l+0xd0>
 8008560:	2135      	movs	r1, #53	; 0x35
 8008562:	a81c      	add	r0, sp, #112	; 0x70
 8008564:	f7ff ff34 	bl	80083d0 <__copybits>
 8008568:	4620      	mov	r0, r4
 800856a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800856c:	f7ff fb18 	bl	8007ba0 <_Bfree>
 8008570:	3f01      	subs	r7, #1
 8008572:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008574:	2f04      	cmp	r7, #4
 8008576:	d806      	bhi.n	8008586 <_strtod_l+0xe6>
 8008578:	e8df f007 	tbb	[pc, r7]
 800857c:	201d0314 	.word	0x201d0314
 8008580:	14          	.byte	0x14
 8008581:	00          	.byte	0x00
 8008582:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8008586:	05e9      	lsls	r1, r5, #23
 8008588:	bf48      	it	mi
 800858a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800858e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008592:	0d1b      	lsrs	r3, r3, #20
 8008594:	051b      	lsls	r3, r3, #20
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1bb      	bne.n	8008512 <_strtod_l+0x72>
 800859a:	f7fe fb15 	bl	8006bc8 <__errno>
 800859e:	2322      	movs	r3, #34	; 0x22
 80085a0:	6003      	str	r3, [r0, #0]
 80085a2:	e7b6      	b.n	8008512 <_strtod_l+0x72>
 80085a4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80085a8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80085ac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80085b0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80085b4:	e7e7      	b.n	8008586 <_strtod_l+0xe6>
 80085b6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800872c <_strtod_l+0x28c>
 80085ba:	e7e4      	b.n	8008586 <_strtod_l+0xe6>
 80085bc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80085c0:	f04f 38ff 	mov.w	r8, #4294967295
 80085c4:	e7df      	b.n	8008586 <_strtod_l+0xe6>
 80085c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085c8:	1c5a      	adds	r2, r3, #1
 80085ca:	9219      	str	r2, [sp, #100]	; 0x64
 80085cc:	785b      	ldrb	r3, [r3, #1]
 80085ce:	2b30      	cmp	r3, #48	; 0x30
 80085d0:	d0f9      	beq.n	80085c6 <_strtod_l+0x126>
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d09d      	beq.n	8008512 <_strtod_l+0x72>
 80085d6:	2301      	movs	r3, #1
 80085d8:	f04f 0a00 	mov.w	sl, #0
 80085dc:	220a      	movs	r2, #10
 80085de:	46d3      	mov	fp, sl
 80085e0:	9305      	str	r3, [sp, #20]
 80085e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085e4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80085e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80085ea:	9819      	ldr	r0, [sp, #100]	; 0x64
 80085ec:	7806      	ldrb	r6, [r0, #0]
 80085ee:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80085f2:	b2d9      	uxtb	r1, r3
 80085f4:	2909      	cmp	r1, #9
 80085f6:	d926      	bls.n	8008646 <_strtod_l+0x1a6>
 80085f8:	2201      	movs	r2, #1
 80085fa:	494d      	ldr	r1, [pc, #308]	; (8008730 <_strtod_l+0x290>)
 80085fc:	f000 ffe6 	bl	80095cc <strncmp>
 8008600:	2800      	cmp	r0, #0
 8008602:	d030      	beq.n	8008666 <_strtod_l+0x1c6>
 8008604:	2000      	movs	r0, #0
 8008606:	4632      	mov	r2, r6
 8008608:	4603      	mov	r3, r0
 800860a:	465e      	mov	r6, fp
 800860c:	9008      	str	r0, [sp, #32]
 800860e:	2a65      	cmp	r2, #101	; 0x65
 8008610:	d001      	beq.n	8008616 <_strtod_l+0x176>
 8008612:	2a45      	cmp	r2, #69	; 0x45
 8008614:	d113      	bne.n	800863e <_strtod_l+0x19e>
 8008616:	b91e      	cbnz	r6, 8008620 <_strtod_l+0x180>
 8008618:	9a05      	ldr	r2, [sp, #20]
 800861a:	4302      	orrs	r2, r0
 800861c:	d094      	beq.n	8008548 <_strtod_l+0xa8>
 800861e:	2600      	movs	r6, #0
 8008620:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008622:	1c6a      	adds	r2, r5, #1
 8008624:	9219      	str	r2, [sp, #100]	; 0x64
 8008626:	786a      	ldrb	r2, [r5, #1]
 8008628:	2a2b      	cmp	r2, #43	; 0x2b
 800862a:	d074      	beq.n	8008716 <_strtod_l+0x276>
 800862c:	2a2d      	cmp	r2, #45	; 0x2d
 800862e:	d078      	beq.n	8008722 <_strtod_l+0x282>
 8008630:	f04f 0c00 	mov.w	ip, #0
 8008634:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008638:	2909      	cmp	r1, #9
 800863a:	d97f      	bls.n	800873c <_strtod_l+0x29c>
 800863c:	9519      	str	r5, [sp, #100]	; 0x64
 800863e:	2700      	movs	r7, #0
 8008640:	e09e      	b.n	8008780 <_strtod_l+0x2e0>
 8008642:	2300      	movs	r3, #0
 8008644:	e7c8      	b.n	80085d8 <_strtod_l+0x138>
 8008646:	f1bb 0f08 	cmp.w	fp, #8
 800864a:	bfd8      	it	le
 800864c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800864e:	f100 0001 	add.w	r0, r0, #1
 8008652:	bfd6      	itet	le
 8008654:	fb02 3301 	mlale	r3, r2, r1, r3
 8008658:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800865c:	930a      	strle	r3, [sp, #40]	; 0x28
 800865e:	f10b 0b01 	add.w	fp, fp, #1
 8008662:	9019      	str	r0, [sp, #100]	; 0x64
 8008664:	e7c1      	b.n	80085ea <_strtod_l+0x14a>
 8008666:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008668:	1c5a      	adds	r2, r3, #1
 800866a:	9219      	str	r2, [sp, #100]	; 0x64
 800866c:	785a      	ldrb	r2, [r3, #1]
 800866e:	f1bb 0f00 	cmp.w	fp, #0
 8008672:	d037      	beq.n	80086e4 <_strtod_l+0x244>
 8008674:	465e      	mov	r6, fp
 8008676:	9008      	str	r0, [sp, #32]
 8008678:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800867c:	2b09      	cmp	r3, #9
 800867e:	d912      	bls.n	80086a6 <_strtod_l+0x206>
 8008680:	2301      	movs	r3, #1
 8008682:	e7c4      	b.n	800860e <_strtod_l+0x16e>
 8008684:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008686:	3001      	adds	r0, #1
 8008688:	1c5a      	adds	r2, r3, #1
 800868a:	9219      	str	r2, [sp, #100]	; 0x64
 800868c:	785a      	ldrb	r2, [r3, #1]
 800868e:	2a30      	cmp	r2, #48	; 0x30
 8008690:	d0f8      	beq.n	8008684 <_strtod_l+0x1e4>
 8008692:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008696:	2b08      	cmp	r3, #8
 8008698:	f200 84e4 	bhi.w	8009064 <_strtod_l+0xbc4>
 800869c:	9008      	str	r0, [sp, #32]
 800869e:	2000      	movs	r0, #0
 80086a0:	4606      	mov	r6, r0
 80086a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80086a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80086a6:	3a30      	subs	r2, #48	; 0x30
 80086a8:	f100 0301 	add.w	r3, r0, #1
 80086ac:	d014      	beq.n	80086d8 <_strtod_l+0x238>
 80086ae:	9908      	ldr	r1, [sp, #32]
 80086b0:	eb00 0c06 	add.w	ip, r0, r6
 80086b4:	4419      	add	r1, r3
 80086b6:	9108      	str	r1, [sp, #32]
 80086b8:	4633      	mov	r3, r6
 80086ba:	210a      	movs	r1, #10
 80086bc:	4563      	cmp	r3, ip
 80086be:	d113      	bne.n	80086e8 <_strtod_l+0x248>
 80086c0:	1833      	adds	r3, r6, r0
 80086c2:	2b08      	cmp	r3, #8
 80086c4:	f106 0601 	add.w	r6, r6, #1
 80086c8:	4406      	add	r6, r0
 80086ca:	dc1a      	bgt.n	8008702 <_strtod_l+0x262>
 80086cc:	230a      	movs	r3, #10
 80086ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80086d0:	fb03 2301 	mla	r3, r3, r1, r2
 80086d4:	930a      	str	r3, [sp, #40]	; 0x28
 80086d6:	2300      	movs	r3, #0
 80086d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80086da:	4618      	mov	r0, r3
 80086dc:	1c51      	adds	r1, r2, #1
 80086de:	9119      	str	r1, [sp, #100]	; 0x64
 80086e0:	7852      	ldrb	r2, [r2, #1]
 80086e2:	e7c9      	b.n	8008678 <_strtod_l+0x1d8>
 80086e4:	4658      	mov	r0, fp
 80086e6:	e7d2      	b.n	800868e <_strtod_l+0x1ee>
 80086e8:	2b08      	cmp	r3, #8
 80086ea:	f103 0301 	add.w	r3, r3, #1
 80086ee:	dc03      	bgt.n	80086f8 <_strtod_l+0x258>
 80086f0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80086f2:	434f      	muls	r7, r1
 80086f4:	970a      	str	r7, [sp, #40]	; 0x28
 80086f6:	e7e1      	b.n	80086bc <_strtod_l+0x21c>
 80086f8:	2b10      	cmp	r3, #16
 80086fa:	bfd8      	it	le
 80086fc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008700:	e7dc      	b.n	80086bc <_strtod_l+0x21c>
 8008702:	2e10      	cmp	r6, #16
 8008704:	bfdc      	itt	le
 8008706:	230a      	movle	r3, #10
 8008708:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800870c:	e7e3      	b.n	80086d6 <_strtod_l+0x236>
 800870e:	2300      	movs	r3, #0
 8008710:	9308      	str	r3, [sp, #32]
 8008712:	2301      	movs	r3, #1
 8008714:	e780      	b.n	8008618 <_strtod_l+0x178>
 8008716:	f04f 0c00 	mov.w	ip, #0
 800871a:	1caa      	adds	r2, r5, #2
 800871c:	9219      	str	r2, [sp, #100]	; 0x64
 800871e:	78aa      	ldrb	r2, [r5, #2]
 8008720:	e788      	b.n	8008634 <_strtod_l+0x194>
 8008722:	f04f 0c01 	mov.w	ip, #1
 8008726:	e7f8      	b.n	800871a <_strtod_l+0x27a>
 8008728:	0800a608 	.word	0x0800a608
 800872c:	7ff00000 	.word	0x7ff00000
 8008730:	0800a604 	.word	0x0800a604
 8008734:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008736:	1c51      	adds	r1, r2, #1
 8008738:	9119      	str	r1, [sp, #100]	; 0x64
 800873a:	7852      	ldrb	r2, [r2, #1]
 800873c:	2a30      	cmp	r2, #48	; 0x30
 800873e:	d0f9      	beq.n	8008734 <_strtod_l+0x294>
 8008740:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008744:	2908      	cmp	r1, #8
 8008746:	f63f af7a 	bhi.w	800863e <_strtod_l+0x19e>
 800874a:	3a30      	subs	r2, #48	; 0x30
 800874c:	9209      	str	r2, [sp, #36]	; 0x24
 800874e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008750:	920c      	str	r2, [sp, #48]	; 0x30
 8008752:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008754:	1c57      	adds	r7, r2, #1
 8008756:	9719      	str	r7, [sp, #100]	; 0x64
 8008758:	7852      	ldrb	r2, [r2, #1]
 800875a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800875e:	f1be 0f09 	cmp.w	lr, #9
 8008762:	d938      	bls.n	80087d6 <_strtod_l+0x336>
 8008764:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008766:	1a7f      	subs	r7, r7, r1
 8008768:	2f08      	cmp	r7, #8
 800876a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800876e:	dc03      	bgt.n	8008778 <_strtod_l+0x2d8>
 8008770:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008772:	428f      	cmp	r7, r1
 8008774:	bfa8      	it	ge
 8008776:	460f      	movge	r7, r1
 8008778:	f1bc 0f00 	cmp.w	ip, #0
 800877c:	d000      	beq.n	8008780 <_strtod_l+0x2e0>
 800877e:	427f      	negs	r7, r7
 8008780:	2e00      	cmp	r6, #0
 8008782:	d14f      	bne.n	8008824 <_strtod_l+0x384>
 8008784:	9905      	ldr	r1, [sp, #20]
 8008786:	4301      	orrs	r1, r0
 8008788:	f47f aec3 	bne.w	8008512 <_strtod_l+0x72>
 800878c:	2b00      	cmp	r3, #0
 800878e:	f47f aedb 	bne.w	8008548 <_strtod_l+0xa8>
 8008792:	2a69      	cmp	r2, #105	; 0x69
 8008794:	d029      	beq.n	80087ea <_strtod_l+0x34a>
 8008796:	dc26      	bgt.n	80087e6 <_strtod_l+0x346>
 8008798:	2a49      	cmp	r2, #73	; 0x49
 800879a:	d026      	beq.n	80087ea <_strtod_l+0x34a>
 800879c:	2a4e      	cmp	r2, #78	; 0x4e
 800879e:	f47f aed3 	bne.w	8008548 <_strtod_l+0xa8>
 80087a2:	499a      	ldr	r1, [pc, #616]	; (8008a0c <_strtod_l+0x56c>)
 80087a4:	a819      	add	r0, sp, #100	; 0x64
 80087a6:	f001 fa23 	bl	8009bf0 <__match>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	f43f aecc 	beq.w	8008548 <_strtod_l+0xa8>
 80087b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	2b28      	cmp	r3, #40	; 0x28
 80087b6:	d12f      	bne.n	8008818 <_strtod_l+0x378>
 80087b8:	4995      	ldr	r1, [pc, #596]	; (8008a10 <_strtod_l+0x570>)
 80087ba:	aa1c      	add	r2, sp, #112	; 0x70
 80087bc:	a819      	add	r0, sp, #100	; 0x64
 80087be:	f001 fa2b 	bl	8009c18 <__hexnan>
 80087c2:	2805      	cmp	r0, #5
 80087c4:	d128      	bne.n	8008818 <_strtod_l+0x378>
 80087c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80087c8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80087cc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80087d0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80087d4:	e69d      	b.n	8008512 <_strtod_l+0x72>
 80087d6:	210a      	movs	r1, #10
 80087d8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80087da:	fb01 2107 	mla	r1, r1, r7, r2
 80087de:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80087e2:	9209      	str	r2, [sp, #36]	; 0x24
 80087e4:	e7b5      	b.n	8008752 <_strtod_l+0x2b2>
 80087e6:	2a6e      	cmp	r2, #110	; 0x6e
 80087e8:	e7d9      	b.n	800879e <_strtod_l+0x2fe>
 80087ea:	498a      	ldr	r1, [pc, #552]	; (8008a14 <_strtod_l+0x574>)
 80087ec:	a819      	add	r0, sp, #100	; 0x64
 80087ee:	f001 f9ff 	bl	8009bf0 <__match>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	f43f aea8 	beq.w	8008548 <_strtod_l+0xa8>
 80087f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087fa:	4987      	ldr	r1, [pc, #540]	; (8008a18 <_strtod_l+0x578>)
 80087fc:	3b01      	subs	r3, #1
 80087fe:	a819      	add	r0, sp, #100	; 0x64
 8008800:	9319      	str	r3, [sp, #100]	; 0x64
 8008802:	f001 f9f5 	bl	8009bf0 <__match>
 8008806:	b910      	cbnz	r0, 800880e <_strtod_l+0x36e>
 8008808:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800880a:	3301      	adds	r3, #1
 800880c:	9319      	str	r3, [sp, #100]	; 0x64
 800880e:	f04f 0800 	mov.w	r8, #0
 8008812:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008a1c <_strtod_l+0x57c>
 8008816:	e67c      	b.n	8008512 <_strtod_l+0x72>
 8008818:	4881      	ldr	r0, [pc, #516]	; (8008a20 <_strtod_l+0x580>)
 800881a:	f000 ff07 	bl	800962c <nan>
 800881e:	4680      	mov	r8, r0
 8008820:	4689      	mov	r9, r1
 8008822:	e676      	b.n	8008512 <_strtod_l+0x72>
 8008824:	9b08      	ldr	r3, [sp, #32]
 8008826:	f1bb 0f00 	cmp.w	fp, #0
 800882a:	bf08      	it	eq
 800882c:	46b3      	moveq	fp, r6
 800882e:	1afb      	subs	r3, r7, r3
 8008830:	2e10      	cmp	r6, #16
 8008832:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008834:	4635      	mov	r5, r6
 8008836:	9309      	str	r3, [sp, #36]	; 0x24
 8008838:	bfa8      	it	ge
 800883a:	2510      	movge	r5, #16
 800883c:	f7f7 fdd2 	bl	80003e4 <__aeabi_ui2d>
 8008840:	2e09      	cmp	r6, #9
 8008842:	4680      	mov	r8, r0
 8008844:	4689      	mov	r9, r1
 8008846:	dd13      	ble.n	8008870 <_strtod_l+0x3d0>
 8008848:	4b76      	ldr	r3, [pc, #472]	; (8008a24 <_strtod_l+0x584>)
 800884a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800884e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008852:	f7f7 fe41 	bl	80004d8 <__aeabi_dmul>
 8008856:	4680      	mov	r8, r0
 8008858:	4650      	mov	r0, sl
 800885a:	4689      	mov	r9, r1
 800885c:	f7f7 fdc2 	bl	80003e4 <__aeabi_ui2d>
 8008860:	4602      	mov	r2, r0
 8008862:	460b      	mov	r3, r1
 8008864:	4640      	mov	r0, r8
 8008866:	4649      	mov	r1, r9
 8008868:	f7f7 fc80 	bl	800016c <__adddf3>
 800886c:	4680      	mov	r8, r0
 800886e:	4689      	mov	r9, r1
 8008870:	2e0f      	cmp	r6, #15
 8008872:	dc36      	bgt.n	80088e2 <_strtod_l+0x442>
 8008874:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008876:	2b00      	cmp	r3, #0
 8008878:	f43f ae4b 	beq.w	8008512 <_strtod_l+0x72>
 800887c:	dd22      	ble.n	80088c4 <_strtod_l+0x424>
 800887e:	2b16      	cmp	r3, #22
 8008880:	dc09      	bgt.n	8008896 <_strtod_l+0x3f6>
 8008882:	4968      	ldr	r1, [pc, #416]	; (8008a24 <_strtod_l+0x584>)
 8008884:	4642      	mov	r2, r8
 8008886:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800888a:	464b      	mov	r3, r9
 800888c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008890:	f7f7 fe22 	bl	80004d8 <__aeabi_dmul>
 8008894:	e7c3      	b.n	800881e <_strtod_l+0x37e>
 8008896:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008898:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800889c:	4293      	cmp	r3, r2
 800889e:	db20      	blt.n	80088e2 <_strtod_l+0x442>
 80088a0:	4c60      	ldr	r4, [pc, #384]	; (8008a24 <_strtod_l+0x584>)
 80088a2:	f1c6 060f 	rsb	r6, r6, #15
 80088a6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80088aa:	4642      	mov	r2, r8
 80088ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088b0:	464b      	mov	r3, r9
 80088b2:	f7f7 fe11 	bl	80004d8 <__aeabi_dmul>
 80088b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088b8:	1b9e      	subs	r6, r3, r6
 80088ba:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80088be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80088c2:	e7e5      	b.n	8008890 <_strtod_l+0x3f0>
 80088c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088c6:	3316      	adds	r3, #22
 80088c8:	db0b      	blt.n	80088e2 <_strtod_l+0x442>
 80088ca:	9b08      	ldr	r3, [sp, #32]
 80088cc:	4640      	mov	r0, r8
 80088ce:	1bdf      	subs	r7, r3, r7
 80088d0:	4b54      	ldr	r3, [pc, #336]	; (8008a24 <_strtod_l+0x584>)
 80088d2:	4649      	mov	r1, r9
 80088d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80088d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088dc:	f7f7 ff26 	bl	800072c <__aeabi_ddiv>
 80088e0:	e79d      	b.n	800881e <_strtod_l+0x37e>
 80088e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e4:	1b75      	subs	r5, r6, r5
 80088e6:	441d      	add	r5, r3
 80088e8:	2d00      	cmp	r5, #0
 80088ea:	dd70      	ble.n	80089ce <_strtod_l+0x52e>
 80088ec:	f015 030f 	ands.w	r3, r5, #15
 80088f0:	d00a      	beq.n	8008908 <_strtod_l+0x468>
 80088f2:	494c      	ldr	r1, [pc, #304]	; (8008a24 <_strtod_l+0x584>)
 80088f4:	4642      	mov	r2, r8
 80088f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80088fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088fe:	464b      	mov	r3, r9
 8008900:	f7f7 fdea 	bl	80004d8 <__aeabi_dmul>
 8008904:	4680      	mov	r8, r0
 8008906:	4689      	mov	r9, r1
 8008908:	f035 050f 	bics.w	r5, r5, #15
 800890c:	d04d      	beq.n	80089aa <_strtod_l+0x50a>
 800890e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008912:	dd22      	ble.n	800895a <_strtod_l+0x4ba>
 8008914:	2600      	movs	r6, #0
 8008916:	46b3      	mov	fp, r6
 8008918:	960b      	str	r6, [sp, #44]	; 0x2c
 800891a:	9608      	str	r6, [sp, #32]
 800891c:	2322      	movs	r3, #34	; 0x22
 800891e:	f04f 0800 	mov.w	r8, #0
 8008922:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008a1c <_strtod_l+0x57c>
 8008926:	6023      	str	r3, [r4, #0]
 8008928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800892a:	2b00      	cmp	r3, #0
 800892c:	f43f adf1 	beq.w	8008512 <_strtod_l+0x72>
 8008930:	4620      	mov	r0, r4
 8008932:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008934:	f7ff f934 	bl	8007ba0 <_Bfree>
 8008938:	4620      	mov	r0, r4
 800893a:	9908      	ldr	r1, [sp, #32]
 800893c:	f7ff f930 	bl	8007ba0 <_Bfree>
 8008940:	4659      	mov	r1, fp
 8008942:	4620      	mov	r0, r4
 8008944:	f7ff f92c 	bl	8007ba0 <_Bfree>
 8008948:	4620      	mov	r0, r4
 800894a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800894c:	f7ff f928 	bl	8007ba0 <_Bfree>
 8008950:	4631      	mov	r1, r6
 8008952:	4620      	mov	r0, r4
 8008954:	f7ff f924 	bl	8007ba0 <_Bfree>
 8008958:	e5db      	b.n	8008512 <_strtod_l+0x72>
 800895a:	4b33      	ldr	r3, [pc, #204]	; (8008a28 <_strtod_l+0x588>)
 800895c:	4640      	mov	r0, r8
 800895e:	9305      	str	r3, [sp, #20]
 8008960:	2300      	movs	r3, #0
 8008962:	4649      	mov	r1, r9
 8008964:	469a      	mov	sl, r3
 8008966:	112d      	asrs	r5, r5, #4
 8008968:	2d01      	cmp	r5, #1
 800896a:	dc21      	bgt.n	80089b0 <_strtod_l+0x510>
 800896c:	b10b      	cbz	r3, 8008972 <_strtod_l+0x4d2>
 800896e:	4680      	mov	r8, r0
 8008970:	4689      	mov	r9, r1
 8008972:	492d      	ldr	r1, [pc, #180]	; (8008a28 <_strtod_l+0x588>)
 8008974:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008978:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800897c:	4642      	mov	r2, r8
 800897e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008982:	464b      	mov	r3, r9
 8008984:	f7f7 fda8 	bl	80004d8 <__aeabi_dmul>
 8008988:	4b24      	ldr	r3, [pc, #144]	; (8008a1c <_strtod_l+0x57c>)
 800898a:	460a      	mov	r2, r1
 800898c:	400b      	ands	r3, r1
 800898e:	4927      	ldr	r1, [pc, #156]	; (8008a2c <_strtod_l+0x58c>)
 8008990:	4680      	mov	r8, r0
 8008992:	428b      	cmp	r3, r1
 8008994:	d8be      	bhi.n	8008914 <_strtod_l+0x474>
 8008996:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800899a:	428b      	cmp	r3, r1
 800899c:	bf86      	itte	hi
 800899e:	f04f 38ff 	movhi.w	r8, #4294967295
 80089a2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008a30 <_strtod_l+0x590>
 80089a6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80089aa:	2300      	movs	r3, #0
 80089ac:	9305      	str	r3, [sp, #20]
 80089ae:	e07b      	b.n	8008aa8 <_strtod_l+0x608>
 80089b0:	07ea      	lsls	r2, r5, #31
 80089b2:	d505      	bpl.n	80089c0 <_strtod_l+0x520>
 80089b4:	9b05      	ldr	r3, [sp, #20]
 80089b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ba:	f7f7 fd8d 	bl	80004d8 <__aeabi_dmul>
 80089be:	2301      	movs	r3, #1
 80089c0:	9a05      	ldr	r2, [sp, #20]
 80089c2:	f10a 0a01 	add.w	sl, sl, #1
 80089c6:	3208      	adds	r2, #8
 80089c8:	106d      	asrs	r5, r5, #1
 80089ca:	9205      	str	r2, [sp, #20]
 80089cc:	e7cc      	b.n	8008968 <_strtod_l+0x4c8>
 80089ce:	d0ec      	beq.n	80089aa <_strtod_l+0x50a>
 80089d0:	426d      	negs	r5, r5
 80089d2:	f015 020f 	ands.w	r2, r5, #15
 80089d6:	d00a      	beq.n	80089ee <_strtod_l+0x54e>
 80089d8:	4b12      	ldr	r3, [pc, #72]	; (8008a24 <_strtod_l+0x584>)
 80089da:	4640      	mov	r0, r8
 80089dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80089e0:	4649      	mov	r1, r9
 80089e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e6:	f7f7 fea1 	bl	800072c <__aeabi_ddiv>
 80089ea:	4680      	mov	r8, r0
 80089ec:	4689      	mov	r9, r1
 80089ee:	112d      	asrs	r5, r5, #4
 80089f0:	d0db      	beq.n	80089aa <_strtod_l+0x50a>
 80089f2:	2d1f      	cmp	r5, #31
 80089f4:	dd1e      	ble.n	8008a34 <_strtod_l+0x594>
 80089f6:	2600      	movs	r6, #0
 80089f8:	46b3      	mov	fp, r6
 80089fa:	960b      	str	r6, [sp, #44]	; 0x2c
 80089fc:	9608      	str	r6, [sp, #32]
 80089fe:	2322      	movs	r3, #34	; 0x22
 8008a00:	f04f 0800 	mov.w	r8, #0
 8008a04:	f04f 0900 	mov.w	r9, #0
 8008a08:	6023      	str	r3, [r4, #0]
 8008a0a:	e78d      	b.n	8008928 <_strtod_l+0x488>
 8008a0c:	0800a3ef 	.word	0x0800a3ef
 8008a10:	0800a61c 	.word	0x0800a61c
 8008a14:	0800a3e7 	.word	0x0800a3e7
 8008a18:	0800a41e 	.word	0x0800a41e
 8008a1c:	7ff00000 	.word	0x7ff00000
 8008a20:	0800a7ad 	.word	0x0800a7ad
 8008a24:	0800a530 	.word	0x0800a530
 8008a28:	0800a508 	.word	0x0800a508
 8008a2c:	7ca00000 	.word	0x7ca00000
 8008a30:	7fefffff 	.word	0x7fefffff
 8008a34:	f015 0310 	ands.w	r3, r5, #16
 8008a38:	bf18      	it	ne
 8008a3a:	236a      	movne	r3, #106	; 0x6a
 8008a3c:	4640      	mov	r0, r8
 8008a3e:	9305      	str	r3, [sp, #20]
 8008a40:	4649      	mov	r1, r9
 8008a42:	2300      	movs	r3, #0
 8008a44:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8008d10 <_strtod_l+0x870>
 8008a48:	07ea      	lsls	r2, r5, #31
 8008a4a:	d504      	bpl.n	8008a56 <_strtod_l+0x5b6>
 8008a4c:	e9da 2300 	ldrd	r2, r3, [sl]
 8008a50:	f7f7 fd42 	bl	80004d8 <__aeabi_dmul>
 8008a54:	2301      	movs	r3, #1
 8008a56:	106d      	asrs	r5, r5, #1
 8008a58:	f10a 0a08 	add.w	sl, sl, #8
 8008a5c:	d1f4      	bne.n	8008a48 <_strtod_l+0x5a8>
 8008a5e:	b10b      	cbz	r3, 8008a64 <_strtod_l+0x5c4>
 8008a60:	4680      	mov	r8, r0
 8008a62:	4689      	mov	r9, r1
 8008a64:	9b05      	ldr	r3, [sp, #20]
 8008a66:	b1bb      	cbz	r3, 8008a98 <_strtod_l+0x5f8>
 8008a68:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008a6c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	4649      	mov	r1, r9
 8008a74:	dd10      	ble.n	8008a98 <_strtod_l+0x5f8>
 8008a76:	2b1f      	cmp	r3, #31
 8008a78:	f340 8128 	ble.w	8008ccc <_strtod_l+0x82c>
 8008a7c:	2b34      	cmp	r3, #52	; 0x34
 8008a7e:	bfd8      	it	le
 8008a80:	f04f 33ff 	movle.w	r3, #4294967295
 8008a84:	f04f 0800 	mov.w	r8, #0
 8008a88:	bfcf      	iteee	gt
 8008a8a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008a8e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008a92:	4093      	lslle	r3, r2
 8008a94:	ea03 0901 	andle.w	r9, r3, r1
 8008a98:	2200      	movs	r2, #0
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	4640      	mov	r0, r8
 8008a9e:	4649      	mov	r1, r9
 8008aa0:	f7f7 ff82 	bl	80009a8 <__aeabi_dcmpeq>
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	d1a6      	bne.n	80089f6 <_strtod_l+0x556>
 8008aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aaa:	465a      	mov	r2, fp
 8008aac:	9300      	str	r3, [sp, #0]
 8008aae:	4620      	mov	r0, r4
 8008ab0:	4633      	mov	r3, r6
 8008ab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ab4:	f7ff f8dc 	bl	8007c70 <__s2b>
 8008ab8:	900b      	str	r0, [sp, #44]	; 0x2c
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f43f af2a 	beq.w	8008914 <_strtod_l+0x474>
 8008ac0:	2600      	movs	r6, #0
 8008ac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ac4:	9b08      	ldr	r3, [sp, #32]
 8008ac6:	2a00      	cmp	r2, #0
 8008ac8:	eba3 0307 	sub.w	r3, r3, r7
 8008acc:	bfa8      	it	ge
 8008ace:	2300      	movge	r3, #0
 8008ad0:	46b3      	mov	fp, r6
 8008ad2:	9312      	str	r3, [sp, #72]	; 0x48
 8008ad4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008ad8:	9316      	str	r3, [sp, #88]	; 0x58
 8008ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008adc:	4620      	mov	r0, r4
 8008ade:	6859      	ldr	r1, [r3, #4]
 8008ae0:	f7ff f81e 	bl	8007b20 <_Balloc>
 8008ae4:	9008      	str	r0, [sp, #32]
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	f43f af18 	beq.w	800891c <_strtod_l+0x47c>
 8008aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aee:	300c      	adds	r0, #12
 8008af0:	691a      	ldr	r2, [r3, #16]
 8008af2:	f103 010c 	add.w	r1, r3, #12
 8008af6:	3202      	adds	r2, #2
 8008af8:	0092      	lsls	r2, r2, #2
 8008afa:	f000 fd89 	bl	8009610 <memcpy>
 8008afe:	ab1c      	add	r3, sp, #112	; 0x70
 8008b00:	9301      	str	r3, [sp, #4]
 8008b02:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	4642      	mov	r2, r8
 8008b08:	464b      	mov	r3, r9
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008b10:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008b14:	f7ff fbd8 	bl	80082c8 <__d2b>
 8008b18:	901a      	str	r0, [sp, #104]	; 0x68
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	f43f aefe 	beq.w	800891c <_strtod_l+0x47c>
 8008b20:	2101      	movs	r1, #1
 8008b22:	4620      	mov	r0, r4
 8008b24:	f7ff f93c 	bl	8007da0 <__i2b>
 8008b28:	4683      	mov	fp, r0
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	f43f aef6 	beq.w	800891c <_strtod_l+0x47c>
 8008b30:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008b32:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008b34:	2f00      	cmp	r7, #0
 8008b36:	bfab      	itete	ge
 8008b38:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8008b3a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008b3c:	eb07 0a03 	addge.w	sl, r7, r3
 8008b40:	1bdd      	sublt	r5, r3, r7
 8008b42:	9b05      	ldr	r3, [sp, #20]
 8008b44:	bfa8      	it	ge
 8008b46:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008b48:	eba7 0703 	sub.w	r7, r7, r3
 8008b4c:	4417      	add	r7, r2
 8008b4e:	4b71      	ldr	r3, [pc, #452]	; (8008d14 <_strtod_l+0x874>)
 8008b50:	f107 37ff 	add.w	r7, r7, #4294967295
 8008b54:	bfb8      	it	lt
 8008b56:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8008b5a:	429f      	cmp	r7, r3
 8008b5c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008b60:	f280 80c7 	bge.w	8008cf2 <_strtod_l+0x852>
 8008b64:	1bdb      	subs	r3, r3, r7
 8008b66:	2b1f      	cmp	r3, #31
 8008b68:	f04f 0101 	mov.w	r1, #1
 8008b6c:	eba2 0203 	sub.w	r2, r2, r3
 8008b70:	f300 80b3 	bgt.w	8008cda <_strtod_l+0x83a>
 8008b74:	fa01 f303 	lsl.w	r3, r1, r3
 8008b78:	9313      	str	r3, [sp, #76]	; 0x4c
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	9310      	str	r3, [sp, #64]	; 0x40
 8008b7e:	eb0a 0702 	add.w	r7, sl, r2
 8008b82:	9b05      	ldr	r3, [sp, #20]
 8008b84:	45ba      	cmp	sl, r7
 8008b86:	4415      	add	r5, r2
 8008b88:	441d      	add	r5, r3
 8008b8a:	4653      	mov	r3, sl
 8008b8c:	bfa8      	it	ge
 8008b8e:	463b      	movge	r3, r7
 8008b90:	42ab      	cmp	r3, r5
 8008b92:	bfa8      	it	ge
 8008b94:	462b      	movge	r3, r5
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	bfc2      	ittt	gt
 8008b9a:	1aff      	subgt	r7, r7, r3
 8008b9c:	1aed      	subgt	r5, r5, r3
 8008b9e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008ba2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	dd17      	ble.n	8008bd8 <_strtod_l+0x738>
 8008ba8:	4659      	mov	r1, fp
 8008baa:	461a      	mov	r2, r3
 8008bac:	4620      	mov	r0, r4
 8008bae:	f7ff f9b5 	bl	8007f1c <__pow5mult>
 8008bb2:	4683      	mov	fp, r0
 8008bb4:	2800      	cmp	r0, #0
 8008bb6:	f43f aeb1 	beq.w	800891c <_strtod_l+0x47c>
 8008bba:	4601      	mov	r1, r0
 8008bbc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f7ff f904 	bl	8007dcc <__multiply>
 8008bc4:	900a      	str	r0, [sp, #40]	; 0x28
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	f43f aea8 	beq.w	800891c <_strtod_l+0x47c>
 8008bcc:	4620      	mov	r0, r4
 8008bce:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008bd0:	f7fe ffe6 	bl	8007ba0 <_Bfree>
 8008bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bd6:	931a      	str	r3, [sp, #104]	; 0x68
 8008bd8:	2f00      	cmp	r7, #0
 8008bda:	f300 808f 	bgt.w	8008cfc <_strtod_l+0x85c>
 8008bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	dd08      	ble.n	8008bf6 <_strtod_l+0x756>
 8008be4:	4620      	mov	r0, r4
 8008be6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008be8:	9908      	ldr	r1, [sp, #32]
 8008bea:	f7ff f997 	bl	8007f1c <__pow5mult>
 8008bee:	9008      	str	r0, [sp, #32]
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	f43f ae93 	beq.w	800891c <_strtod_l+0x47c>
 8008bf6:	2d00      	cmp	r5, #0
 8008bf8:	dd08      	ble.n	8008c0c <_strtod_l+0x76c>
 8008bfa:	462a      	mov	r2, r5
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	9908      	ldr	r1, [sp, #32]
 8008c00:	f7ff f9e6 	bl	8007fd0 <__lshift>
 8008c04:	9008      	str	r0, [sp, #32]
 8008c06:	2800      	cmp	r0, #0
 8008c08:	f43f ae88 	beq.w	800891c <_strtod_l+0x47c>
 8008c0c:	f1ba 0f00 	cmp.w	sl, #0
 8008c10:	dd08      	ble.n	8008c24 <_strtod_l+0x784>
 8008c12:	4659      	mov	r1, fp
 8008c14:	4652      	mov	r2, sl
 8008c16:	4620      	mov	r0, r4
 8008c18:	f7ff f9da 	bl	8007fd0 <__lshift>
 8008c1c:	4683      	mov	fp, r0
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	f43f ae7c 	beq.w	800891c <_strtod_l+0x47c>
 8008c24:	4620      	mov	r0, r4
 8008c26:	9a08      	ldr	r2, [sp, #32]
 8008c28:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008c2a:	f7ff fa59 	bl	80080e0 <__mdiff>
 8008c2e:	4606      	mov	r6, r0
 8008c30:	2800      	cmp	r0, #0
 8008c32:	f43f ae73 	beq.w	800891c <_strtod_l+0x47c>
 8008c36:	2500      	movs	r5, #0
 8008c38:	68c3      	ldr	r3, [r0, #12]
 8008c3a:	4659      	mov	r1, fp
 8008c3c:	60c5      	str	r5, [r0, #12]
 8008c3e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c40:	f7ff fa32 	bl	80080a8 <__mcmp>
 8008c44:	42a8      	cmp	r0, r5
 8008c46:	da6b      	bge.n	8008d20 <_strtod_l+0x880>
 8008c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c4a:	ea53 0308 	orrs.w	r3, r3, r8
 8008c4e:	f040 808f 	bne.w	8008d70 <_strtod_l+0x8d0>
 8008c52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	f040 808a 	bne.w	8008d70 <_strtod_l+0x8d0>
 8008c5c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c60:	0d1b      	lsrs	r3, r3, #20
 8008c62:	051b      	lsls	r3, r3, #20
 8008c64:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008c68:	f240 8082 	bls.w	8008d70 <_strtod_l+0x8d0>
 8008c6c:	6973      	ldr	r3, [r6, #20]
 8008c6e:	b913      	cbnz	r3, 8008c76 <_strtod_l+0x7d6>
 8008c70:	6933      	ldr	r3, [r6, #16]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	dd7c      	ble.n	8008d70 <_strtod_l+0x8d0>
 8008c76:	4631      	mov	r1, r6
 8008c78:	2201      	movs	r2, #1
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f7ff f9a8 	bl	8007fd0 <__lshift>
 8008c80:	4659      	mov	r1, fp
 8008c82:	4606      	mov	r6, r0
 8008c84:	f7ff fa10 	bl	80080a8 <__mcmp>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	dd71      	ble.n	8008d70 <_strtod_l+0x8d0>
 8008c8c:	9905      	ldr	r1, [sp, #20]
 8008c8e:	464b      	mov	r3, r9
 8008c90:	4a21      	ldr	r2, [pc, #132]	; (8008d18 <_strtod_l+0x878>)
 8008c92:	2900      	cmp	r1, #0
 8008c94:	f000 808d 	beq.w	8008db2 <_strtod_l+0x912>
 8008c98:	ea02 0109 	and.w	r1, r2, r9
 8008c9c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008ca0:	f300 8087 	bgt.w	8008db2 <_strtod_l+0x912>
 8008ca4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008ca8:	f77f aea9 	ble.w	80089fe <_strtod_l+0x55e>
 8008cac:	4640      	mov	r0, r8
 8008cae:	4649      	mov	r1, r9
 8008cb0:	4b1a      	ldr	r3, [pc, #104]	; (8008d1c <_strtod_l+0x87c>)
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f7f7 fc10 	bl	80004d8 <__aeabi_dmul>
 8008cb8:	4b17      	ldr	r3, [pc, #92]	; (8008d18 <_strtod_l+0x878>)
 8008cba:	4680      	mov	r8, r0
 8008cbc:	400b      	ands	r3, r1
 8008cbe:	4689      	mov	r9, r1
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f47f ae35 	bne.w	8008930 <_strtod_l+0x490>
 8008cc6:	2322      	movs	r3, #34	; 0x22
 8008cc8:	6023      	str	r3, [r4, #0]
 8008cca:	e631      	b.n	8008930 <_strtod_l+0x490>
 8008ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd4:	ea03 0808 	and.w	r8, r3, r8
 8008cd8:	e6de      	b.n	8008a98 <_strtod_l+0x5f8>
 8008cda:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8008cde:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8008ce2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8008ce6:	37e2      	adds	r7, #226	; 0xe2
 8008ce8:	fa01 f307 	lsl.w	r3, r1, r7
 8008cec:	9310      	str	r3, [sp, #64]	; 0x40
 8008cee:	9113      	str	r1, [sp, #76]	; 0x4c
 8008cf0:	e745      	b.n	8008b7e <_strtod_l+0x6de>
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	9310      	str	r3, [sp, #64]	; 0x40
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cfa:	e740      	b.n	8008b7e <_strtod_l+0x6de>
 8008cfc:	463a      	mov	r2, r7
 8008cfe:	4620      	mov	r0, r4
 8008d00:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d02:	f7ff f965 	bl	8007fd0 <__lshift>
 8008d06:	901a      	str	r0, [sp, #104]	; 0x68
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	f47f af68 	bne.w	8008bde <_strtod_l+0x73e>
 8008d0e:	e605      	b.n	800891c <_strtod_l+0x47c>
 8008d10:	0800a630 	.word	0x0800a630
 8008d14:	fffffc02 	.word	0xfffffc02
 8008d18:	7ff00000 	.word	0x7ff00000
 8008d1c:	39500000 	.word	0x39500000
 8008d20:	46ca      	mov	sl, r9
 8008d22:	d165      	bne.n	8008df0 <_strtod_l+0x950>
 8008d24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d2a:	b352      	cbz	r2, 8008d82 <_strtod_l+0x8e2>
 8008d2c:	4a9e      	ldr	r2, [pc, #632]	; (8008fa8 <_strtod_l+0xb08>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d12a      	bne.n	8008d88 <_strtod_l+0x8e8>
 8008d32:	9b05      	ldr	r3, [sp, #20]
 8008d34:	4641      	mov	r1, r8
 8008d36:	b1fb      	cbz	r3, 8008d78 <_strtod_l+0x8d8>
 8008d38:	4b9c      	ldr	r3, [pc, #624]	; (8008fac <_strtod_l+0xb0c>)
 8008d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3e:	ea09 0303 	and.w	r3, r9, r3
 8008d42:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008d46:	d81a      	bhi.n	8008d7e <_strtod_l+0x8de>
 8008d48:	0d1b      	lsrs	r3, r3, #20
 8008d4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d52:	4299      	cmp	r1, r3
 8008d54:	d118      	bne.n	8008d88 <_strtod_l+0x8e8>
 8008d56:	4b96      	ldr	r3, [pc, #600]	; (8008fb0 <_strtod_l+0xb10>)
 8008d58:	459a      	cmp	sl, r3
 8008d5a:	d102      	bne.n	8008d62 <_strtod_l+0x8c2>
 8008d5c:	3101      	adds	r1, #1
 8008d5e:	f43f addd 	beq.w	800891c <_strtod_l+0x47c>
 8008d62:	f04f 0800 	mov.w	r8, #0
 8008d66:	4b91      	ldr	r3, [pc, #580]	; (8008fac <_strtod_l+0xb0c>)
 8008d68:	ea0a 0303 	and.w	r3, sl, r3
 8008d6c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008d70:	9b05      	ldr	r3, [sp, #20]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d19a      	bne.n	8008cac <_strtod_l+0x80c>
 8008d76:	e5db      	b.n	8008930 <_strtod_l+0x490>
 8008d78:	f04f 33ff 	mov.w	r3, #4294967295
 8008d7c:	e7e9      	b.n	8008d52 <_strtod_l+0x8b2>
 8008d7e:	4613      	mov	r3, r2
 8008d80:	e7e7      	b.n	8008d52 <_strtod_l+0x8b2>
 8008d82:	ea53 0308 	orrs.w	r3, r3, r8
 8008d86:	d081      	beq.n	8008c8c <_strtod_l+0x7ec>
 8008d88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d8a:	b1e3      	cbz	r3, 8008dc6 <_strtod_l+0x926>
 8008d8c:	ea13 0f0a 	tst.w	r3, sl
 8008d90:	d0ee      	beq.n	8008d70 <_strtod_l+0x8d0>
 8008d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d94:	4640      	mov	r0, r8
 8008d96:	4649      	mov	r1, r9
 8008d98:	9a05      	ldr	r2, [sp, #20]
 8008d9a:	b1c3      	cbz	r3, 8008dce <_strtod_l+0x92e>
 8008d9c:	f7ff fb5c 	bl	8008458 <sulp>
 8008da0:	4602      	mov	r2, r0
 8008da2:	460b      	mov	r3, r1
 8008da4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008da6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008da8:	f7f7 f9e0 	bl	800016c <__adddf3>
 8008dac:	4680      	mov	r8, r0
 8008dae:	4689      	mov	r9, r1
 8008db0:	e7de      	b.n	8008d70 <_strtod_l+0x8d0>
 8008db2:	4013      	ands	r3, r2
 8008db4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008db8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008dbc:	f04f 38ff 	mov.w	r8, #4294967295
 8008dc0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008dc4:	e7d4      	b.n	8008d70 <_strtod_l+0x8d0>
 8008dc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008dc8:	ea13 0f08 	tst.w	r3, r8
 8008dcc:	e7e0      	b.n	8008d90 <_strtod_l+0x8f0>
 8008dce:	f7ff fb43 	bl	8008458 <sulp>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	460b      	mov	r3, r1
 8008dd6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008dd8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008dda:	f7f7 f9c5 	bl	8000168 <__aeabi_dsub>
 8008dde:	2200      	movs	r2, #0
 8008de0:	2300      	movs	r3, #0
 8008de2:	4680      	mov	r8, r0
 8008de4:	4689      	mov	r9, r1
 8008de6:	f7f7 fddf 	bl	80009a8 <__aeabi_dcmpeq>
 8008dea:	2800      	cmp	r0, #0
 8008dec:	d0c0      	beq.n	8008d70 <_strtod_l+0x8d0>
 8008dee:	e606      	b.n	80089fe <_strtod_l+0x55e>
 8008df0:	4659      	mov	r1, fp
 8008df2:	4630      	mov	r0, r6
 8008df4:	f7ff fabe 	bl	8008374 <__ratio>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008e00:	2200      	movs	r2, #0
 8008e02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e06:	f7f7 fde3 	bl	80009d0 <__aeabi_dcmple>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	d06f      	beq.n	8008eee <_strtod_l+0xa4e>
 8008e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d17c      	bne.n	8008f0e <_strtod_l+0xa6e>
 8008e14:	f1b8 0f00 	cmp.w	r8, #0
 8008e18:	d159      	bne.n	8008ece <_strtod_l+0xa2e>
 8008e1a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d17b      	bne.n	8008f1a <_strtod_l+0xa7a>
 8008e22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e26:	2200      	movs	r2, #0
 8008e28:	4b62      	ldr	r3, [pc, #392]	; (8008fb4 <_strtod_l+0xb14>)
 8008e2a:	f7f7 fdc7 	bl	80009bc <__aeabi_dcmplt>
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d15a      	bne.n	8008ee8 <_strtod_l+0xa48>
 8008e32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e36:	2200      	movs	r2, #0
 8008e38:	4b5f      	ldr	r3, [pc, #380]	; (8008fb8 <_strtod_l+0xb18>)
 8008e3a:	f7f7 fb4d 	bl	80004d8 <__aeabi_dmul>
 8008e3e:	4605      	mov	r5, r0
 8008e40:	460f      	mov	r7, r1
 8008e42:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008e46:	9506      	str	r5, [sp, #24]
 8008e48:	9307      	str	r3, [sp, #28]
 8008e4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e4e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008e52:	4b56      	ldr	r3, [pc, #344]	; (8008fac <_strtod_l+0xb0c>)
 8008e54:	4a55      	ldr	r2, [pc, #340]	; (8008fac <_strtod_l+0xb0c>)
 8008e56:	ea0a 0303 	and.w	r3, sl, r3
 8008e5a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e5c:	4b57      	ldr	r3, [pc, #348]	; (8008fbc <_strtod_l+0xb1c>)
 8008e5e:	ea0a 0202 	and.w	r2, sl, r2
 8008e62:	429a      	cmp	r2, r3
 8008e64:	f040 80b0 	bne.w	8008fc8 <_strtod_l+0xb28>
 8008e68:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	4649      	mov	r1, r9
 8008e70:	f7ff f9c2 	bl	80081f8 <__ulp>
 8008e74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e78:	f7f7 fb2e 	bl	80004d8 <__aeabi_dmul>
 8008e7c:	4642      	mov	r2, r8
 8008e7e:	464b      	mov	r3, r9
 8008e80:	f7f7 f974 	bl	800016c <__adddf3>
 8008e84:	f8df a124 	ldr.w	sl, [pc, #292]	; 8008fac <_strtod_l+0xb0c>
 8008e88:	4a4d      	ldr	r2, [pc, #308]	; (8008fc0 <_strtod_l+0xb20>)
 8008e8a:	ea01 0a0a 	and.w	sl, r1, sl
 8008e8e:	4592      	cmp	sl, r2
 8008e90:	4680      	mov	r8, r0
 8008e92:	d948      	bls.n	8008f26 <_strtod_l+0xa86>
 8008e94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e96:	4b46      	ldr	r3, [pc, #280]	; (8008fb0 <_strtod_l+0xb10>)
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d103      	bne.n	8008ea4 <_strtod_l+0xa04>
 8008e9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	f43f ad3c 	beq.w	800891c <_strtod_l+0x47c>
 8008ea4:	f04f 38ff 	mov.w	r8, #4294967295
 8008ea8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8008fb0 <_strtod_l+0xb10>
 8008eac:	4620      	mov	r0, r4
 8008eae:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008eb0:	f7fe fe76 	bl	8007ba0 <_Bfree>
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	9908      	ldr	r1, [sp, #32]
 8008eb8:	f7fe fe72 	bl	8007ba0 <_Bfree>
 8008ebc:	4659      	mov	r1, fp
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f7fe fe6e 	bl	8007ba0 <_Bfree>
 8008ec4:	4631      	mov	r1, r6
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f7fe fe6a 	bl	8007ba0 <_Bfree>
 8008ecc:	e605      	b.n	8008ada <_strtod_l+0x63a>
 8008ece:	f1b8 0f01 	cmp.w	r8, #1
 8008ed2:	d103      	bne.n	8008edc <_strtod_l+0xa3c>
 8008ed4:	f1b9 0f00 	cmp.w	r9, #0
 8008ed8:	f43f ad91 	beq.w	80089fe <_strtod_l+0x55e>
 8008edc:	2200      	movs	r2, #0
 8008ede:	4b39      	ldr	r3, [pc, #228]	; (8008fc4 <_strtod_l+0xb24>)
 8008ee0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008ee2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008ee6:	e016      	b.n	8008f16 <_strtod_l+0xa76>
 8008ee8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008eea:	4f33      	ldr	r7, [pc, #204]	; (8008fb8 <_strtod_l+0xb18>)
 8008eec:	e7a9      	b.n	8008e42 <_strtod_l+0x9a2>
 8008eee:	4b32      	ldr	r3, [pc, #200]	; (8008fb8 <_strtod_l+0xb18>)
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ef6:	f7f7 faef 	bl	80004d8 <__aeabi_dmul>
 8008efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008efc:	4605      	mov	r5, r0
 8008efe:	460f      	mov	r7, r1
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d09e      	beq.n	8008e42 <_strtod_l+0x9a2>
 8008f04:	4602      	mov	r2, r0
 8008f06:	460b      	mov	r3, r1
 8008f08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f0c:	e79d      	b.n	8008e4a <_strtod_l+0x9aa>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	4b28      	ldr	r3, [pc, #160]	; (8008fb4 <_strtod_l+0xb14>)
 8008f12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f16:	4f27      	ldr	r7, [pc, #156]	; (8008fb4 <_strtod_l+0xb14>)
 8008f18:	e797      	b.n	8008e4a <_strtod_l+0x9aa>
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	4b29      	ldr	r3, [pc, #164]	; (8008fc4 <_strtod_l+0xb24>)
 8008f1e:	4645      	mov	r5, r8
 8008f20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f24:	e7f7      	b.n	8008f16 <_strtod_l+0xa76>
 8008f26:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8008f2a:	9b05      	ldr	r3, [sp, #20]
 8008f2c:	46ca      	mov	sl, r9
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1bc      	bne.n	8008eac <_strtod_l+0xa0c>
 8008f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008f38:	0d1b      	lsrs	r3, r3, #20
 8008f3a:	051b      	lsls	r3, r3, #20
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d1b5      	bne.n	8008eac <_strtod_l+0xa0c>
 8008f40:	4628      	mov	r0, r5
 8008f42:	4639      	mov	r1, r7
 8008f44:	f7f7 fe10 	bl	8000b68 <__aeabi_d2lz>
 8008f48:	f7f7 fa98 	bl	800047c <__aeabi_l2d>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4628      	mov	r0, r5
 8008f52:	4639      	mov	r1, r7
 8008f54:	f7f7 f908 	bl	8000168 <__aeabi_dsub>
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8008f60:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f66:	ea4a 0a08 	orr.w	sl, sl, r8
 8008f6a:	ea5a 0a03 	orrs.w	sl, sl, r3
 8008f6e:	d06c      	beq.n	800904a <_strtod_l+0xbaa>
 8008f70:	a309      	add	r3, pc, #36	; (adr r3, 8008f98 <_strtod_l+0xaf8>)
 8008f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f76:	f7f7 fd21 	bl	80009bc <__aeabi_dcmplt>
 8008f7a:	2800      	cmp	r0, #0
 8008f7c:	f47f acd8 	bne.w	8008930 <_strtod_l+0x490>
 8008f80:	a307      	add	r3, pc, #28	; (adr r3, 8008fa0 <_strtod_l+0xb00>)
 8008f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f8a:	f7f7 fd35 	bl	80009f8 <__aeabi_dcmpgt>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d08c      	beq.n	8008eac <_strtod_l+0xa0c>
 8008f92:	e4cd      	b.n	8008930 <_strtod_l+0x490>
 8008f94:	f3af 8000 	nop.w
 8008f98:	94a03595 	.word	0x94a03595
 8008f9c:	3fdfffff 	.word	0x3fdfffff
 8008fa0:	35afe535 	.word	0x35afe535
 8008fa4:	3fe00000 	.word	0x3fe00000
 8008fa8:	000fffff 	.word	0x000fffff
 8008fac:	7ff00000 	.word	0x7ff00000
 8008fb0:	7fefffff 	.word	0x7fefffff
 8008fb4:	3ff00000 	.word	0x3ff00000
 8008fb8:	3fe00000 	.word	0x3fe00000
 8008fbc:	7fe00000 	.word	0x7fe00000
 8008fc0:	7c9fffff 	.word	0x7c9fffff
 8008fc4:	bff00000 	.word	0xbff00000
 8008fc8:	9b05      	ldr	r3, [sp, #20]
 8008fca:	b333      	cbz	r3, 800901a <_strtod_l+0xb7a>
 8008fcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008fd2:	d822      	bhi.n	800901a <_strtod_l+0xb7a>
 8008fd4:	a328      	add	r3, pc, #160	; (adr r3, 8009078 <_strtod_l+0xbd8>)
 8008fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fda:	4628      	mov	r0, r5
 8008fdc:	4639      	mov	r1, r7
 8008fde:	f7f7 fcf7 	bl	80009d0 <__aeabi_dcmple>
 8008fe2:	b1a0      	cbz	r0, 800900e <_strtod_l+0xb6e>
 8008fe4:	4639      	mov	r1, r7
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f7f7 fd4e 	bl	8000a88 <__aeabi_d2uiz>
 8008fec:	2801      	cmp	r0, #1
 8008fee:	bf38      	it	cc
 8008ff0:	2001      	movcc	r0, #1
 8008ff2:	f7f7 f9f7 	bl	80003e4 <__aeabi_ui2d>
 8008ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff8:	4605      	mov	r5, r0
 8008ffa:	460f      	mov	r7, r1
 8008ffc:	bb03      	cbnz	r3, 8009040 <_strtod_l+0xba0>
 8008ffe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009002:	9014      	str	r0, [sp, #80]	; 0x50
 8009004:	9315      	str	r3, [sp, #84]	; 0x54
 8009006:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800900a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800900e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009010:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009012:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009016:	1a9b      	subs	r3, r3, r2
 8009018:	9311      	str	r3, [sp, #68]	; 0x44
 800901a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800901c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800901e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8009022:	f7ff f8e9 	bl	80081f8 <__ulp>
 8009026:	4602      	mov	r2, r0
 8009028:	460b      	mov	r3, r1
 800902a:	4640      	mov	r0, r8
 800902c:	4649      	mov	r1, r9
 800902e:	f7f7 fa53 	bl	80004d8 <__aeabi_dmul>
 8009032:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009036:	f7f7 f899 	bl	800016c <__adddf3>
 800903a:	4680      	mov	r8, r0
 800903c:	4689      	mov	r9, r1
 800903e:	e774      	b.n	8008f2a <_strtod_l+0xa8a>
 8009040:	4602      	mov	r2, r0
 8009042:	460b      	mov	r3, r1
 8009044:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009048:	e7dd      	b.n	8009006 <_strtod_l+0xb66>
 800904a:	a30d      	add	r3, pc, #52	; (adr r3, 8009080 <_strtod_l+0xbe0>)
 800904c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009050:	f7f7 fcb4 	bl	80009bc <__aeabi_dcmplt>
 8009054:	e79b      	b.n	8008f8e <_strtod_l+0xaee>
 8009056:	2300      	movs	r3, #0
 8009058:	930e      	str	r3, [sp, #56]	; 0x38
 800905a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800905c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800905e:	6013      	str	r3, [r2, #0]
 8009060:	f7ff ba5b 	b.w	800851a <_strtod_l+0x7a>
 8009064:	2a65      	cmp	r2, #101	; 0x65
 8009066:	f43f ab52 	beq.w	800870e <_strtod_l+0x26e>
 800906a:	2a45      	cmp	r2, #69	; 0x45
 800906c:	f43f ab4f 	beq.w	800870e <_strtod_l+0x26e>
 8009070:	2301      	movs	r3, #1
 8009072:	f7ff bb87 	b.w	8008784 <_strtod_l+0x2e4>
 8009076:	bf00      	nop
 8009078:	ffc00000 	.word	0xffc00000
 800907c:	41dfffff 	.word	0x41dfffff
 8009080:	94a03595 	.word	0x94a03595
 8009084:	3fcfffff 	.word	0x3fcfffff

08009088 <_strtod_r>:
 8009088:	4b01      	ldr	r3, [pc, #4]	; (8009090 <_strtod_r+0x8>)
 800908a:	f7ff ba09 	b.w	80084a0 <_strtod_l>
 800908e:	bf00      	nop
 8009090:	2000006c 	.word	0x2000006c

08009094 <_strtol_l.constprop.0>:
 8009094:	2b01      	cmp	r3, #1
 8009096:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800909a:	4686      	mov	lr, r0
 800909c:	4690      	mov	r8, r2
 800909e:	d001      	beq.n	80090a4 <_strtol_l.constprop.0+0x10>
 80090a0:	2b24      	cmp	r3, #36	; 0x24
 80090a2:	d906      	bls.n	80090b2 <_strtol_l.constprop.0+0x1e>
 80090a4:	f7fd fd90 	bl	8006bc8 <__errno>
 80090a8:	2316      	movs	r3, #22
 80090aa:	6003      	str	r3, [r0, #0]
 80090ac:	2000      	movs	r0, #0
 80090ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b2:	460d      	mov	r5, r1
 80090b4:	4835      	ldr	r0, [pc, #212]	; (800918c <_strtol_l.constprop.0+0xf8>)
 80090b6:	462a      	mov	r2, r5
 80090b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090bc:	5d06      	ldrb	r6, [r0, r4]
 80090be:	f016 0608 	ands.w	r6, r6, #8
 80090c2:	d1f8      	bne.n	80090b6 <_strtol_l.constprop.0+0x22>
 80090c4:	2c2d      	cmp	r4, #45	; 0x2d
 80090c6:	d12e      	bne.n	8009126 <_strtol_l.constprop.0+0x92>
 80090c8:	2601      	movs	r6, #1
 80090ca:	782c      	ldrb	r4, [r5, #0]
 80090cc:	1c95      	adds	r5, r2, #2
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d057      	beq.n	8009182 <_strtol_l.constprop.0+0xee>
 80090d2:	2b10      	cmp	r3, #16
 80090d4:	d109      	bne.n	80090ea <_strtol_l.constprop.0+0x56>
 80090d6:	2c30      	cmp	r4, #48	; 0x30
 80090d8:	d107      	bne.n	80090ea <_strtol_l.constprop.0+0x56>
 80090da:	782a      	ldrb	r2, [r5, #0]
 80090dc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80090e0:	2a58      	cmp	r2, #88	; 0x58
 80090e2:	d149      	bne.n	8009178 <_strtol_l.constprop.0+0xe4>
 80090e4:	2310      	movs	r3, #16
 80090e6:	786c      	ldrb	r4, [r5, #1]
 80090e8:	3502      	adds	r5, #2
 80090ea:	2200      	movs	r2, #0
 80090ec:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 80090f0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80090f4:	fbbc f9f3 	udiv	r9, ip, r3
 80090f8:	4610      	mov	r0, r2
 80090fa:	fb03 ca19 	mls	sl, r3, r9, ip
 80090fe:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009102:	2f09      	cmp	r7, #9
 8009104:	d814      	bhi.n	8009130 <_strtol_l.constprop.0+0x9c>
 8009106:	463c      	mov	r4, r7
 8009108:	42a3      	cmp	r3, r4
 800910a:	dd20      	ble.n	800914e <_strtol_l.constprop.0+0xba>
 800910c:	1c57      	adds	r7, r2, #1
 800910e:	d007      	beq.n	8009120 <_strtol_l.constprop.0+0x8c>
 8009110:	4581      	cmp	r9, r0
 8009112:	d319      	bcc.n	8009148 <_strtol_l.constprop.0+0xb4>
 8009114:	d101      	bne.n	800911a <_strtol_l.constprop.0+0x86>
 8009116:	45a2      	cmp	sl, r4
 8009118:	db16      	blt.n	8009148 <_strtol_l.constprop.0+0xb4>
 800911a:	2201      	movs	r2, #1
 800911c:	fb00 4003 	mla	r0, r0, r3, r4
 8009120:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009124:	e7eb      	b.n	80090fe <_strtol_l.constprop.0+0x6a>
 8009126:	2c2b      	cmp	r4, #43	; 0x2b
 8009128:	bf04      	itt	eq
 800912a:	782c      	ldrbeq	r4, [r5, #0]
 800912c:	1c95      	addeq	r5, r2, #2
 800912e:	e7ce      	b.n	80090ce <_strtol_l.constprop.0+0x3a>
 8009130:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009134:	2f19      	cmp	r7, #25
 8009136:	d801      	bhi.n	800913c <_strtol_l.constprop.0+0xa8>
 8009138:	3c37      	subs	r4, #55	; 0x37
 800913a:	e7e5      	b.n	8009108 <_strtol_l.constprop.0+0x74>
 800913c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009140:	2f19      	cmp	r7, #25
 8009142:	d804      	bhi.n	800914e <_strtol_l.constprop.0+0xba>
 8009144:	3c57      	subs	r4, #87	; 0x57
 8009146:	e7df      	b.n	8009108 <_strtol_l.constprop.0+0x74>
 8009148:	f04f 32ff 	mov.w	r2, #4294967295
 800914c:	e7e8      	b.n	8009120 <_strtol_l.constprop.0+0x8c>
 800914e:	1c53      	adds	r3, r2, #1
 8009150:	d108      	bne.n	8009164 <_strtol_l.constprop.0+0xd0>
 8009152:	2322      	movs	r3, #34	; 0x22
 8009154:	4660      	mov	r0, ip
 8009156:	f8ce 3000 	str.w	r3, [lr]
 800915a:	f1b8 0f00 	cmp.w	r8, #0
 800915e:	d0a6      	beq.n	80090ae <_strtol_l.constprop.0+0x1a>
 8009160:	1e69      	subs	r1, r5, #1
 8009162:	e006      	b.n	8009172 <_strtol_l.constprop.0+0xde>
 8009164:	b106      	cbz	r6, 8009168 <_strtol_l.constprop.0+0xd4>
 8009166:	4240      	negs	r0, r0
 8009168:	f1b8 0f00 	cmp.w	r8, #0
 800916c:	d09f      	beq.n	80090ae <_strtol_l.constprop.0+0x1a>
 800916e:	2a00      	cmp	r2, #0
 8009170:	d1f6      	bne.n	8009160 <_strtol_l.constprop.0+0xcc>
 8009172:	f8c8 1000 	str.w	r1, [r8]
 8009176:	e79a      	b.n	80090ae <_strtol_l.constprop.0+0x1a>
 8009178:	2430      	movs	r4, #48	; 0x30
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1b5      	bne.n	80090ea <_strtol_l.constprop.0+0x56>
 800917e:	2308      	movs	r3, #8
 8009180:	e7b3      	b.n	80090ea <_strtol_l.constprop.0+0x56>
 8009182:	2c30      	cmp	r4, #48	; 0x30
 8009184:	d0a9      	beq.n	80090da <_strtol_l.constprop.0+0x46>
 8009186:	230a      	movs	r3, #10
 8009188:	e7af      	b.n	80090ea <_strtol_l.constprop.0+0x56>
 800918a:	bf00      	nop
 800918c:	0800a659 	.word	0x0800a659

08009190 <_strtol_r>:
 8009190:	f7ff bf80 	b.w	8009094 <_strtol_l.constprop.0>

08009194 <__ssputs_r>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	461f      	mov	r7, r3
 800919a:	688e      	ldr	r6, [r1, #8]
 800919c:	4682      	mov	sl, r0
 800919e:	42be      	cmp	r6, r7
 80091a0:	460c      	mov	r4, r1
 80091a2:	4690      	mov	r8, r2
 80091a4:	680b      	ldr	r3, [r1, #0]
 80091a6:	d82c      	bhi.n	8009202 <__ssputs_r+0x6e>
 80091a8:	898a      	ldrh	r2, [r1, #12]
 80091aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80091ae:	d026      	beq.n	80091fe <__ssputs_r+0x6a>
 80091b0:	6965      	ldr	r5, [r4, #20]
 80091b2:	6909      	ldr	r1, [r1, #16]
 80091b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091b8:	eba3 0901 	sub.w	r9, r3, r1
 80091bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091c0:	1c7b      	adds	r3, r7, #1
 80091c2:	444b      	add	r3, r9
 80091c4:	106d      	asrs	r5, r5, #1
 80091c6:	429d      	cmp	r5, r3
 80091c8:	bf38      	it	cc
 80091ca:	461d      	movcc	r5, r3
 80091cc:	0553      	lsls	r3, r2, #21
 80091ce:	d527      	bpl.n	8009220 <__ssputs_r+0x8c>
 80091d0:	4629      	mov	r1, r5
 80091d2:	f7fe fc19 	bl	8007a08 <_malloc_r>
 80091d6:	4606      	mov	r6, r0
 80091d8:	b360      	cbz	r0, 8009234 <__ssputs_r+0xa0>
 80091da:	464a      	mov	r2, r9
 80091dc:	6921      	ldr	r1, [r4, #16]
 80091de:	f000 fa17 	bl	8009610 <memcpy>
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80091e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	6126      	str	r6, [r4, #16]
 80091f0:	444e      	add	r6, r9
 80091f2:	6026      	str	r6, [r4, #0]
 80091f4:	463e      	mov	r6, r7
 80091f6:	6165      	str	r5, [r4, #20]
 80091f8:	eba5 0509 	sub.w	r5, r5, r9
 80091fc:	60a5      	str	r5, [r4, #8]
 80091fe:	42be      	cmp	r6, r7
 8009200:	d900      	bls.n	8009204 <__ssputs_r+0x70>
 8009202:	463e      	mov	r6, r7
 8009204:	4632      	mov	r2, r6
 8009206:	4641      	mov	r1, r8
 8009208:	6820      	ldr	r0, [r4, #0]
 800920a:	f000 f9c5 	bl	8009598 <memmove>
 800920e:	2000      	movs	r0, #0
 8009210:	68a3      	ldr	r3, [r4, #8]
 8009212:	1b9b      	subs	r3, r3, r6
 8009214:	60a3      	str	r3, [r4, #8]
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	4433      	add	r3, r6
 800921a:	6023      	str	r3, [r4, #0]
 800921c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009220:	462a      	mov	r2, r5
 8009222:	f000 fda6 	bl	8009d72 <_realloc_r>
 8009226:	4606      	mov	r6, r0
 8009228:	2800      	cmp	r0, #0
 800922a:	d1e0      	bne.n	80091ee <__ssputs_r+0x5a>
 800922c:	4650      	mov	r0, sl
 800922e:	6921      	ldr	r1, [r4, #16]
 8009230:	f7fe fb7a 	bl	8007928 <_free_r>
 8009234:	230c      	movs	r3, #12
 8009236:	f8ca 3000 	str.w	r3, [sl]
 800923a:	89a3      	ldrh	r3, [r4, #12]
 800923c:	f04f 30ff 	mov.w	r0, #4294967295
 8009240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009244:	81a3      	strh	r3, [r4, #12]
 8009246:	e7e9      	b.n	800921c <__ssputs_r+0x88>

08009248 <_svfiprintf_r>:
 8009248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924c:	4698      	mov	r8, r3
 800924e:	898b      	ldrh	r3, [r1, #12]
 8009250:	4607      	mov	r7, r0
 8009252:	061b      	lsls	r3, r3, #24
 8009254:	460d      	mov	r5, r1
 8009256:	4614      	mov	r4, r2
 8009258:	b09d      	sub	sp, #116	; 0x74
 800925a:	d50e      	bpl.n	800927a <_svfiprintf_r+0x32>
 800925c:	690b      	ldr	r3, [r1, #16]
 800925e:	b963      	cbnz	r3, 800927a <_svfiprintf_r+0x32>
 8009260:	2140      	movs	r1, #64	; 0x40
 8009262:	f7fe fbd1 	bl	8007a08 <_malloc_r>
 8009266:	6028      	str	r0, [r5, #0]
 8009268:	6128      	str	r0, [r5, #16]
 800926a:	b920      	cbnz	r0, 8009276 <_svfiprintf_r+0x2e>
 800926c:	230c      	movs	r3, #12
 800926e:	603b      	str	r3, [r7, #0]
 8009270:	f04f 30ff 	mov.w	r0, #4294967295
 8009274:	e0d0      	b.n	8009418 <_svfiprintf_r+0x1d0>
 8009276:	2340      	movs	r3, #64	; 0x40
 8009278:	616b      	str	r3, [r5, #20]
 800927a:	2300      	movs	r3, #0
 800927c:	9309      	str	r3, [sp, #36]	; 0x24
 800927e:	2320      	movs	r3, #32
 8009280:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009284:	2330      	movs	r3, #48	; 0x30
 8009286:	f04f 0901 	mov.w	r9, #1
 800928a:	f8cd 800c 	str.w	r8, [sp, #12]
 800928e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009430 <_svfiprintf_r+0x1e8>
 8009292:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009296:	4623      	mov	r3, r4
 8009298:	469a      	mov	sl, r3
 800929a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800929e:	b10a      	cbz	r2, 80092a4 <_svfiprintf_r+0x5c>
 80092a0:	2a25      	cmp	r2, #37	; 0x25
 80092a2:	d1f9      	bne.n	8009298 <_svfiprintf_r+0x50>
 80092a4:	ebba 0b04 	subs.w	fp, sl, r4
 80092a8:	d00b      	beq.n	80092c2 <_svfiprintf_r+0x7a>
 80092aa:	465b      	mov	r3, fp
 80092ac:	4622      	mov	r2, r4
 80092ae:	4629      	mov	r1, r5
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7ff ff6f 	bl	8009194 <__ssputs_r>
 80092b6:	3001      	adds	r0, #1
 80092b8:	f000 80a9 	beq.w	800940e <_svfiprintf_r+0x1c6>
 80092bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092be:	445a      	add	r2, fp
 80092c0:	9209      	str	r2, [sp, #36]	; 0x24
 80092c2:	f89a 3000 	ldrb.w	r3, [sl]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 80a1 	beq.w	800940e <_svfiprintf_r+0x1c6>
 80092cc:	2300      	movs	r3, #0
 80092ce:	f04f 32ff 	mov.w	r2, #4294967295
 80092d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092d6:	f10a 0a01 	add.w	sl, sl, #1
 80092da:	9304      	str	r3, [sp, #16]
 80092dc:	9307      	str	r3, [sp, #28]
 80092de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092e2:	931a      	str	r3, [sp, #104]	; 0x68
 80092e4:	4654      	mov	r4, sl
 80092e6:	2205      	movs	r2, #5
 80092e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ec:	4850      	ldr	r0, [pc, #320]	; (8009430 <_svfiprintf_r+0x1e8>)
 80092ee:	f7fd fc98 	bl	8006c22 <memchr>
 80092f2:	9a04      	ldr	r2, [sp, #16]
 80092f4:	b9d8      	cbnz	r0, 800932e <_svfiprintf_r+0xe6>
 80092f6:	06d0      	lsls	r0, r2, #27
 80092f8:	bf44      	itt	mi
 80092fa:	2320      	movmi	r3, #32
 80092fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009300:	0711      	lsls	r1, r2, #28
 8009302:	bf44      	itt	mi
 8009304:	232b      	movmi	r3, #43	; 0x2b
 8009306:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800930a:	f89a 3000 	ldrb.w	r3, [sl]
 800930e:	2b2a      	cmp	r3, #42	; 0x2a
 8009310:	d015      	beq.n	800933e <_svfiprintf_r+0xf6>
 8009312:	4654      	mov	r4, sl
 8009314:	2000      	movs	r0, #0
 8009316:	f04f 0c0a 	mov.w	ip, #10
 800931a:	9a07      	ldr	r2, [sp, #28]
 800931c:	4621      	mov	r1, r4
 800931e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009322:	3b30      	subs	r3, #48	; 0x30
 8009324:	2b09      	cmp	r3, #9
 8009326:	d94d      	bls.n	80093c4 <_svfiprintf_r+0x17c>
 8009328:	b1b0      	cbz	r0, 8009358 <_svfiprintf_r+0x110>
 800932a:	9207      	str	r2, [sp, #28]
 800932c:	e014      	b.n	8009358 <_svfiprintf_r+0x110>
 800932e:	eba0 0308 	sub.w	r3, r0, r8
 8009332:	fa09 f303 	lsl.w	r3, r9, r3
 8009336:	4313      	orrs	r3, r2
 8009338:	46a2      	mov	sl, r4
 800933a:	9304      	str	r3, [sp, #16]
 800933c:	e7d2      	b.n	80092e4 <_svfiprintf_r+0x9c>
 800933e:	9b03      	ldr	r3, [sp, #12]
 8009340:	1d19      	adds	r1, r3, #4
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	9103      	str	r1, [sp, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	bfbb      	ittet	lt
 800934a:	425b      	neglt	r3, r3
 800934c:	f042 0202 	orrlt.w	r2, r2, #2
 8009350:	9307      	strge	r3, [sp, #28]
 8009352:	9307      	strlt	r3, [sp, #28]
 8009354:	bfb8      	it	lt
 8009356:	9204      	strlt	r2, [sp, #16]
 8009358:	7823      	ldrb	r3, [r4, #0]
 800935a:	2b2e      	cmp	r3, #46	; 0x2e
 800935c:	d10c      	bne.n	8009378 <_svfiprintf_r+0x130>
 800935e:	7863      	ldrb	r3, [r4, #1]
 8009360:	2b2a      	cmp	r3, #42	; 0x2a
 8009362:	d134      	bne.n	80093ce <_svfiprintf_r+0x186>
 8009364:	9b03      	ldr	r3, [sp, #12]
 8009366:	3402      	adds	r4, #2
 8009368:	1d1a      	adds	r2, r3, #4
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	9203      	str	r2, [sp, #12]
 800936e:	2b00      	cmp	r3, #0
 8009370:	bfb8      	it	lt
 8009372:	f04f 33ff 	movlt.w	r3, #4294967295
 8009376:	9305      	str	r3, [sp, #20]
 8009378:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8009434 <_svfiprintf_r+0x1ec>
 800937c:	2203      	movs	r2, #3
 800937e:	4650      	mov	r0, sl
 8009380:	7821      	ldrb	r1, [r4, #0]
 8009382:	f7fd fc4e 	bl	8006c22 <memchr>
 8009386:	b138      	cbz	r0, 8009398 <_svfiprintf_r+0x150>
 8009388:	2240      	movs	r2, #64	; 0x40
 800938a:	9b04      	ldr	r3, [sp, #16]
 800938c:	eba0 000a 	sub.w	r0, r0, sl
 8009390:	4082      	lsls	r2, r0
 8009392:	4313      	orrs	r3, r2
 8009394:	3401      	adds	r4, #1
 8009396:	9304      	str	r3, [sp, #16]
 8009398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800939c:	2206      	movs	r2, #6
 800939e:	4826      	ldr	r0, [pc, #152]	; (8009438 <_svfiprintf_r+0x1f0>)
 80093a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093a4:	f7fd fc3d 	bl	8006c22 <memchr>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	d038      	beq.n	800941e <_svfiprintf_r+0x1d6>
 80093ac:	4b23      	ldr	r3, [pc, #140]	; (800943c <_svfiprintf_r+0x1f4>)
 80093ae:	bb1b      	cbnz	r3, 80093f8 <_svfiprintf_r+0x1b0>
 80093b0:	9b03      	ldr	r3, [sp, #12]
 80093b2:	3307      	adds	r3, #7
 80093b4:	f023 0307 	bic.w	r3, r3, #7
 80093b8:	3308      	adds	r3, #8
 80093ba:	9303      	str	r3, [sp, #12]
 80093bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093be:	4433      	add	r3, r6
 80093c0:	9309      	str	r3, [sp, #36]	; 0x24
 80093c2:	e768      	b.n	8009296 <_svfiprintf_r+0x4e>
 80093c4:	460c      	mov	r4, r1
 80093c6:	2001      	movs	r0, #1
 80093c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80093cc:	e7a6      	b.n	800931c <_svfiprintf_r+0xd4>
 80093ce:	2300      	movs	r3, #0
 80093d0:	f04f 0c0a 	mov.w	ip, #10
 80093d4:	4619      	mov	r1, r3
 80093d6:	3401      	adds	r4, #1
 80093d8:	9305      	str	r3, [sp, #20]
 80093da:	4620      	mov	r0, r4
 80093dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093e0:	3a30      	subs	r2, #48	; 0x30
 80093e2:	2a09      	cmp	r2, #9
 80093e4:	d903      	bls.n	80093ee <_svfiprintf_r+0x1a6>
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d0c6      	beq.n	8009378 <_svfiprintf_r+0x130>
 80093ea:	9105      	str	r1, [sp, #20]
 80093ec:	e7c4      	b.n	8009378 <_svfiprintf_r+0x130>
 80093ee:	4604      	mov	r4, r0
 80093f0:	2301      	movs	r3, #1
 80093f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80093f6:	e7f0      	b.n	80093da <_svfiprintf_r+0x192>
 80093f8:	ab03      	add	r3, sp, #12
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	462a      	mov	r2, r5
 80093fe:	4638      	mov	r0, r7
 8009400:	4b0f      	ldr	r3, [pc, #60]	; (8009440 <_svfiprintf_r+0x1f8>)
 8009402:	a904      	add	r1, sp, #16
 8009404:	f7fc fc98 	bl	8005d38 <_printf_float>
 8009408:	1c42      	adds	r2, r0, #1
 800940a:	4606      	mov	r6, r0
 800940c:	d1d6      	bne.n	80093bc <_svfiprintf_r+0x174>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	065b      	lsls	r3, r3, #25
 8009412:	f53f af2d 	bmi.w	8009270 <_svfiprintf_r+0x28>
 8009416:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009418:	b01d      	add	sp, #116	; 0x74
 800941a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800941e:	ab03      	add	r3, sp, #12
 8009420:	9300      	str	r3, [sp, #0]
 8009422:	462a      	mov	r2, r5
 8009424:	4638      	mov	r0, r7
 8009426:	4b06      	ldr	r3, [pc, #24]	; (8009440 <_svfiprintf_r+0x1f8>)
 8009428:	a904      	add	r1, sp, #16
 800942a:	f7fc ff25 	bl	8006278 <_printf_i>
 800942e:	e7eb      	b.n	8009408 <_svfiprintf_r+0x1c0>
 8009430:	0800a759 	.word	0x0800a759
 8009434:	0800a75f 	.word	0x0800a75f
 8009438:	0800a763 	.word	0x0800a763
 800943c:	08005d39 	.word	0x08005d39
 8009440:	08009195 	.word	0x08009195

08009444 <__sflush_r>:
 8009444:	898a      	ldrh	r2, [r1, #12]
 8009446:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009448:	4605      	mov	r5, r0
 800944a:	0710      	lsls	r0, r2, #28
 800944c:	460c      	mov	r4, r1
 800944e:	d457      	bmi.n	8009500 <__sflush_r+0xbc>
 8009450:	684b      	ldr	r3, [r1, #4]
 8009452:	2b00      	cmp	r3, #0
 8009454:	dc04      	bgt.n	8009460 <__sflush_r+0x1c>
 8009456:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009458:	2b00      	cmp	r3, #0
 800945a:	dc01      	bgt.n	8009460 <__sflush_r+0x1c>
 800945c:	2000      	movs	r0, #0
 800945e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009462:	2e00      	cmp	r6, #0
 8009464:	d0fa      	beq.n	800945c <__sflush_r+0x18>
 8009466:	2300      	movs	r3, #0
 8009468:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800946c:	682f      	ldr	r7, [r5, #0]
 800946e:	6a21      	ldr	r1, [r4, #32]
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	d032      	beq.n	80094da <__sflush_r+0x96>
 8009474:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	075a      	lsls	r2, r3, #29
 800947a:	d505      	bpl.n	8009488 <__sflush_r+0x44>
 800947c:	6863      	ldr	r3, [r4, #4]
 800947e:	1ac0      	subs	r0, r0, r3
 8009480:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009482:	b10b      	cbz	r3, 8009488 <__sflush_r+0x44>
 8009484:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009486:	1ac0      	subs	r0, r0, r3
 8009488:	2300      	movs	r3, #0
 800948a:	4602      	mov	r2, r0
 800948c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800948e:	4628      	mov	r0, r5
 8009490:	6a21      	ldr	r1, [r4, #32]
 8009492:	47b0      	blx	r6
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	d106      	bne.n	80094a8 <__sflush_r+0x64>
 800949a:	6829      	ldr	r1, [r5, #0]
 800949c:	291d      	cmp	r1, #29
 800949e:	d82b      	bhi.n	80094f8 <__sflush_r+0xb4>
 80094a0:	4a28      	ldr	r2, [pc, #160]	; (8009544 <__sflush_r+0x100>)
 80094a2:	410a      	asrs	r2, r1
 80094a4:	07d6      	lsls	r6, r2, #31
 80094a6:	d427      	bmi.n	80094f8 <__sflush_r+0xb4>
 80094a8:	2200      	movs	r2, #0
 80094aa:	6062      	str	r2, [r4, #4]
 80094ac:	6922      	ldr	r2, [r4, #16]
 80094ae:	04d9      	lsls	r1, r3, #19
 80094b0:	6022      	str	r2, [r4, #0]
 80094b2:	d504      	bpl.n	80094be <__sflush_r+0x7a>
 80094b4:	1c42      	adds	r2, r0, #1
 80094b6:	d101      	bne.n	80094bc <__sflush_r+0x78>
 80094b8:	682b      	ldr	r3, [r5, #0]
 80094ba:	b903      	cbnz	r3, 80094be <__sflush_r+0x7a>
 80094bc:	6560      	str	r0, [r4, #84]	; 0x54
 80094be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094c0:	602f      	str	r7, [r5, #0]
 80094c2:	2900      	cmp	r1, #0
 80094c4:	d0ca      	beq.n	800945c <__sflush_r+0x18>
 80094c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094ca:	4299      	cmp	r1, r3
 80094cc:	d002      	beq.n	80094d4 <__sflush_r+0x90>
 80094ce:	4628      	mov	r0, r5
 80094d0:	f7fe fa2a 	bl	8007928 <_free_r>
 80094d4:	2000      	movs	r0, #0
 80094d6:	6360      	str	r0, [r4, #52]	; 0x34
 80094d8:	e7c1      	b.n	800945e <__sflush_r+0x1a>
 80094da:	2301      	movs	r3, #1
 80094dc:	4628      	mov	r0, r5
 80094de:	47b0      	blx	r6
 80094e0:	1c41      	adds	r1, r0, #1
 80094e2:	d1c8      	bne.n	8009476 <__sflush_r+0x32>
 80094e4:	682b      	ldr	r3, [r5, #0]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d0c5      	beq.n	8009476 <__sflush_r+0x32>
 80094ea:	2b1d      	cmp	r3, #29
 80094ec:	d001      	beq.n	80094f2 <__sflush_r+0xae>
 80094ee:	2b16      	cmp	r3, #22
 80094f0:	d101      	bne.n	80094f6 <__sflush_r+0xb2>
 80094f2:	602f      	str	r7, [r5, #0]
 80094f4:	e7b2      	b.n	800945c <__sflush_r+0x18>
 80094f6:	89a3      	ldrh	r3, [r4, #12]
 80094f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094fc:	81a3      	strh	r3, [r4, #12]
 80094fe:	e7ae      	b.n	800945e <__sflush_r+0x1a>
 8009500:	690f      	ldr	r7, [r1, #16]
 8009502:	2f00      	cmp	r7, #0
 8009504:	d0aa      	beq.n	800945c <__sflush_r+0x18>
 8009506:	0793      	lsls	r3, r2, #30
 8009508:	bf18      	it	ne
 800950a:	2300      	movne	r3, #0
 800950c:	680e      	ldr	r6, [r1, #0]
 800950e:	bf08      	it	eq
 8009510:	694b      	ldreq	r3, [r1, #20]
 8009512:	1bf6      	subs	r6, r6, r7
 8009514:	600f      	str	r7, [r1, #0]
 8009516:	608b      	str	r3, [r1, #8]
 8009518:	2e00      	cmp	r6, #0
 800951a:	dd9f      	ble.n	800945c <__sflush_r+0x18>
 800951c:	4633      	mov	r3, r6
 800951e:	463a      	mov	r2, r7
 8009520:	4628      	mov	r0, r5
 8009522:	6a21      	ldr	r1, [r4, #32]
 8009524:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009528:	47e0      	blx	ip
 800952a:	2800      	cmp	r0, #0
 800952c:	dc06      	bgt.n	800953c <__sflush_r+0xf8>
 800952e:	89a3      	ldrh	r3, [r4, #12]
 8009530:	f04f 30ff 	mov.w	r0, #4294967295
 8009534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009538:	81a3      	strh	r3, [r4, #12]
 800953a:	e790      	b.n	800945e <__sflush_r+0x1a>
 800953c:	4407      	add	r7, r0
 800953e:	1a36      	subs	r6, r6, r0
 8009540:	e7ea      	b.n	8009518 <__sflush_r+0xd4>
 8009542:	bf00      	nop
 8009544:	dfbffffe 	.word	0xdfbffffe

08009548 <_fflush_r>:
 8009548:	b538      	push	{r3, r4, r5, lr}
 800954a:	690b      	ldr	r3, [r1, #16]
 800954c:	4605      	mov	r5, r0
 800954e:	460c      	mov	r4, r1
 8009550:	b913      	cbnz	r3, 8009558 <_fflush_r+0x10>
 8009552:	2500      	movs	r5, #0
 8009554:	4628      	mov	r0, r5
 8009556:	bd38      	pop	{r3, r4, r5, pc}
 8009558:	b118      	cbz	r0, 8009562 <_fflush_r+0x1a>
 800955a:	6a03      	ldr	r3, [r0, #32]
 800955c:	b90b      	cbnz	r3, 8009562 <_fflush_r+0x1a>
 800955e:	f7fd fa47 	bl	80069f0 <__sinit>
 8009562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d0f3      	beq.n	8009552 <_fflush_r+0xa>
 800956a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800956c:	07d0      	lsls	r0, r2, #31
 800956e:	d404      	bmi.n	800957a <_fflush_r+0x32>
 8009570:	0599      	lsls	r1, r3, #22
 8009572:	d402      	bmi.n	800957a <_fflush_r+0x32>
 8009574:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009576:	f7fd fb52 	bl	8006c1e <__retarget_lock_acquire_recursive>
 800957a:	4628      	mov	r0, r5
 800957c:	4621      	mov	r1, r4
 800957e:	f7ff ff61 	bl	8009444 <__sflush_r>
 8009582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009584:	4605      	mov	r5, r0
 8009586:	07da      	lsls	r2, r3, #31
 8009588:	d4e4      	bmi.n	8009554 <_fflush_r+0xc>
 800958a:	89a3      	ldrh	r3, [r4, #12]
 800958c:	059b      	lsls	r3, r3, #22
 800958e:	d4e1      	bmi.n	8009554 <_fflush_r+0xc>
 8009590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009592:	f7fd fb45 	bl	8006c20 <__retarget_lock_release_recursive>
 8009596:	e7dd      	b.n	8009554 <_fflush_r+0xc>

08009598 <memmove>:
 8009598:	4288      	cmp	r0, r1
 800959a:	b510      	push	{r4, lr}
 800959c:	eb01 0402 	add.w	r4, r1, r2
 80095a0:	d902      	bls.n	80095a8 <memmove+0x10>
 80095a2:	4284      	cmp	r4, r0
 80095a4:	4623      	mov	r3, r4
 80095a6:	d807      	bhi.n	80095b8 <memmove+0x20>
 80095a8:	1e43      	subs	r3, r0, #1
 80095aa:	42a1      	cmp	r1, r4
 80095ac:	d008      	beq.n	80095c0 <memmove+0x28>
 80095ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095b6:	e7f8      	b.n	80095aa <memmove+0x12>
 80095b8:	4601      	mov	r1, r0
 80095ba:	4402      	add	r2, r0
 80095bc:	428a      	cmp	r2, r1
 80095be:	d100      	bne.n	80095c2 <memmove+0x2a>
 80095c0:	bd10      	pop	{r4, pc}
 80095c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095ca:	e7f7      	b.n	80095bc <memmove+0x24>

080095cc <strncmp>:
 80095cc:	b510      	push	{r4, lr}
 80095ce:	b16a      	cbz	r2, 80095ec <strncmp+0x20>
 80095d0:	3901      	subs	r1, #1
 80095d2:	1884      	adds	r4, r0, r2
 80095d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80095dc:	429a      	cmp	r2, r3
 80095de:	d103      	bne.n	80095e8 <strncmp+0x1c>
 80095e0:	42a0      	cmp	r0, r4
 80095e2:	d001      	beq.n	80095e8 <strncmp+0x1c>
 80095e4:	2a00      	cmp	r2, #0
 80095e6:	d1f5      	bne.n	80095d4 <strncmp+0x8>
 80095e8:	1ad0      	subs	r0, r2, r3
 80095ea:	bd10      	pop	{r4, pc}
 80095ec:	4610      	mov	r0, r2
 80095ee:	e7fc      	b.n	80095ea <strncmp+0x1e>

080095f0 <_sbrk_r>:
 80095f0:	b538      	push	{r3, r4, r5, lr}
 80095f2:	2300      	movs	r3, #0
 80095f4:	4d05      	ldr	r5, [pc, #20]	; (800960c <_sbrk_r+0x1c>)
 80095f6:	4604      	mov	r4, r0
 80095f8:	4608      	mov	r0, r1
 80095fa:	602b      	str	r3, [r5, #0]
 80095fc:	f7f8 fa8c 	bl	8001b18 <_sbrk>
 8009600:	1c43      	adds	r3, r0, #1
 8009602:	d102      	bne.n	800960a <_sbrk_r+0x1a>
 8009604:	682b      	ldr	r3, [r5, #0]
 8009606:	b103      	cbz	r3, 800960a <_sbrk_r+0x1a>
 8009608:	6023      	str	r3, [r4, #0]
 800960a:	bd38      	pop	{r3, r4, r5, pc}
 800960c:	20000620 	.word	0x20000620

08009610 <memcpy>:
 8009610:	440a      	add	r2, r1
 8009612:	4291      	cmp	r1, r2
 8009614:	f100 33ff 	add.w	r3, r0, #4294967295
 8009618:	d100      	bne.n	800961c <memcpy+0xc>
 800961a:	4770      	bx	lr
 800961c:	b510      	push	{r4, lr}
 800961e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009622:	4291      	cmp	r1, r2
 8009624:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009628:	d1f9      	bne.n	800961e <memcpy+0xe>
 800962a:	bd10      	pop	{r4, pc}

0800962c <nan>:
 800962c:	2000      	movs	r0, #0
 800962e:	4901      	ldr	r1, [pc, #4]	; (8009634 <nan+0x8>)
 8009630:	4770      	bx	lr
 8009632:	bf00      	nop
 8009634:	7ff80000 	.word	0x7ff80000

08009638 <__assert_func>:
 8009638:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800963a:	4614      	mov	r4, r2
 800963c:	461a      	mov	r2, r3
 800963e:	4b09      	ldr	r3, [pc, #36]	; (8009664 <__assert_func+0x2c>)
 8009640:	4605      	mov	r5, r0
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	68d8      	ldr	r0, [r3, #12]
 8009646:	b14c      	cbz	r4, 800965c <__assert_func+0x24>
 8009648:	4b07      	ldr	r3, [pc, #28]	; (8009668 <__assert_func+0x30>)
 800964a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800964e:	9100      	str	r1, [sp, #0]
 8009650:	462b      	mov	r3, r5
 8009652:	4906      	ldr	r1, [pc, #24]	; (800966c <__assert_func+0x34>)
 8009654:	f000 fbca 	bl	8009dec <fiprintf>
 8009658:	f000 fbda 	bl	8009e10 <abort>
 800965c:	4b04      	ldr	r3, [pc, #16]	; (8009670 <__assert_func+0x38>)
 800965e:	461c      	mov	r4, r3
 8009660:	e7f3      	b.n	800964a <__assert_func+0x12>
 8009662:	bf00      	nop
 8009664:	20000068 	.word	0x20000068
 8009668:	0800a772 	.word	0x0800a772
 800966c:	0800a77f 	.word	0x0800a77f
 8009670:	0800a7ad 	.word	0x0800a7ad

08009674 <_calloc_r>:
 8009674:	b570      	push	{r4, r5, r6, lr}
 8009676:	fba1 5402 	umull	r5, r4, r1, r2
 800967a:	b934      	cbnz	r4, 800968a <_calloc_r+0x16>
 800967c:	4629      	mov	r1, r5
 800967e:	f7fe f9c3 	bl	8007a08 <_malloc_r>
 8009682:	4606      	mov	r6, r0
 8009684:	b928      	cbnz	r0, 8009692 <_calloc_r+0x1e>
 8009686:	4630      	mov	r0, r6
 8009688:	bd70      	pop	{r4, r5, r6, pc}
 800968a:	220c      	movs	r2, #12
 800968c:	2600      	movs	r6, #0
 800968e:	6002      	str	r2, [r0, #0]
 8009690:	e7f9      	b.n	8009686 <_calloc_r+0x12>
 8009692:	462a      	mov	r2, r5
 8009694:	4621      	mov	r1, r4
 8009696:	f7fd fa44 	bl	8006b22 <memset>
 800969a:	e7f4      	b.n	8009686 <_calloc_r+0x12>

0800969c <rshift>:
 800969c:	6903      	ldr	r3, [r0, #16]
 800969e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80096a6:	f100 0414 	add.w	r4, r0, #20
 80096aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80096ae:	dd46      	ble.n	800973e <rshift+0xa2>
 80096b0:	f011 011f 	ands.w	r1, r1, #31
 80096b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80096b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80096bc:	d10c      	bne.n	80096d8 <rshift+0x3c>
 80096be:	4629      	mov	r1, r5
 80096c0:	f100 0710 	add.w	r7, r0, #16
 80096c4:	42b1      	cmp	r1, r6
 80096c6:	d335      	bcc.n	8009734 <rshift+0x98>
 80096c8:	1a9b      	subs	r3, r3, r2
 80096ca:	009b      	lsls	r3, r3, #2
 80096cc:	1eea      	subs	r2, r5, #3
 80096ce:	4296      	cmp	r6, r2
 80096d0:	bf38      	it	cc
 80096d2:	2300      	movcc	r3, #0
 80096d4:	4423      	add	r3, r4
 80096d6:	e015      	b.n	8009704 <rshift+0x68>
 80096d8:	46a1      	mov	r9, r4
 80096da:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80096de:	f1c1 0820 	rsb	r8, r1, #32
 80096e2:	40cf      	lsrs	r7, r1
 80096e4:	f105 0e04 	add.w	lr, r5, #4
 80096e8:	4576      	cmp	r6, lr
 80096ea:	46f4      	mov	ip, lr
 80096ec:	d816      	bhi.n	800971c <rshift+0x80>
 80096ee:	1a9a      	subs	r2, r3, r2
 80096f0:	0092      	lsls	r2, r2, #2
 80096f2:	3a04      	subs	r2, #4
 80096f4:	3501      	adds	r5, #1
 80096f6:	42ae      	cmp	r6, r5
 80096f8:	bf38      	it	cc
 80096fa:	2200      	movcc	r2, #0
 80096fc:	18a3      	adds	r3, r4, r2
 80096fe:	50a7      	str	r7, [r4, r2]
 8009700:	b107      	cbz	r7, 8009704 <rshift+0x68>
 8009702:	3304      	adds	r3, #4
 8009704:	42a3      	cmp	r3, r4
 8009706:	eba3 0204 	sub.w	r2, r3, r4
 800970a:	bf08      	it	eq
 800970c:	2300      	moveq	r3, #0
 800970e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009712:	6102      	str	r2, [r0, #16]
 8009714:	bf08      	it	eq
 8009716:	6143      	streq	r3, [r0, #20]
 8009718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800971c:	f8dc c000 	ldr.w	ip, [ip]
 8009720:	fa0c fc08 	lsl.w	ip, ip, r8
 8009724:	ea4c 0707 	orr.w	r7, ip, r7
 8009728:	f849 7b04 	str.w	r7, [r9], #4
 800972c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009730:	40cf      	lsrs	r7, r1
 8009732:	e7d9      	b.n	80096e8 <rshift+0x4c>
 8009734:	f851 cb04 	ldr.w	ip, [r1], #4
 8009738:	f847 cf04 	str.w	ip, [r7, #4]!
 800973c:	e7c2      	b.n	80096c4 <rshift+0x28>
 800973e:	4623      	mov	r3, r4
 8009740:	e7e0      	b.n	8009704 <rshift+0x68>

08009742 <__hexdig_fun>:
 8009742:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009746:	2b09      	cmp	r3, #9
 8009748:	d802      	bhi.n	8009750 <__hexdig_fun+0xe>
 800974a:	3820      	subs	r0, #32
 800974c:	b2c0      	uxtb	r0, r0
 800974e:	4770      	bx	lr
 8009750:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009754:	2b05      	cmp	r3, #5
 8009756:	d801      	bhi.n	800975c <__hexdig_fun+0x1a>
 8009758:	3847      	subs	r0, #71	; 0x47
 800975a:	e7f7      	b.n	800974c <__hexdig_fun+0xa>
 800975c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009760:	2b05      	cmp	r3, #5
 8009762:	d801      	bhi.n	8009768 <__hexdig_fun+0x26>
 8009764:	3827      	subs	r0, #39	; 0x27
 8009766:	e7f1      	b.n	800974c <__hexdig_fun+0xa>
 8009768:	2000      	movs	r0, #0
 800976a:	4770      	bx	lr

0800976c <__gethex>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	4681      	mov	r9, r0
 8009772:	468a      	mov	sl, r1
 8009774:	4617      	mov	r7, r2
 8009776:	680a      	ldr	r2, [r1, #0]
 8009778:	b085      	sub	sp, #20
 800977a:	f102 0b02 	add.w	fp, r2, #2
 800977e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009782:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009786:	9302      	str	r3, [sp, #8]
 8009788:	32fe      	adds	r2, #254	; 0xfe
 800978a:	eb02 030b 	add.w	r3, r2, fp
 800978e:	46d8      	mov	r8, fp
 8009790:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	2830      	cmp	r0, #48	; 0x30
 8009798:	d0f7      	beq.n	800978a <__gethex+0x1e>
 800979a:	f7ff ffd2 	bl	8009742 <__hexdig_fun>
 800979e:	4604      	mov	r4, r0
 80097a0:	2800      	cmp	r0, #0
 80097a2:	d138      	bne.n	8009816 <__gethex+0xaa>
 80097a4:	2201      	movs	r2, #1
 80097a6:	4640      	mov	r0, r8
 80097a8:	49a7      	ldr	r1, [pc, #668]	; (8009a48 <__gethex+0x2dc>)
 80097aa:	f7ff ff0f 	bl	80095cc <strncmp>
 80097ae:	4606      	mov	r6, r0
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d169      	bne.n	8009888 <__gethex+0x11c>
 80097b4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80097b8:	465d      	mov	r5, fp
 80097ba:	f7ff ffc2 	bl	8009742 <__hexdig_fun>
 80097be:	2800      	cmp	r0, #0
 80097c0:	d064      	beq.n	800988c <__gethex+0x120>
 80097c2:	465a      	mov	r2, fp
 80097c4:	7810      	ldrb	r0, [r2, #0]
 80097c6:	4690      	mov	r8, r2
 80097c8:	2830      	cmp	r0, #48	; 0x30
 80097ca:	f102 0201 	add.w	r2, r2, #1
 80097ce:	d0f9      	beq.n	80097c4 <__gethex+0x58>
 80097d0:	f7ff ffb7 	bl	8009742 <__hexdig_fun>
 80097d4:	2301      	movs	r3, #1
 80097d6:	fab0 f480 	clz	r4, r0
 80097da:	465e      	mov	r6, fp
 80097dc:	0964      	lsrs	r4, r4, #5
 80097de:	9301      	str	r3, [sp, #4]
 80097e0:	4642      	mov	r2, r8
 80097e2:	4615      	mov	r5, r2
 80097e4:	7828      	ldrb	r0, [r5, #0]
 80097e6:	3201      	adds	r2, #1
 80097e8:	f7ff ffab 	bl	8009742 <__hexdig_fun>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	d1f8      	bne.n	80097e2 <__gethex+0x76>
 80097f0:	2201      	movs	r2, #1
 80097f2:	4628      	mov	r0, r5
 80097f4:	4994      	ldr	r1, [pc, #592]	; (8009a48 <__gethex+0x2dc>)
 80097f6:	f7ff fee9 	bl	80095cc <strncmp>
 80097fa:	b978      	cbnz	r0, 800981c <__gethex+0xb0>
 80097fc:	b946      	cbnz	r6, 8009810 <__gethex+0xa4>
 80097fe:	1c6e      	adds	r6, r5, #1
 8009800:	4632      	mov	r2, r6
 8009802:	4615      	mov	r5, r2
 8009804:	7828      	ldrb	r0, [r5, #0]
 8009806:	3201      	adds	r2, #1
 8009808:	f7ff ff9b 	bl	8009742 <__hexdig_fun>
 800980c:	2800      	cmp	r0, #0
 800980e:	d1f8      	bne.n	8009802 <__gethex+0x96>
 8009810:	1b73      	subs	r3, r6, r5
 8009812:	009e      	lsls	r6, r3, #2
 8009814:	e004      	b.n	8009820 <__gethex+0xb4>
 8009816:	2400      	movs	r4, #0
 8009818:	4626      	mov	r6, r4
 800981a:	e7e1      	b.n	80097e0 <__gethex+0x74>
 800981c:	2e00      	cmp	r6, #0
 800981e:	d1f7      	bne.n	8009810 <__gethex+0xa4>
 8009820:	782b      	ldrb	r3, [r5, #0]
 8009822:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009826:	2b50      	cmp	r3, #80	; 0x50
 8009828:	d13d      	bne.n	80098a6 <__gethex+0x13a>
 800982a:	786b      	ldrb	r3, [r5, #1]
 800982c:	2b2b      	cmp	r3, #43	; 0x2b
 800982e:	d02f      	beq.n	8009890 <__gethex+0x124>
 8009830:	2b2d      	cmp	r3, #45	; 0x2d
 8009832:	d031      	beq.n	8009898 <__gethex+0x12c>
 8009834:	f04f 0b00 	mov.w	fp, #0
 8009838:	1c69      	adds	r1, r5, #1
 800983a:	7808      	ldrb	r0, [r1, #0]
 800983c:	f7ff ff81 	bl	8009742 <__hexdig_fun>
 8009840:	1e42      	subs	r2, r0, #1
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	2a18      	cmp	r2, #24
 8009846:	d82e      	bhi.n	80098a6 <__gethex+0x13a>
 8009848:	f1a0 0210 	sub.w	r2, r0, #16
 800984c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009850:	f7ff ff77 	bl	8009742 <__hexdig_fun>
 8009854:	f100 3cff 	add.w	ip, r0, #4294967295
 8009858:	fa5f fc8c 	uxtb.w	ip, ip
 800985c:	f1bc 0f18 	cmp.w	ip, #24
 8009860:	d91d      	bls.n	800989e <__gethex+0x132>
 8009862:	f1bb 0f00 	cmp.w	fp, #0
 8009866:	d000      	beq.n	800986a <__gethex+0xfe>
 8009868:	4252      	negs	r2, r2
 800986a:	4416      	add	r6, r2
 800986c:	f8ca 1000 	str.w	r1, [sl]
 8009870:	b1dc      	cbz	r4, 80098aa <__gethex+0x13e>
 8009872:	9b01      	ldr	r3, [sp, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	bf14      	ite	ne
 8009878:	f04f 0800 	movne.w	r8, #0
 800987c:	f04f 0806 	moveq.w	r8, #6
 8009880:	4640      	mov	r0, r8
 8009882:	b005      	add	sp, #20
 8009884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009888:	4645      	mov	r5, r8
 800988a:	4626      	mov	r6, r4
 800988c:	2401      	movs	r4, #1
 800988e:	e7c7      	b.n	8009820 <__gethex+0xb4>
 8009890:	f04f 0b00 	mov.w	fp, #0
 8009894:	1ca9      	adds	r1, r5, #2
 8009896:	e7d0      	b.n	800983a <__gethex+0xce>
 8009898:	f04f 0b01 	mov.w	fp, #1
 800989c:	e7fa      	b.n	8009894 <__gethex+0x128>
 800989e:	230a      	movs	r3, #10
 80098a0:	fb03 0002 	mla	r0, r3, r2, r0
 80098a4:	e7d0      	b.n	8009848 <__gethex+0xdc>
 80098a6:	4629      	mov	r1, r5
 80098a8:	e7e0      	b.n	800986c <__gethex+0x100>
 80098aa:	4621      	mov	r1, r4
 80098ac:	eba5 0308 	sub.w	r3, r5, r8
 80098b0:	3b01      	subs	r3, #1
 80098b2:	2b07      	cmp	r3, #7
 80098b4:	dc0a      	bgt.n	80098cc <__gethex+0x160>
 80098b6:	4648      	mov	r0, r9
 80098b8:	f7fe f932 	bl	8007b20 <_Balloc>
 80098bc:	4604      	mov	r4, r0
 80098be:	b940      	cbnz	r0, 80098d2 <__gethex+0x166>
 80098c0:	4602      	mov	r2, r0
 80098c2:	21e4      	movs	r1, #228	; 0xe4
 80098c4:	4b61      	ldr	r3, [pc, #388]	; (8009a4c <__gethex+0x2e0>)
 80098c6:	4862      	ldr	r0, [pc, #392]	; (8009a50 <__gethex+0x2e4>)
 80098c8:	f7ff feb6 	bl	8009638 <__assert_func>
 80098cc:	3101      	adds	r1, #1
 80098ce:	105b      	asrs	r3, r3, #1
 80098d0:	e7ef      	b.n	80098b2 <__gethex+0x146>
 80098d2:	2300      	movs	r3, #0
 80098d4:	469b      	mov	fp, r3
 80098d6:	f100 0a14 	add.w	sl, r0, #20
 80098da:	f8cd a004 	str.w	sl, [sp, #4]
 80098de:	45a8      	cmp	r8, r5
 80098e0:	d344      	bcc.n	800996c <__gethex+0x200>
 80098e2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80098e6:	4658      	mov	r0, fp
 80098e8:	f848 bb04 	str.w	fp, [r8], #4
 80098ec:	eba8 080a 	sub.w	r8, r8, sl
 80098f0:	ea4f 02a8 	mov.w	r2, r8, asr #2
 80098f4:	6122      	str	r2, [r4, #16]
 80098f6:	ea4f 1842 	mov.w	r8, r2, lsl #5
 80098fa:	f7fe fa03 	bl	8007d04 <__hi0bits>
 80098fe:	683d      	ldr	r5, [r7, #0]
 8009900:	eba8 0800 	sub.w	r8, r8, r0
 8009904:	45a8      	cmp	r8, r5
 8009906:	dd59      	ble.n	80099bc <__gethex+0x250>
 8009908:	eba8 0805 	sub.w	r8, r8, r5
 800990c:	4641      	mov	r1, r8
 800990e:	4620      	mov	r0, r4
 8009910:	f7fe fd81 	bl	8008416 <__any_on>
 8009914:	4683      	mov	fp, r0
 8009916:	b1b8      	cbz	r0, 8009948 <__gethex+0x1dc>
 8009918:	f04f 0b01 	mov.w	fp, #1
 800991c:	f108 33ff 	add.w	r3, r8, #4294967295
 8009920:	1159      	asrs	r1, r3, #5
 8009922:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009926:	f003 021f 	and.w	r2, r3, #31
 800992a:	fa0b f202 	lsl.w	r2, fp, r2
 800992e:	420a      	tst	r2, r1
 8009930:	d00a      	beq.n	8009948 <__gethex+0x1dc>
 8009932:	455b      	cmp	r3, fp
 8009934:	dd06      	ble.n	8009944 <__gethex+0x1d8>
 8009936:	4620      	mov	r0, r4
 8009938:	f1a8 0102 	sub.w	r1, r8, #2
 800993c:	f7fe fd6b 	bl	8008416 <__any_on>
 8009940:	2800      	cmp	r0, #0
 8009942:	d138      	bne.n	80099b6 <__gethex+0x24a>
 8009944:	f04f 0b02 	mov.w	fp, #2
 8009948:	4641      	mov	r1, r8
 800994a:	4620      	mov	r0, r4
 800994c:	f7ff fea6 	bl	800969c <rshift>
 8009950:	4446      	add	r6, r8
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	42b3      	cmp	r3, r6
 8009956:	da41      	bge.n	80099dc <__gethex+0x270>
 8009958:	4621      	mov	r1, r4
 800995a:	4648      	mov	r0, r9
 800995c:	f7fe f920 	bl	8007ba0 <_Bfree>
 8009960:	2300      	movs	r3, #0
 8009962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009964:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	e789      	b.n	8009880 <__gethex+0x114>
 800996c:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009970:	2a2e      	cmp	r2, #46	; 0x2e
 8009972:	d014      	beq.n	800999e <__gethex+0x232>
 8009974:	2b20      	cmp	r3, #32
 8009976:	d106      	bne.n	8009986 <__gethex+0x21a>
 8009978:	9b01      	ldr	r3, [sp, #4]
 800997a:	f843 bb04 	str.w	fp, [r3], #4
 800997e:	f04f 0b00 	mov.w	fp, #0
 8009982:	9301      	str	r3, [sp, #4]
 8009984:	465b      	mov	r3, fp
 8009986:	7828      	ldrb	r0, [r5, #0]
 8009988:	9303      	str	r3, [sp, #12]
 800998a:	f7ff feda 	bl	8009742 <__hexdig_fun>
 800998e:	9b03      	ldr	r3, [sp, #12]
 8009990:	f000 000f 	and.w	r0, r0, #15
 8009994:	4098      	lsls	r0, r3
 8009996:	ea4b 0b00 	orr.w	fp, fp, r0
 800999a:	3304      	adds	r3, #4
 800999c:	e79f      	b.n	80098de <__gethex+0x172>
 800999e:	45a8      	cmp	r8, r5
 80099a0:	d8e8      	bhi.n	8009974 <__gethex+0x208>
 80099a2:	2201      	movs	r2, #1
 80099a4:	4628      	mov	r0, r5
 80099a6:	4928      	ldr	r1, [pc, #160]	; (8009a48 <__gethex+0x2dc>)
 80099a8:	9303      	str	r3, [sp, #12]
 80099aa:	f7ff fe0f 	bl	80095cc <strncmp>
 80099ae:	9b03      	ldr	r3, [sp, #12]
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d1df      	bne.n	8009974 <__gethex+0x208>
 80099b4:	e793      	b.n	80098de <__gethex+0x172>
 80099b6:	f04f 0b03 	mov.w	fp, #3
 80099ba:	e7c5      	b.n	8009948 <__gethex+0x1dc>
 80099bc:	da0b      	bge.n	80099d6 <__gethex+0x26a>
 80099be:	eba5 0808 	sub.w	r8, r5, r8
 80099c2:	4621      	mov	r1, r4
 80099c4:	4642      	mov	r2, r8
 80099c6:	4648      	mov	r0, r9
 80099c8:	f7fe fb02 	bl	8007fd0 <__lshift>
 80099cc:	4604      	mov	r4, r0
 80099ce:	eba6 0608 	sub.w	r6, r6, r8
 80099d2:	f100 0a14 	add.w	sl, r0, #20
 80099d6:	f04f 0b00 	mov.w	fp, #0
 80099da:	e7ba      	b.n	8009952 <__gethex+0x1e6>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	42b3      	cmp	r3, r6
 80099e0:	dd74      	ble.n	8009acc <__gethex+0x360>
 80099e2:	1b9e      	subs	r6, r3, r6
 80099e4:	42b5      	cmp	r5, r6
 80099e6:	dc35      	bgt.n	8009a54 <__gethex+0x2e8>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d023      	beq.n	8009a36 <__gethex+0x2ca>
 80099ee:	2b03      	cmp	r3, #3
 80099f0:	d025      	beq.n	8009a3e <__gethex+0x2d2>
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d115      	bne.n	8009a22 <__gethex+0x2b6>
 80099f6:	42b5      	cmp	r5, r6
 80099f8:	d113      	bne.n	8009a22 <__gethex+0x2b6>
 80099fa:	2d01      	cmp	r5, #1
 80099fc:	d10b      	bne.n	8009a16 <__gethex+0x2aa>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	9a02      	ldr	r2, [sp, #8]
 8009a02:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009a06:	6013      	str	r3, [r2, #0]
 8009a08:	2301      	movs	r3, #1
 8009a0a:	6123      	str	r3, [r4, #16]
 8009a0c:	f8ca 3000 	str.w	r3, [sl]
 8009a10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a12:	601c      	str	r4, [r3, #0]
 8009a14:	e734      	b.n	8009880 <__gethex+0x114>
 8009a16:	4620      	mov	r0, r4
 8009a18:	1e69      	subs	r1, r5, #1
 8009a1a:	f7fe fcfc 	bl	8008416 <__any_on>
 8009a1e:	2800      	cmp	r0, #0
 8009a20:	d1ed      	bne.n	80099fe <__gethex+0x292>
 8009a22:	4621      	mov	r1, r4
 8009a24:	4648      	mov	r0, r9
 8009a26:	f7fe f8bb 	bl	8007ba0 <_Bfree>
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a2e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009a32:	6013      	str	r3, [r2, #0]
 8009a34:	e724      	b.n	8009880 <__gethex+0x114>
 8009a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1f2      	bne.n	8009a22 <__gethex+0x2b6>
 8009a3c:	e7df      	b.n	80099fe <__gethex+0x292>
 8009a3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d1dc      	bne.n	80099fe <__gethex+0x292>
 8009a44:	e7ed      	b.n	8009a22 <__gethex+0x2b6>
 8009a46:	bf00      	nop
 8009a48:	0800a604 	.word	0x0800a604
 8009a4c:	0800a497 	.word	0x0800a497
 8009a50:	0800a7ae 	.word	0x0800a7ae
 8009a54:	f106 38ff 	add.w	r8, r6, #4294967295
 8009a58:	f1bb 0f00 	cmp.w	fp, #0
 8009a5c:	d133      	bne.n	8009ac6 <__gethex+0x35a>
 8009a5e:	f1b8 0f00 	cmp.w	r8, #0
 8009a62:	d004      	beq.n	8009a6e <__gethex+0x302>
 8009a64:	4641      	mov	r1, r8
 8009a66:	4620      	mov	r0, r4
 8009a68:	f7fe fcd5 	bl	8008416 <__any_on>
 8009a6c:	4683      	mov	fp, r0
 8009a6e:	2301      	movs	r3, #1
 8009a70:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009a74:	f008 081f 	and.w	r8, r8, #31
 8009a78:	fa03 f308 	lsl.w	r3, r3, r8
 8009a7c:	f04f 0802 	mov.w	r8, #2
 8009a80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009a84:	4631      	mov	r1, r6
 8009a86:	4213      	tst	r3, r2
 8009a88:	4620      	mov	r0, r4
 8009a8a:	bf18      	it	ne
 8009a8c:	f04b 0b02 	orrne.w	fp, fp, #2
 8009a90:	1bad      	subs	r5, r5, r6
 8009a92:	f7ff fe03 	bl	800969c <rshift>
 8009a96:	687e      	ldr	r6, [r7, #4]
 8009a98:	f1bb 0f00 	cmp.w	fp, #0
 8009a9c:	d04a      	beq.n	8009b34 <__gethex+0x3c8>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	d016      	beq.n	8009ad2 <__gethex+0x366>
 8009aa4:	2b03      	cmp	r3, #3
 8009aa6:	d018      	beq.n	8009ada <__gethex+0x36e>
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d109      	bne.n	8009ac0 <__gethex+0x354>
 8009aac:	f01b 0f02 	tst.w	fp, #2
 8009ab0:	d006      	beq.n	8009ac0 <__gethex+0x354>
 8009ab2:	f8da 3000 	ldr.w	r3, [sl]
 8009ab6:	ea4b 0b03 	orr.w	fp, fp, r3
 8009aba:	f01b 0f01 	tst.w	fp, #1
 8009abe:	d10f      	bne.n	8009ae0 <__gethex+0x374>
 8009ac0:	f048 0810 	orr.w	r8, r8, #16
 8009ac4:	e036      	b.n	8009b34 <__gethex+0x3c8>
 8009ac6:	f04f 0b01 	mov.w	fp, #1
 8009aca:	e7d0      	b.n	8009a6e <__gethex+0x302>
 8009acc:	f04f 0801 	mov.w	r8, #1
 8009ad0:	e7e2      	b.n	8009a98 <__gethex+0x32c>
 8009ad2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ad4:	f1c3 0301 	rsb	r3, r3, #1
 8009ad8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ada:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d0ef      	beq.n	8009ac0 <__gethex+0x354>
 8009ae0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ae4:	f104 0214 	add.w	r2, r4, #20
 8009ae8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009aec:	9301      	str	r3, [sp, #4]
 8009aee:	2300      	movs	r3, #0
 8009af0:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009af4:	4694      	mov	ip, r2
 8009af6:	f852 1b04 	ldr.w	r1, [r2], #4
 8009afa:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009afe:	d01e      	beq.n	8009b3e <__gethex+0x3d2>
 8009b00:	3101      	adds	r1, #1
 8009b02:	f8cc 1000 	str.w	r1, [ip]
 8009b06:	f1b8 0f02 	cmp.w	r8, #2
 8009b0a:	f104 0214 	add.w	r2, r4, #20
 8009b0e:	d13d      	bne.n	8009b8c <__gethex+0x420>
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	3b01      	subs	r3, #1
 8009b14:	42ab      	cmp	r3, r5
 8009b16:	d10b      	bne.n	8009b30 <__gethex+0x3c4>
 8009b18:	2301      	movs	r3, #1
 8009b1a:	1169      	asrs	r1, r5, #5
 8009b1c:	f005 051f 	and.w	r5, r5, #31
 8009b20:	fa03 f505 	lsl.w	r5, r3, r5
 8009b24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b28:	421d      	tst	r5, r3
 8009b2a:	bf18      	it	ne
 8009b2c:	f04f 0801 	movne.w	r8, #1
 8009b30:	f048 0820 	orr.w	r8, r8, #32
 8009b34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b36:	601c      	str	r4, [r3, #0]
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	601e      	str	r6, [r3, #0]
 8009b3c:	e6a0      	b.n	8009880 <__gethex+0x114>
 8009b3e:	4290      	cmp	r0, r2
 8009b40:	f842 3c04 	str.w	r3, [r2, #-4]
 8009b44:	d8d6      	bhi.n	8009af4 <__gethex+0x388>
 8009b46:	68a2      	ldr	r2, [r4, #8]
 8009b48:	4593      	cmp	fp, r2
 8009b4a:	db17      	blt.n	8009b7c <__gethex+0x410>
 8009b4c:	6861      	ldr	r1, [r4, #4]
 8009b4e:	4648      	mov	r0, r9
 8009b50:	3101      	adds	r1, #1
 8009b52:	f7fd ffe5 	bl	8007b20 <_Balloc>
 8009b56:	4682      	mov	sl, r0
 8009b58:	b918      	cbnz	r0, 8009b62 <__gethex+0x3f6>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	2184      	movs	r1, #132	; 0x84
 8009b5e:	4b1a      	ldr	r3, [pc, #104]	; (8009bc8 <__gethex+0x45c>)
 8009b60:	e6b1      	b.n	80098c6 <__gethex+0x15a>
 8009b62:	6922      	ldr	r2, [r4, #16]
 8009b64:	f104 010c 	add.w	r1, r4, #12
 8009b68:	3202      	adds	r2, #2
 8009b6a:	0092      	lsls	r2, r2, #2
 8009b6c:	300c      	adds	r0, #12
 8009b6e:	f7ff fd4f 	bl	8009610 <memcpy>
 8009b72:	4621      	mov	r1, r4
 8009b74:	4648      	mov	r0, r9
 8009b76:	f7fe f813 	bl	8007ba0 <_Bfree>
 8009b7a:	4654      	mov	r4, sl
 8009b7c:	6922      	ldr	r2, [r4, #16]
 8009b7e:	1c51      	adds	r1, r2, #1
 8009b80:	6121      	str	r1, [r4, #16]
 8009b82:	2101      	movs	r1, #1
 8009b84:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009b88:	6151      	str	r1, [r2, #20]
 8009b8a:	e7bc      	b.n	8009b06 <__gethex+0x39a>
 8009b8c:	6921      	ldr	r1, [r4, #16]
 8009b8e:	4559      	cmp	r1, fp
 8009b90:	dd0b      	ble.n	8009baa <__gethex+0x43e>
 8009b92:	2101      	movs	r1, #1
 8009b94:	4620      	mov	r0, r4
 8009b96:	f7ff fd81 	bl	800969c <rshift>
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	3601      	adds	r6, #1
 8009b9e:	42b3      	cmp	r3, r6
 8009ba0:	f6ff aeda 	blt.w	8009958 <__gethex+0x1ec>
 8009ba4:	f04f 0801 	mov.w	r8, #1
 8009ba8:	e7c2      	b.n	8009b30 <__gethex+0x3c4>
 8009baa:	f015 051f 	ands.w	r5, r5, #31
 8009bae:	d0f9      	beq.n	8009ba4 <__gethex+0x438>
 8009bb0:	9b01      	ldr	r3, [sp, #4]
 8009bb2:	f1c5 0520 	rsb	r5, r5, #32
 8009bb6:	441a      	add	r2, r3
 8009bb8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009bbc:	f7fe f8a2 	bl	8007d04 <__hi0bits>
 8009bc0:	42a8      	cmp	r0, r5
 8009bc2:	dbe6      	blt.n	8009b92 <__gethex+0x426>
 8009bc4:	e7ee      	b.n	8009ba4 <__gethex+0x438>
 8009bc6:	bf00      	nop
 8009bc8:	0800a497 	.word	0x0800a497

08009bcc <L_shift>:
 8009bcc:	f1c2 0208 	rsb	r2, r2, #8
 8009bd0:	0092      	lsls	r2, r2, #2
 8009bd2:	b570      	push	{r4, r5, r6, lr}
 8009bd4:	f1c2 0620 	rsb	r6, r2, #32
 8009bd8:	6843      	ldr	r3, [r0, #4]
 8009bda:	6804      	ldr	r4, [r0, #0]
 8009bdc:	fa03 f506 	lsl.w	r5, r3, r6
 8009be0:	432c      	orrs	r4, r5
 8009be2:	40d3      	lsrs	r3, r2
 8009be4:	6004      	str	r4, [r0, #0]
 8009be6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009bea:	4288      	cmp	r0, r1
 8009bec:	d3f4      	bcc.n	8009bd8 <L_shift+0xc>
 8009bee:	bd70      	pop	{r4, r5, r6, pc}

08009bf0 <__match>:
 8009bf0:	b530      	push	{r4, r5, lr}
 8009bf2:	6803      	ldr	r3, [r0, #0]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bfa:	b914      	cbnz	r4, 8009c02 <__match+0x12>
 8009bfc:	6003      	str	r3, [r0, #0]
 8009bfe:	2001      	movs	r0, #1
 8009c00:	bd30      	pop	{r4, r5, pc}
 8009c02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c06:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009c0a:	2d19      	cmp	r5, #25
 8009c0c:	bf98      	it	ls
 8009c0e:	3220      	addls	r2, #32
 8009c10:	42a2      	cmp	r2, r4
 8009c12:	d0f0      	beq.n	8009bf6 <__match+0x6>
 8009c14:	2000      	movs	r0, #0
 8009c16:	e7f3      	b.n	8009c00 <__match+0x10>

08009c18 <__hexnan>:
 8009c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c1c:	2500      	movs	r5, #0
 8009c1e:	680b      	ldr	r3, [r1, #0]
 8009c20:	4682      	mov	sl, r0
 8009c22:	115e      	asrs	r6, r3, #5
 8009c24:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009c28:	f013 031f 	ands.w	r3, r3, #31
 8009c2c:	bf18      	it	ne
 8009c2e:	3604      	addne	r6, #4
 8009c30:	1f37      	subs	r7, r6, #4
 8009c32:	4690      	mov	r8, r2
 8009c34:	46b9      	mov	r9, r7
 8009c36:	463c      	mov	r4, r7
 8009c38:	46ab      	mov	fp, r5
 8009c3a:	b087      	sub	sp, #28
 8009c3c:	6801      	ldr	r1, [r0, #0]
 8009c3e:	9301      	str	r3, [sp, #4]
 8009c40:	f846 5c04 	str.w	r5, [r6, #-4]
 8009c44:	9502      	str	r5, [sp, #8]
 8009c46:	784a      	ldrb	r2, [r1, #1]
 8009c48:	1c4b      	adds	r3, r1, #1
 8009c4a:	9303      	str	r3, [sp, #12]
 8009c4c:	b342      	cbz	r2, 8009ca0 <__hexnan+0x88>
 8009c4e:	4610      	mov	r0, r2
 8009c50:	9105      	str	r1, [sp, #20]
 8009c52:	9204      	str	r2, [sp, #16]
 8009c54:	f7ff fd75 	bl	8009742 <__hexdig_fun>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d14f      	bne.n	8009cfc <__hexnan+0xe4>
 8009c5c:	9a04      	ldr	r2, [sp, #16]
 8009c5e:	9905      	ldr	r1, [sp, #20]
 8009c60:	2a20      	cmp	r2, #32
 8009c62:	d818      	bhi.n	8009c96 <__hexnan+0x7e>
 8009c64:	9b02      	ldr	r3, [sp, #8]
 8009c66:	459b      	cmp	fp, r3
 8009c68:	dd13      	ble.n	8009c92 <__hexnan+0x7a>
 8009c6a:	454c      	cmp	r4, r9
 8009c6c:	d206      	bcs.n	8009c7c <__hexnan+0x64>
 8009c6e:	2d07      	cmp	r5, #7
 8009c70:	dc04      	bgt.n	8009c7c <__hexnan+0x64>
 8009c72:	462a      	mov	r2, r5
 8009c74:	4649      	mov	r1, r9
 8009c76:	4620      	mov	r0, r4
 8009c78:	f7ff ffa8 	bl	8009bcc <L_shift>
 8009c7c:	4544      	cmp	r4, r8
 8009c7e:	d950      	bls.n	8009d22 <__hexnan+0x10a>
 8009c80:	2300      	movs	r3, #0
 8009c82:	f1a4 0904 	sub.w	r9, r4, #4
 8009c86:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c8a:	461d      	mov	r5, r3
 8009c8c:	464c      	mov	r4, r9
 8009c8e:	f8cd b008 	str.w	fp, [sp, #8]
 8009c92:	9903      	ldr	r1, [sp, #12]
 8009c94:	e7d7      	b.n	8009c46 <__hexnan+0x2e>
 8009c96:	2a29      	cmp	r2, #41	; 0x29
 8009c98:	d155      	bne.n	8009d46 <__hexnan+0x12e>
 8009c9a:	3102      	adds	r1, #2
 8009c9c:	f8ca 1000 	str.w	r1, [sl]
 8009ca0:	f1bb 0f00 	cmp.w	fp, #0
 8009ca4:	d04f      	beq.n	8009d46 <__hexnan+0x12e>
 8009ca6:	454c      	cmp	r4, r9
 8009ca8:	d206      	bcs.n	8009cb8 <__hexnan+0xa0>
 8009caa:	2d07      	cmp	r5, #7
 8009cac:	dc04      	bgt.n	8009cb8 <__hexnan+0xa0>
 8009cae:	462a      	mov	r2, r5
 8009cb0:	4649      	mov	r1, r9
 8009cb2:	4620      	mov	r0, r4
 8009cb4:	f7ff ff8a 	bl	8009bcc <L_shift>
 8009cb8:	4544      	cmp	r4, r8
 8009cba:	d934      	bls.n	8009d26 <__hexnan+0x10e>
 8009cbc:	4623      	mov	r3, r4
 8009cbe:	f1a8 0204 	sub.w	r2, r8, #4
 8009cc2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009cc6:	429f      	cmp	r7, r3
 8009cc8:	f842 1f04 	str.w	r1, [r2, #4]!
 8009ccc:	d2f9      	bcs.n	8009cc2 <__hexnan+0xaa>
 8009cce:	1b3b      	subs	r3, r7, r4
 8009cd0:	f023 0303 	bic.w	r3, r3, #3
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	3e03      	subs	r6, #3
 8009cd8:	3401      	adds	r4, #1
 8009cda:	42a6      	cmp	r6, r4
 8009cdc:	bf38      	it	cc
 8009cde:	2304      	movcc	r3, #4
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	4443      	add	r3, r8
 8009ce4:	f843 2b04 	str.w	r2, [r3], #4
 8009ce8:	429f      	cmp	r7, r3
 8009cea:	d2fb      	bcs.n	8009ce4 <__hexnan+0xcc>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	b91b      	cbnz	r3, 8009cf8 <__hexnan+0xe0>
 8009cf0:	4547      	cmp	r7, r8
 8009cf2:	d126      	bne.n	8009d42 <__hexnan+0x12a>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	603b      	str	r3, [r7, #0]
 8009cf8:	2005      	movs	r0, #5
 8009cfa:	e025      	b.n	8009d48 <__hexnan+0x130>
 8009cfc:	3501      	adds	r5, #1
 8009cfe:	2d08      	cmp	r5, #8
 8009d00:	f10b 0b01 	add.w	fp, fp, #1
 8009d04:	dd06      	ble.n	8009d14 <__hexnan+0xfc>
 8009d06:	4544      	cmp	r4, r8
 8009d08:	d9c3      	bls.n	8009c92 <__hexnan+0x7a>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	2501      	movs	r5, #1
 8009d0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d12:	3c04      	subs	r4, #4
 8009d14:	6822      	ldr	r2, [r4, #0]
 8009d16:	f000 000f 	and.w	r0, r0, #15
 8009d1a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009d1e:	6020      	str	r0, [r4, #0]
 8009d20:	e7b7      	b.n	8009c92 <__hexnan+0x7a>
 8009d22:	2508      	movs	r5, #8
 8009d24:	e7b5      	b.n	8009c92 <__hexnan+0x7a>
 8009d26:	9b01      	ldr	r3, [sp, #4]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d0df      	beq.n	8009cec <__hexnan+0xd4>
 8009d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d30:	f1c3 0320 	rsb	r3, r3, #32
 8009d34:	40da      	lsrs	r2, r3
 8009d36:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009d40:	e7d4      	b.n	8009cec <__hexnan+0xd4>
 8009d42:	3f04      	subs	r7, #4
 8009d44:	e7d2      	b.n	8009cec <__hexnan+0xd4>
 8009d46:	2004      	movs	r0, #4
 8009d48:	b007      	add	sp, #28
 8009d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009d4e <__ascii_mbtowc>:
 8009d4e:	b082      	sub	sp, #8
 8009d50:	b901      	cbnz	r1, 8009d54 <__ascii_mbtowc+0x6>
 8009d52:	a901      	add	r1, sp, #4
 8009d54:	b142      	cbz	r2, 8009d68 <__ascii_mbtowc+0x1a>
 8009d56:	b14b      	cbz	r3, 8009d6c <__ascii_mbtowc+0x1e>
 8009d58:	7813      	ldrb	r3, [r2, #0]
 8009d5a:	600b      	str	r3, [r1, #0]
 8009d5c:	7812      	ldrb	r2, [r2, #0]
 8009d5e:	1e10      	subs	r0, r2, #0
 8009d60:	bf18      	it	ne
 8009d62:	2001      	movne	r0, #1
 8009d64:	b002      	add	sp, #8
 8009d66:	4770      	bx	lr
 8009d68:	4610      	mov	r0, r2
 8009d6a:	e7fb      	b.n	8009d64 <__ascii_mbtowc+0x16>
 8009d6c:	f06f 0001 	mvn.w	r0, #1
 8009d70:	e7f8      	b.n	8009d64 <__ascii_mbtowc+0x16>

08009d72 <_realloc_r>:
 8009d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d76:	4680      	mov	r8, r0
 8009d78:	4614      	mov	r4, r2
 8009d7a:	460e      	mov	r6, r1
 8009d7c:	b921      	cbnz	r1, 8009d88 <_realloc_r+0x16>
 8009d7e:	4611      	mov	r1, r2
 8009d80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d84:	f7fd be40 	b.w	8007a08 <_malloc_r>
 8009d88:	b92a      	cbnz	r2, 8009d96 <_realloc_r+0x24>
 8009d8a:	f7fd fdcd 	bl	8007928 <_free_r>
 8009d8e:	4625      	mov	r5, r4
 8009d90:	4628      	mov	r0, r5
 8009d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d96:	f000 f842 	bl	8009e1e <_malloc_usable_size_r>
 8009d9a:	4284      	cmp	r4, r0
 8009d9c:	4607      	mov	r7, r0
 8009d9e:	d802      	bhi.n	8009da6 <_realloc_r+0x34>
 8009da0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009da4:	d812      	bhi.n	8009dcc <_realloc_r+0x5a>
 8009da6:	4621      	mov	r1, r4
 8009da8:	4640      	mov	r0, r8
 8009daa:	f7fd fe2d 	bl	8007a08 <_malloc_r>
 8009dae:	4605      	mov	r5, r0
 8009db0:	2800      	cmp	r0, #0
 8009db2:	d0ed      	beq.n	8009d90 <_realloc_r+0x1e>
 8009db4:	42bc      	cmp	r4, r7
 8009db6:	4622      	mov	r2, r4
 8009db8:	4631      	mov	r1, r6
 8009dba:	bf28      	it	cs
 8009dbc:	463a      	movcs	r2, r7
 8009dbe:	f7ff fc27 	bl	8009610 <memcpy>
 8009dc2:	4631      	mov	r1, r6
 8009dc4:	4640      	mov	r0, r8
 8009dc6:	f7fd fdaf 	bl	8007928 <_free_r>
 8009dca:	e7e1      	b.n	8009d90 <_realloc_r+0x1e>
 8009dcc:	4635      	mov	r5, r6
 8009dce:	e7df      	b.n	8009d90 <_realloc_r+0x1e>

08009dd0 <__ascii_wctomb>:
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	4608      	mov	r0, r1
 8009dd4:	b141      	cbz	r1, 8009de8 <__ascii_wctomb+0x18>
 8009dd6:	2aff      	cmp	r2, #255	; 0xff
 8009dd8:	d904      	bls.n	8009de4 <__ascii_wctomb+0x14>
 8009dda:	228a      	movs	r2, #138	; 0x8a
 8009ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8009de0:	601a      	str	r2, [r3, #0]
 8009de2:	4770      	bx	lr
 8009de4:	2001      	movs	r0, #1
 8009de6:	700a      	strb	r2, [r1, #0]
 8009de8:	4770      	bx	lr
	...

08009dec <fiprintf>:
 8009dec:	b40e      	push	{r1, r2, r3}
 8009dee:	b503      	push	{r0, r1, lr}
 8009df0:	4601      	mov	r1, r0
 8009df2:	ab03      	add	r3, sp, #12
 8009df4:	4805      	ldr	r0, [pc, #20]	; (8009e0c <fiprintf+0x20>)
 8009df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dfa:	6800      	ldr	r0, [r0, #0]
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	f000 f83d 	bl	8009e7c <_vfiprintf_r>
 8009e02:	b002      	add	sp, #8
 8009e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e08:	b003      	add	sp, #12
 8009e0a:	4770      	bx	lr
 8009e0c:	20000068 	.word	0x20000068

08009e10 <abort>:
 8009e10:	2006      	movs	r0, #6
 8009e12:	b508      	push	{r3, lr}
 8009e14:	f000 fa0a 	bl	800a22c <raise>
 8009e18:	2001      	movs	r0, #1
 8009e1a:	f7f7 fe0a 	bl	8001a32 <_exit>

08009e1e <_malloc_usable_size_r>:
 8009e1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e22:	1f18      	subs	r0, r3, #4
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	bfbc      	itt	lt
 8009e28:	580b      	ldrlt	r3, [r1, r0]
 8009e2a:	18c0      	addlt	r0, r0, r3
 8009e2c:	4770      	bx	lr

08009e2e <__sfputc_r>:
 8009e2e:	6893      	ldr	r3, [r2, #8]
 8009e30:	b410      	push	{r4}
 8009e32:	3b01      	subs	r3, #1
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	6093      	str	r3, [r2, #8]
 8009e38:	da07      	bge.n	8009e4a <__sfputc_r+0x1c>
 8009e3a:	6994      	ldr	r4, [r2, #24]
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	db01      	blt.n	8009e44 <__sfputc_r+0x16>
 8009e40:	290a      	cmp	r1, #10
 8009e42:	d102      	bne.n	8009e4a <__sfputc_r+0x1c>
 8009e44:	bc10      	pop	{r4}
 8009e46:	f000 b933 	b.w	800a0b0 <__swbuf_r>
 8009e4a:	6813      	ldr	r3, [r2, #0]
 8009e4c:	1c58      	adds	r0, r3, #1
 8009e4e:	6010      	str	r0, [r2, #0]
 8009e50:	7019      	strb	r1, [r3, #0]
 8009e52:	4608      	mov	r0, r1
 8009e54:	bc10      	pop	{r4}
 8009e56:	4770      	bx	lr

08009e58 <__sfputs_r>:
 8009e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	460f      	mov	r7, r1
 8009e5e:	4614      	mov	r4, r2
 8009e60:	18d5      	adds	r5, r2, r3
 8009e62:	42ac      	cmp	r4, r5
 8009e64:	d101      	bne.n	8009e6a <__sfputs_r+0x12>
 8009e66:	2000      	movs	r0, #0
 8009e68:	e007      	b.n	8009e7a <__sfputs_r+0x22>
 8009e6a:	463a      	mov	r2, r7
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e72:	f7ff ffdc 	bl	8009e2e <__sfputc_r>
 8009e76:	1c43      	adds	r3, r0, #1
 8009e78:	d1f3      	bne.n	8009e62 <__sfputs_r+0xa>
 8009e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e7c <_vfiprintf_r>:
 8009e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e80:	460d      	mov	r5, r1
 8009e82:	4614      	mov	r4, r2
 8009e84:	4698      	mov	r8, r3
 8009e86:	4606      	mov	r6, r0
 8009e88:	b09d      	sub	sp, #116	; 0x74
 8009e8a:	b118      	cbz	r0, 8009e94 <_vfiprintf_r+0x18>
 8009e8c:	6a03      	ldr	r3, [r0, #32]
 8009e8e:	b90b      	cbnz	r3, 8009e94 <_vfiprintf_r+0x18>
 8009e90:	f7fc fdae 	bl	80069f0 <__sinit>
 8009e94:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e96:	07d9      	lsls	r1, r3, #31
 8009e98:	d405      	bmi.n	8009ea6 <_vfiprintf_r+0x2a>
 8009e9a:	89ab      	ldrh	r3, [r5, #12]
 8009e9c:	059a      	lsls	r2, r3, #22
 8009e9e:	d402      	bmi.n	8009ea6 <_vfiprintf_r+0x2a>
 8009ea0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ea2:	f7fc febc 	bl	8006c1e <__retarget_lock_acquire_recursive>
 8009ea6:	89ab      	ldrh	r3, [r5, #12]
 8009ea8:	071b      	lsls	r3, r3, #28
 8009eaa:	d501      	bpl.n	8009eb0 <_vfiprintf_r+0x34>
 8009eac:	692b      	ldr	r3, [r5, #16]
 8009eae:	b99b      	cbnz	r3, 8009ed8 <_vfiprintf_r+0x5c>
 8009eb0:	4629      	mov	r1, r5
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f000 f93a 	bl	800a12c <__swsetup_r>
 8009eb8:	b170      	cbz	r0, 8009ed8 <_vfiprintf_r+0x5c>
 8009eba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ebc:	07dc      	lsls	r4, r3, #31
 8009ebe:	d504      	bpl.n	8009eca <_vfiprintf_r+0x4e>
 8009ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec4:	b01d      	add	sp, #116	; 0x74
 8009ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eca:	89ab      	ldrh	r3, [r5, #12]
 8009ecc:	0598      	lsls	r0, r3, #22
 8009ece:	d4f7      	bmi.n	8009ec0 <_vfiprintf_r+0x44>
 8009ed0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ed2:	f7fc fea5 	bl	8006c20 <__retarget_lock_release_recursive>
 8009ed6:	e7f3      	b.n	8009ec0 <_vfiprintf_r+0x44>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	9309      	str	r3, [sp, #36]	; 0x24
 8009edc:	2320      	movs	r3, #32
 8009ede:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ee2:	2330      	movs	r3, #48	; 0x30
 8009ee4:	f04f 0901 	mov.w	r9, #1
 8009ee8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eec:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800a09c <_vfiprintf_r+0x220>
 8009ef0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ef4:	4623      	mov	r3, r4
 8009ef6:	469a      	mov	sl, r3
 8009ef8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009efc:	b10a      	cbz	r2, 8009f02 <_vfiprintf_r+0x86>
 8009efe:	2a25      	cmp	r2, #37	; 0x25
 8009f00:	d1f9      	bne.n	8009ef6 <_vfiprintf_r+0x7a>
 8009f02:	ebba 0b04 	subs.w	fp, sl, r4
 8009f06:	d00b      	beq.n	8009f20 <_vfiprintf_r+0xa4>
 8009f08:	465b      	mov	r3, fp
 8009f0a:	4622      	mov	r2, r4
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4630      	mov	r0, r6
 8009f10:	f7ff ffa2 	bl	8009e58 <__sfputs_r>
 8009f14:	3001      	adds	r0, #1
 8009f16:	f000 80a9 	beq.w	800a06c <_vfiprintf_r+0x1f0>
 8009f1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f1c:	445a      	add	r2, fp
 8009f1e:	9209      	str	r2, [sp, #36]	; 0x24
 8009f20:	f89a 3000 	ldrb.w	r3, [sl]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	f000 80a1 	beq.w	800a06c <_vfiprintf_r+0x1f0>
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009f30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f34:	f10a 0a01 	add.w	sl, sl, #1
 8009f38:	9304      	str	r3, [sp, #16]
 8009f3a:	9307      	str	r3, [sp, #28]
 8009f3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f40:	931a      	str	r3, [sp, #104]	; 0x68
 8009f42:	4654      	mov	r4, sl
 8009f44:	2205      	movs	r2, #5
 8009f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f4a:	4854      	ldr	r0, [pc, #336]	; (800a09c <_vfiprintf_r+0x220>)
 8009f4c:	f7fc fe69 	bl	8006c22 <memchr>
 8009f50:	9a04      	ldr	r2, [sp, #16]
 8009f52:	b9d8      	cbnz	r0, 8009f8c <_vfiprintf_r+0x110>
 8009f54:	06d1      	lsls	r1, r2, #27
 8009f56:	bf44      	itt	mi
 8009f58:	2320      	movmi	r3, #32
 8009f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f5e:	0713      	lsls	r3, r2, #28
 8009f60:	bf44      	itt	mi
 8009f62:	232b      	movmi	r3, #43	; 0x2b
 8009f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f68:	f89a 3000 	ldrb.w	r3, [sl]
 8009f6c:	2b2a      	cmp	r3, #42	; 0x2a
 8009f6e:	d015      	beq.n	8009f9c <_vfiprintf_r+0x120>
 8009f70:	4654      	mov	r4, sl
 8009f72:	2000      	movs	r0, #0
 8009f74:	f04f 0c0a 	mov.w	ip, #10
 8009f78:	9a07      	ldr	r2, [sp, #28]
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f80:	3b30      	subs	r3, #48	; 0x30
 8009f82:	2b09      	cmp	r3, #9
 8009f84:	d94d      	bls.n	800a022 <_vfiprintf_r+0x1a6>
 8009f86:	b1b0      	cbz	r0, 8009fb6 <_vfiprintf_r+0x13a>
 8009f88:	9207      	str	r2, [sp, #28]
 8009f8a:	e014      	b.n	8009fb6 <_vfiprintf_r+0x13a>
 8009f8c:	eba0 0308 	sub.w	r3, r0, r8
 8009f90:	fa09 f303 	lsl.w	r3, r9, r3
 8009f94:	4313      	orrs	r3, r2
 8009f96:	46a2      	mov	sl, r4
 8009f98:	9304      	str	r3, [sp, #16]
 8009f9a:	e7d2      	b.n	8009f42 <_vfiprintf_r+0xc6>
 8009f9c:	9b03      	ldr	r3, [sp, #12]
 8009f9e:	1d19      	adds	r1, r3, #4
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	9103      	str	r1, [sp, #12]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfbb      	ittet	lt
 8009fa8:	425b      	neglt	r3, r3
 8009faa:	f042 0202 	orrlt.w	r2, r2, #2
 8009fae:	9307      	strge	r3, [sp, #28]
 8009fb0:	9307      	strlt	r3, [sp, #28]
 8009fb2:	bfb8      	it	lt
 8009fb4:	9204      	strlt	r2, [sp, #16]
 8009fb6:	7823      	ldrb	r3, [r4, #0]
 8009fb8:	2b2e      	cmp	r3, #46	; 0x2e
 8009fba:	d10c      	bne.n	8009fd6 <_vfiprintf_r+0x15a>
 8009fbc:	7863      	ldrb	r3, [r4, #1]
 8009fbe:	2b2a      	cmp	r3, #42	; 0x2a
 8009fc0:	d134      	bne.n	800a02c <_vfiprintf_r+0x1b0>
 8009fc2:	9b03      	ldr	r3, [sp, #12]
 8009fc4:	3402      	adds	r4, #2
 8009fc6:	1d1a      	adds	r2, r3, #4
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	9203      	str	r2, [sp, #12]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	bfb8      	it	lt
 8009fd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fd4:	9305      	str	r3, [sp, #20]
 8009fd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a0a0 <_vfiprintf_r+0x224>
 8009fda:	2203      	movs	r2, #3
 8009fdc:	4650      	mov	r0, sl
 8009fde:	7821      	ldrb	r1, [r4, #0]
 8009fe0:	f7fc fe1f 	bl	8006c22 <memchr>
 8009fe4:	b138      	cbz	r0, 8009ff6 <_vfiprintf_r+0x17a>
 8009fe6:	2240      	movs	r2, #64	; 0x40
 8009fe8:	9b04      	ldr	r3, [sp, #16]
 8009fea:	eba0 000a 	sub.w	r0, r0, sl
 8009fee:	4082      	lsls	r2, r0
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	3401      	adds	r4, #1
 8009ff4:	9304      	str	r3, [sp, #16]
 8009ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ffa:	2206      	movs	r2, #6
 8009ffc:	4829      	ldr	r0, [pc, #164]	; (800a0a4 <_vfiprintf_r+0x228>)
 8009ffe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a002:	f7fc fe0e 	bl	8006c22 <memchr>
 800a006:	2800      	cmp	r0, #0
 800a008:	d03f      	beq.n	800a08a <_vfiprintf_r+0x20e>
 800a00a:	4b27      	ldr	r3, [pc, #156]	; (800a0a8 <_vfiprintf_r+0x22c>)
 800a00c:	bb1b      	cbnz	r3, 800a056 <_vfiprintf_r+0x1da>
 800a00e:	9b03      	ldr	r3, [sp, #12]
 800a010:	3307      	adds	r3, #7
 800a012:	f023 0307 	bic.w	r3, r3, #7
 800a016:	3308      	adds	r3, #8
 800a018:	9303      	str	r3, [sp, #12]
 800a01a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a01c:	443b      	add	r3, r7
 800a01e:	9309      	str	r3, [sp, #36]	; 0x24
 800a020:	e768      	b.n	8009ef4 <_vfiprintf_r+0x78>
 800a022:	460c      	mov	r4, r1
 800a024:	2001      	movs	r0, #1
 800a026:	fb0c 3202 	mla	r2, ip, r2, r3
 800a02a:	e7a6      	b.n	8009f7a <_vfiprintf_r+0xfe>
 800a02c:	2300      	movs	r3, #0
 800a02e:	f04f 0c0a 	mov.w	ip, #10
 800a032:	4619      	mov	r1, r3
 800a034:	3401      	adds	r4, #1
 800a036:	9305      	str	r3, [sp, #20]
 800a038:	4620      	mov	r0, r4
 800a03a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a03e:	3a30      	subs	r2, #48	; 0x30
 800a040:	2a09      	cmp	r2, #9
 800a042:	d903      	bls.n	800a04c <_vfiprintf_r+0x1d0>
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0c6      	beq.n	8009fd6 <_vfiprintf_r+0x15a>
 800a048:	9105      	str	r1, [sp, #20]
 800a04a:	e7c4      	b.n	8009fd6 <_vfiprintf_r+0x15a>
 800a04c:	4604      	mov	r4, r0
 800a04e:	2301      	movs	r3, #1
 800a050:	fb0c 2101 	mla	r1, ip, r1, r2
 800a054:	e7f0      	b.n	800a038 <_vfiprintf_r+0x1bc>
 800a056:	ab03      	add	r3, sp, #12
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	462a      	mov	r2, r5
 800a05c:	4630      	mov	r0, r6
 800a05e:	4b13      	ldr	r3, [pc, #76]	; (800a0ac <_vfiprintf_r+0x230>)
 800a060:	a904      	add	r1, sp, #16
 800a062:	f7fb fe69 	bl	8005d38 <_printf_float>
 800a066:	4607      	mov	r7, r0
 800a068:	1c78      	adds	r0, r7, #1
 800a06a:	d1d6      	bne.n	800a01a <_vfiprintf_r+0x19e>
 800a06c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a06e:	07d9      	lsls	r1, r3, #31
 800a070:	d405      	bmi.n	800a07e <_vfiprintf_r+0x202>
 800a072:	89ab      	ldrh	r3, [r5, #12]
 800a074:	059a      	lsls	r2, r3, #22
 800a076:	d402      	bmi.n	800a07e <_vfiprintf_r+0x202>
 800a078:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a07a:	f7fc fdd1 	bl	8006c20 <__retarget_lock_release_recursive>
 800a07e:	89ab      	ldrh	r3, [r5, #12]
 800a080:	065b      	lsls	r3, r3, #25
 800a082:	f53f af1d 	bmi.w	8009ec0 <_vfiprintf_r+0x44>
 800a086:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a088:	e71c      	b.n	8009ec4 <_vfiprintf_r+0x48>
 800a08a:	ab03      	add	r3, sp, #12
 800a08c:	9300      	str	r3, [sp, #0]
 800a08e:	462a      	mov	r2, r5
 800a090:	4630      	mov	r0, r6
 800a092:	4b06      	ldr	r3, [pc, #24]	; (800a0ac <_vfiprintf_r+0x230>)
 800a094:	a904      	add	r1, sp, #16
 800a096:	f7fc f8ef 	bl	8006278 <_printf_i>
 800a09a:	e7e4      	b.n	800a066 <_vfiprintf_r+0x1ea>
 800a09c:	0800a759 	.word	0x0800a759
 800a0a0:	0800a75f 	.word	0x0800a75f
 800a0a4:	0800a763 	.word	0x0800a763
 800a0a8:	08005d39 	.word	0x08005d39
 800a0ac:	08009e59 	.word	0x08009e59

0800a0b0 <__swbuf_r>:
 800a0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0b2:	460e      	mov	r6, r1
 800a0b4:	4614      	mov	r4, r2
 800a0b6:	4605      	mov	r5, r0
 800a0b8:	b118      	cbz	r0, 800a0c2 <__swbuf_r+0x12>
 800a0ba:	6a03      	ldr	r3, [r0, #32]
 800a0bc:	b90b      	cbnz	r3, 800a0c2 <__swbuf_r+0x12>
 800a0be:	f7fc fc97 	bl	80069f0 <__sinit>
 800a0c2:	69a3      	ldr	r3, [r4, #24]
 800a0c4:	60a3      	str	r3, [r4, #8]
 800a0c6:	89a3      	ldrh	r3, [r4, #12]
 800a0c8:	071a      	lsls	r2, r3, #28
 800a0ca:	d525      	bpl.n	800a118 <__swbuf_r+0x68>
 800a0cc:	6923      	ldr	r3, [r4, #16]
 800a0ce:	b31b      	cbz	r3, 800a118 <__swbuf_r+0x68>
 800a0d0:	6823      	ldr	r3, [r4, #0]
 800a0d2:	6922      	ldr	r2, [r4, #16]
 800a0d4:	b2f6      	uxtb	r6, r6
 800a0d6:	1a98      	subs	r0, r3, r2
 800a0d8:	6963      	ldr	r3, [r4, #20]
 800a0da:	4637      	mov	r7, r6
 800a0dc:	4283      	cmp	r3, r0
 800a0de:	dc04      	bgt.n	800a0ea <__swbuf_r+0x3a>
 800a0e0:	4621      	mov	r1, r4
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	f7ff fa30 	bl	8009548 <_fflush_r>
 800a0e8:	b9e0      	cbnz	r0, 800a124 <__swbuf_r+0x74>
 800a0ea:	68a3      	ldr	r3, [r4, #8]
 800a0ec:	3b01      	subs	r3, #1
 800a0ee:	60a3      	str	r3, [r4, #8]
 800a0f0:	6823      	ldr	r3, [r4, #0]
 800a0f2:	1c5a      	adds	r2, r3, #1
 800a0f4:	6022      	str	r2, [r4, #0]
 800a0f6:	701e      	strb	r6, [r3, #0]
 800a0f8:	6962      	ldr	r2, [r4, #20]
 800a0fa:	1c43      	adds	r3, r0, #1
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d004      	beq.n	800a10a <__swbuf_r+0x5a>
 800a100:	89a3      	ldrh	r3, [r4, #12]
 800a102:	07db      	lsls	r3, r3, #31
 800a104:	d506      	bpl.n	800a114 <__swbuf_r+0x64>
 800a106:	2e0a      	cmp	r6, #10
 800a108:	d104      	bne.n	800a114 <__swbuf_r+0x64>
 800a10a:	4621      	mov	r1, r4
 800a10c:	4628      	mov	r0, r5
 800a10e:	f7ff fa1b 	bl	8009548 <_fflush_r>
 800a112:	b938      	cbnz	r0, 800a124 <__swbuf_r+0x74>
 800a114:	4638      	mov	r0, r7
 800a116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a118:	4621      	mov	r1, r4
 800a11a:	4628      	mov	r0, r5
 800a11c:	f000 f806 	bl	800a12c <__swsetup_r>
 800a120:	2800      	cmp	r0, #0
 800a122:	d0d5      	beq.n	800a0d0 <__swbuf_r+0x20>
 800a124:	f04f 37ff 	mov.w	r7, #4294967295
 800a128:	e7f4      	b.n	800a114 <__swbuf_r+0x64>
	...

0800a12c <__swsetup_r>:
 800a12c:	b538      	push	{r3, r4, r5, lr}
 800a12e:	4b2a      	ldr	r3, [pc, #168]	; (800a1d8 <__swsetup_r+0xac>)
 800a130:	4605      	mov	r5, r0
 800a132:	6818      	ldr	r0, [r3, #0]
 800a134:	460c      	mov	r4, r1
 800a136:	b118      	cbz	r0, 800a140 <__swsetup_r+0x14>
 800a138:	6a03      	ldr	r3, [r0, #32]
 800a13a:	b90b      	cbnz	r3, 800a140 <__swsetup_r+0x14>
 800a13c:	f7fc fc58 	bl	80069f0 <__sinit>
 800a140:	89a3      	ldrh	r3, [r4, #12]
 800a142:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a146:	0718      	lsls	r0, r3, #28
 800a148:	d422      	bmi.n	800a190 <__swsetup_r+0x64>
 800a14a:	06d9      	lsls	r1, r3, #27
 800a14c:	d407      	bmi.n	800a15e <__swsetup_r+0x32>
 800a14e:	2309      	movs	r3, #9
 800a150:	602b      	str	r3, [r5, #0]
 800a152:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a156:	f04f 30ff 	mov.w	r0, #4294967295
 800a15a:	81a3      	strh	r3, [r4, #12]
 800a15c:	e034      	b.n	800a1c8 <__swsetup_r+0x9c>
 800a15e:	0758      	lsls	r0, r3, #29
 800a160:	d512      	bpl.n	800a188 <__swsetup_r+0x5c>
 800a162:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a164:	b141      	cbz	r1, 800a178 <__swsetup_r+0x4c>
 800a166:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a16a:	4299      	cmp	r1, r3
 800a16c:	d002      	beq.n	800a174 <__swsetup_r+0x48>
 800a16e:	4628      	mov	r0, r5
 800a170:	f7fd fbda 	bl	8007928 <_free_r>
 800a174:	2300      	movs	r3, #0
 800a176:	6363      	str	r3, [r4, #52]	; 0x34
 800a178:	89a3      	ldrh	r3, [r4, #12]
 800a17a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a17e:	81a3      	strh	r3, [r4, #12]
 800a180:	2300      	movs	r3, #0
 800a182:	6063      	str	r3, [r4, #4]
 800a184:	6923      	ldr	r3, [r4, #16]
 800a186:	6023      	str	r3, [r4, #0]
 800a188:	89a3      	ldrh	r3, [r4, #12]
 800a18a:	f043 0308 	orr.w	r3, r3, #8
 800a18e:	81a3      	strh	r3, [r4, #12]
 800a190:	6923      	ldr	r3, [r4, #16]
 800a192:	b94b      	cbnz	r3, 800a1a8 <__swsetup_r+0x7c>
 800a194:	89a3      	ldrh	r3, [r4, #12]
 800a196:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a19a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a19e:	d003      	beq.n	800a1a8 <__swsetup_r+0x7c>
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	4628      	mov	r0, r5
 800a1a4:	f000 f883 	bl	800a2ae <__smakebuf_r>
 800a1a8:	89a0      	ldrh	r0, [r4, #12]
 800a1aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a1ae:	f010 0301 	ands.w	r3, r0, #1
 800a1b2:	d00a      	beq.n	800a1ca <__swsetup_r+0x9e>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	60a3      	str	r3, [r4, #8]
 800a1b8:	6963      	ldr	r3, [r4, #20]
 800a1ba:	425b      	negs	r3, r3
 800a1bc:	61a3      	str	r3, [r4, #24]
 800a1be:	6923      	ldr	r3, [r4, #16]
 800a1c0:	b943      	cbnz	r3, 800a1d4 <__swsetup_r+0xa8>
 800a1c2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a1c6:	d1c4      	bne.n	800a152 <__swsetup_r+0x26>
 800a1c8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ca:	0781      	lsls	r1, r0, #30
 800a1cc:	bf58      	it	pl
 800a1ce:	6963      	ldrpl	r3, [r4, #20]
 800a1d0:	60a3      	str	r3, [r4, #8]
 800a1d2:	e7f4      	b.n	800a1be <__swsetup_r+0x92>
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	e7f7      	b.n	800a1c8 <__swsetup_r+0x9c>
 800a1d8:	20000068 	.word	0x20000068

0800a1dc <_raise_r>:
 800a1dc:	291f      	cmp	r1, #31
 800a1de:	b538      	push	{r3, r4, r5, lr}
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	460d      	mov	r5, r1
 800a1e4:	d904      	bls.n	800a1f0 <_raise_r+0x14>
 800a1e6:	2316      	movs	r3, #22
 800a1e8:	6003      	str	r3, [r0, #0]
 800a1ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ee:	bd38      	pop	{r3, r4, r5, pc}
 800a1f0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a1f2:	b112      	cbz	r2, 800a1fa <_raise_r+0x1e>
 800a1f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a1f8:	b94b      	cbnz	r3, 800a20e <_raise_r+0x32>
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	f000 f830 	bl	800a260 <_getpid_r>
 800a200:	462a      	mov	r2, r5
 800a202:	4601      	mov	r1, r0
 800a204:	4620      	mov	r0, r4
 800a206:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a20a:	f000 b817 	b.w	800a23c <_kill_r>
 800a20e:	2b01      	cmp	r3, #1
 800a210:	d00a      	beq.n	800a228 <_raise_r+0x4c>
 800a212:	1c59      	adds	r1, r3, #1
 800a214:	d103      	bne.n	800a21e <_raise_r+0x42>
 800a216:	2316      	movs	r3, #22
 800a218:	6003      	str	r3, [r0, #0]
 800a21a:	2001      	movs	r0, #1
 800a21c:	e7e7      	b.n	800a1ee <_raise_r+0x12>
 800a21e:	2400      	movs	r4, #0
 800a220:	4628      	mov	r0, r5
 800a222:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a226:	4798      	blx	r3
 800a228:	2000      	movs	r0, #0
 800a22a:	e7e0      	b.n	800a1ee <_raise_r+0x12>

0800a22c <raise>:
 800a22c:	4b02      	ldr	r3, [pc, #8]	; (800a238 <raise+0xc>)
 800a22e:	4601      	mov	r1, r0
 800a230:	6818      	ldr	r0, [r3, #0]
 800a232:	f7ff bfd3 	b.w	800a1dc <_raise_r>
 800a236:	bf00      	nop
 800a238:	20000068 	.word	0x20000068

0800a23c <_kill_r>:
 800a23c:	b538      	push	{r3, r4, r5, lr}
 800a23e:	2300      	movs	r3, #0
 800a240:	4d06      	ldr	r5, [pc, #24]	; (800a25c <_kill_r+0x20>)
 800a242:	4604      	mov	r4, r0
 800a244:	4608      	mov	r0, r1
 800a246:	4611      	mov	r1, r2
 800a248:	602b      	str	r3, [r5, #0]
 800a24a:	f7f7 fbe2 	bl	8001a12 <_kill>
 800a24e:	1c43      	adds	r3, r0, #1
 800a250:	d102      	bne.n	800a258 <_kill_r+0x1c>
 800a252:	682b      	ldr	r3, [r5, #0]
 800a254:	b103      	cbz	r3, 800a258 <_kill_r+0x1c>
 800a256:	6023      	str	r3, [r4, #0]
 800a258:	bd38      	pop	{r3, r4, r5, pc}
 800a25a:	bf00      	nop
 800a25c:	20000620 	.word	0x20000620

0800a260 <_getpid_r>:
 800a260:	f7f7 bbd0 	b.w	8001a04 <_getpid>

0800a264 <__swhatbuf_r>:
 800a264:	b570      	push	{r4, r5, r6, lr}
 800a266:	460c      	mov	r4, r1
 800a268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a26c:	4615      	mov	r5, r2
 800a26e:	2900      	cmp	r1, #0
 800a270:	461e      	mov	r6, r3
 800a272:	b096      	sub	sp, #88	; 0x58
 800a274:	da0c      	bge.n	800a290 <__swhatbuf_r+0x2c>
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	2100      	movs	r1, #0
 800a27a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a27e:	bf0c      	ite	eq
 800a280:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a284:	2340      	movne	r3, #64	; 0x40
 800a286:	2000      	movs	r0, #0
 800a288:	6031      	str	r1, [r6, #0]
 800a28a:	602b      	str	r3, [r5, #0]
 800a28c:	b016      	add	sp, #88	; 0x58
 800a28e:	bd70      	pop	{r4, r5, r6, pc}
 800a290:	466a      	mov	r2, sp
 800a292:	f000 f849 	bl	800a328 <_fstat_r>
 800a296:	2800      	cmp	r0, #0
 800a298:	dbed      	blt.n	800a276 <__swhatbuf_r+0x12>
 800a29a:	9901      	ldr	r1, [sp, #4]
 800a29c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a2a0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a2a4:	4259      	negs	r1, r3
 800a2a6:	4159      	adcs	r1, r3
 800a2a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2ac:	e7eb      	b.n	800a286 <__swhatbuf_r+0x22>

0800a2ae <__smakebuf_r>:
 800a2ae:	898b      	ldrh	r3, [r1, #12]
 800a2b0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a2b2:	079d      	lsls	r5, r3, #30
 800a2b4:	4606      	mov	r6, r0
 800a2b6:	460c      	mov	r4, r1
 800a2b8:	d507      	bpl.n	800a2ca <__smakebuf_r+0x1c>
 800a2ba:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a2be:	6023      	str	r3, [r4, #0]
 800a2c0:	6123      	str	r3, [r4, #16]
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	6163      	str	r3, [r4, #20]
 800a2c6:	b002      	add	sp, #8
 800a2c8:	bd70      	pop	{r4, r5, r6, pc}
 800a2ca:	466a      	mov	r2, sp
 800a2cc:	ab01      	add	r3, sp, #4
 800a2ce:	f7ff ffc9 	bl	800a264 <__swhatbuf_r>
 800a2d2:	9900      	ldr	r1, [sp, #0]
 800a2d4:	4605      	mov	r5, r0
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	f7fd fb96 	bl	8007a08 <_malloc_r>
 800a2dc:	b948      	cbnz	r0, 800a2f2 <__smakebuf_r+0x44>
 800a2de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2e2:	059a      	lsls	r2, r3, #22
 800a2e4:	d4ef      	bmi.n	800a2c6 <__smakebuf_r+0x18>
 800a2e6:	f023 0303 	bic.w	r3, r3, #3
 800a2ea:	f043 0302 	orr.w	r3, r3, #2
 800a2ee:	81a3      	strh	r3, [r4, #12]
 800a2f0:	e7e3      	b.n	800a2ba <__smakebuf_r+0xc>
 800a2f2:	89a3      	ldrh	r3, [r4, #12]
 800a2f4:	6020      	str	r0, [r4, #0]
 800a2f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	9b00      	ldr	r3, [sp, #0]
 800a2fe:	6120      	str	r0, [r4, #16]
 800a300:	6163      	str	r3, [r4, #20]
 800a302:	9b01      	ldr	r3, [sp, #4]
 800a304:	b15b      	cbz	r3, 800a31e <__smakebuf_r+0x70>
 800a306:	4630      	mov	r0, r6
 800a308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a30c:	f000 f81e 	bl	800a34c <_isatty_r>
 800a310:	b128      	cbz	r0, 800a31e <__smakebuf_r+0x70>
 800a312:	89a3      	ldrh	r3, [r4, #12]
 800a314:	f023 0303 	bic.w	r3, r3, #3
 800a318:	f043 0301 	orr.w	r3, r3, #1
 800a31c:	81a3      	strh	r3, [r4, #12]
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	431d      	orrs	r5, r3
 800a322:	81a5      	strh	r5, [r4, #12]
 800a324:	e7cf      	b.n	800a2c6 <__smakebuf_r+0x18>
	...

0800a328 <_fstat_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	2300      	movs	r3, #0
 800a32c:	4d06      	ldr	r5, [pc, #24]	; (800a348 <_fstat_r+0x20>)
 800a32e:	4604      	mov	r4, r0
 800a330:	4608      	mov	r0, r1
 800a332:	4611      	mov	r1, r2
 800a334:	602b      	str	r3, [r5, #0]
 800a336:	f7f7 fbca 	bl	8001ace <_fstat>
 800a33a:	1c43      	adds	r3, r0, #1
 800a33c:	d102      	bne.n	800a344 <_fstat_r+0x1c>
 800a33e:	682b      	ldr	r3, [r5, #0]
 800a340:	b103      	cbz	r3, 800a344 <_fstat_r+0x1c>
 800a342:	6023      	str	r3, [r4, #0]
 800a344:	bd38      	pop	{r3, r4, r5, pc}
 800a346:	bf00      	nop
 800a348:	20000620 	.word	0x20000620

0800a34c <_isatty_r>:
 800a34c:	b538      	push	{r3, r4, r5, lr}
 800a34e:	2300      	movs	r3, #0
 800a350:	4d05      	ldr	r5, [pc, #20]	; (800a368 <_isatty_r+0x1c>)
 800a352:	4604      	mov	r4, r0
 800a354:	4608      	mov	r0, r1
 800a356:	602b      	str	r3, [r5, #0]
 800a358:	f7f7 fbc8 	bl	8001aec <_isatty>
 800a35c:	1c43      	adds	r3, r0, #1
 800a35e:	d102      	bne.n	800a366 <_isatty_r+0x1a>
 800a360:	682b      	ldr	r3, [r5, #0]
 800a362:	b103      	cbz	r3, 800a366 <_isatty_r+0x1a>
 800a364:	6023      	str	r3, [r4, #0]
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	20000620 	.word	0x20000620

0800a36c <_init>:
 800a36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36e:	bf00      	nop
 800a370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a372:	bc08      	pop	{r3}
 800a374:	469e      	mov	lr, r3
 800a376:	4770      	bx	lr

0800a378 <_fini>:
 800a378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a37a:	bf00      	nop
 800a37c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a37e:	bc08      	pop	{r3}
 800a380:	469e      	mov	lr, r3
 800a382:	4770      	bx	lr
