#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 21 17:32:02 2024
# Process ID: 14836
# Current directory: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24340 C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :MSI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1185G7 @ 3.00GHz
# CPU Frequency     :2995 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16867 MB
# Swap memory       :4563 MB
# Total Virtual     :21430 MB
# Available Virtual :5220 MB
#-----------------------------------------------------------
start_guioopen_project C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.xprWWARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/edbecntr_tb.vhd', nor could it be found using path 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/edbecntr_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1506.523 ; gain = 441.531exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 18:28:35 2024...
oyectoVHDLCarRechDan/src/edbecntr_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/edbecntr_tb.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GenSecuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CodBotones.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodBotones'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CompSecuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controlador_de_Sec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decod_Leds_Sec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivisorReloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/decod_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'iee' is not declared [C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd:3]
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
ERROR: [VRFC 10-9458] unit 'temporizador' is ignored due to previous errors [C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd:5]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.srcs/sources_1/imports/src/GenSecuencia.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GenSecuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CodBotones.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodBotones'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CompSecuencia.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CompSecuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Controlador_de_Sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controlador_de_Sec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decod_Leds_Sec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/DivisorReloj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivisorReloj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/decod_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/edgecntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edgecntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Control_Juego.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Juego'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CodBotones_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodBotones_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CompSecuencia_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CompSecuencia_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Controlador_de_Sec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controlador_de_Sec_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decod_Leds_Sec_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/DivisorReloj_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivisorReloj_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/GenSecuencia_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GenSecuencia_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/controlador_nivel_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sync_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temporizador_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/ALL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALL_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/decod_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decod_display_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.srcs/sim_1/imports/src/edgecntr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edgecntr_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.edgecntr [edgecntr_default]
Compiling architecture behavioral of entity xil_defaultlib.DivisorReloj [\DivisorReloj(frec_salida=100000...]
Compiling architecture behavioral of entity xil_defaultlib.Control_Juego [control_juego_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_nivel [controlador_nivel_default]
Compiling architecture dataflow of entity xil_defaultlib.GenSecuencia [gensecuencia_default]
Compiling architecture behavioral of entity xil_defaultlib.Controlador_de_Sec [controlador_de_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(clk_freq=100000,ti...]
Compiling architecture dataflow of entity xil_defaultlib.decod_display [decod_display_default]
Compiling architecture dataflow of entity xil_defaultlib.Decod_Leds_Sec [decod_leds_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.CodBotones [codbotones_default]
Compiling architecture behavioral of entity xil_defaultlib.CompSecuencia [compsecuencia_default]
Compiling architecture structural of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500 us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500 us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1563.180 ; gain = 15.363
run all
Failure: FIN SIM
Time: 3820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 3820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 7640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 7640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 11460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 11460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 15280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 15280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 19100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 19100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 22920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 22920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 26740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 26740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 30560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 30560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 2 us
run all
Failure: FIN SIM
Time: 34380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 34380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.426 ; gain = 0.000
run all
Failure: FIN SIM
Time: 3820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 3820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 4 ms
Failure: FIN SIM
Time: 7640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 7640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 11460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 11460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 15280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 15280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.edgecntr [edgecntr_default]
Compiling architecture behavioral of entity xil_defaultlib.DivisorReloj [\DivisorReloj(frec_salida=100000...]
Compiling architecture behavioral of entity xil_defaultlib.Control_Juego [control_juego_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_nivel [controlador_nivel_default]
Compiling architecture dataflow of entity xil_defaultlib.GenSecuencia [gensecuencia_default]
Compiling architecture behavioral of entity xil_defaultlib.Controlador_de_Sec [controlador_de_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(clk_freq=100000,ti...]
Compiling architecture dataflow of entity xil_defaultlib.decod_display [decod_display_default]
Compiling architecture dataflow of entity xil_defaultlib.Decod_Leds_Sec [decod_leds_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.CodBotones [codbotones_default]
Compiling architecture behavioral of entity xil_defaultlib.CompSecuencia [compsecuencia_default]
Compiling architecture structural of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500 us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500 us
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.109 ; gain = 0.000
run all
Failure: FIN SIM
Time: 3820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 3820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 7640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 7640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 11460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 11460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.edgecntr [edgecntr_default]
Compiling architecture behavioral of entity xil_defaultlib.DivisorReloj [\DivisorReloj(frec_salida=100000...]
Compiling architecture behavioral of entity xil_defaultlib.Control_Juego [control_juego_default]
Compiling architecture behavioral of entity xil_defaultlib.controlador_nivel [controlador_nivel_default]
Compiling architecture dataflow of entity xil_defaultlib.GenSecuencia [gensecuencia_default]
Compiling architecture behavioral of entity xil_defaultlib.Controlador_de_Sec [controlador_de_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(clk_freq=100,tiemp...]
Compiling architecture dataflow of entity xil_defaultlib.decod_display [decod_display_default]
Compiling architecture dataflow of entity xil_defaultlib.Decod_Leds_Sec [decod_leds_sec_default]
Compiling architecture behavioral of entity xil_defaultlib.CodBotones [codbotones_default]
Compiling architecture behavioral of entity xil_defaultlib.CompSecuencia [compsecuencia_default]
Compiling architecture structural of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500 us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500 us
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.109 ; gain = 0.000
run all
Failure: FIN SIM
Time: 3820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 3820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run all
Failure: FIN SIM
Time: 7640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 7640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 11460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 11460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 15280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 15280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 19100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 19100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 22920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 22920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 26740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 26740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 30560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 30560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 34380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 34380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 38200 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 38200 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 42020 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 42020 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 45840 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 45840 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 49660 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 49660 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 53480 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 53480 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 57300 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 57300 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 61120 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 61120 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 64940 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 64940 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 68760 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 68760 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 72580 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 72580 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 76400 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 76400 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 80220 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 80220 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 84040 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 84040 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 87860 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 87860 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 91680 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 91680 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 95500 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 95500 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 99320 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 99320 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 103140 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 103140 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 106960 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 106960 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 110780 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 110780 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 114600 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 114600 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 118420 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 118420 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 122240 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 122240 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 126060 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 126060 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 129880 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 129880 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 133700 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 133700 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 137520 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 137520 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 141340 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 141340 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 145160 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 145160 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 148980 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 148980 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 152800 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 152800 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 156620 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 156620 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 160440 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 160440 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 164260 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 164260 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 168080 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 168080 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 171900 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 171900 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 175720 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 175720 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 179540 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 179540 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 183360 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 183360 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 187180 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 187180 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 191 ms  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 191 ms : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 194820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 194820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 198640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 198640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 202460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 202460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 206280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 206280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 210100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 210100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 213920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 213920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 217740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 217740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 221560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 221560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 225380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 225380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 229200 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 229200 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 233020 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 233020 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 236840 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 236840 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 240660 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 240660 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 244480 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 244480 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 248300 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 248300 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 252120 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 252120 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 255940 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 255940 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 259760 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 259760 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 263580 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 263580 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 267400 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 267400 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 271220 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 271220 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 275040 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 275040 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 278860 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 278860 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 282680 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 282680 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 286500 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 286500 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 290320 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 290320 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 294140 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 294140 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 297960 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 297960 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 301780 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 301780 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 305600 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 305600 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 309420 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 309420 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 313240 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 313240 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 317060 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 317060 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 320880 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 320880 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 324700 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 324700 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 328520 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 328520 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 332340 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 332340 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 336160 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 336160 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 339980 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 339980 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 343800 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 343800 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 347620 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 347620 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 351440 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 351440 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 355260 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 355260 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 359080 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 359080 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 362900 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 362900 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 366720 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 366720 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 370540 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 370540 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 374360 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 374360 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 378180 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 378180 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 382 ms  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 382 ms : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 385820 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 385820 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 10 s
Failure: FIN SIM
Time: 389640 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 389640 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 393460 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 393460 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 397280 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 397280 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 401100 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 401100 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 404920 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 404920 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 408740 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 408740 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 412560 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 412560 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
run 30 s
Failure: FIN SIM
Time: 416380 us  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 416380 us : File "C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 114
save_wave_config {C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg
set_property xsim.view {C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Decod_Leds_Sec_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CodBotones_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/temporizador_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/Controlador_de_Sec_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/project/CompSecuencia_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/controlador_nivel_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/CompSecuencia_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/DivisorReloj_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/sync_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TB_EDGEDTCTR_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/debouncer_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/GenSecuencia_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/comprobar_all_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg} [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
save_wave_config {C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\TOP_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\carlo\Downloads\ProyectoVHDLCarRechDan\src\temporizador.vhd:]
save_wave_config {C:/Users/carlo/Downloads/ProyectoVHDLCarRechDan/src/TOP_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 18:28:56 2024...
