
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 243680                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488820                       # Number of bytes of host memory used
host_op_rate                                   282333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15945.11                       # Real time elapsed on the host
host_tick_rate                               64803880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3885508811                       # Number of instructions simulated
sim_ops                                    4501832488                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   105                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6649796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13299419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.954022                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       144404797                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    158766808                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1630870                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    274776408                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11748951                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11910873                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       161922                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       364996311                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32448086                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         621063669                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        608812647                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1576445                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          352058981                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     131087256                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15468617                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     83323524                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1885508810                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2183823572                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2467113241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.885174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.088381                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1886914999     76.48%     76.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    182594933      7.40%     83.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    103244819      4.18%     88.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38693381      1.57%     89.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60539316      2.45%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19555343      0.79%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21355527      0.87%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23127667      0.94%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    131087256      5.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2467113241                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     30995020                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1832510269                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             409720312                       # Number of loads committed
system.switch_cpus.commit.membars            17187063                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1259819875     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     65258401      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     28584287      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18906087      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7781019      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     25780822      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     31026232      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4341888      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     26918989      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1718656      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       107416      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    409720312     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    303859588     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2183823572                       # Class of committed instruction
system.switch_cpus.commit.refs              713579900                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         255669470                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1885508810                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2183823572                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.314207                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.314207                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1985136676                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         54448                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    143888284                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2282937295                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        132536038                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         293696286                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1611491                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5367                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      64967120                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           364996311                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         249101795                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2225991701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        411908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1994182691                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3331832                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.147298                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    250289935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    188601834                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.804772                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.928941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.285455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2040394639     82.34%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         49074728      1.98%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         35297836      1.42%     85.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         59343827      2.39%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         43881486      1.77%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24185738      0.98%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         38837744      1.57%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         20767980      0.84%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        166163636      6.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1860937                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        358188260                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.912003                       # Inst execution rate
system.switch_cpus.iew.exec_refs            759925999                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          306921602                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       246151707                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     423000473                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15523931                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    309358972                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2267116150                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     453004397                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2465547                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2259897087                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1128934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17328293                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1611491                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      19611542                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     62473335                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        56004                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     31296866                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13280142                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5499351                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        56004                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       879533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       981404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2227470791                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2227457735                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594162                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1323477477                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.898912                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2227892377                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2457924626                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1448754817                       # number of integer regfile writes
system.switch_cpus.ipc                       0.760915                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.760915                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1280720666     56.61%     56.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65290304      2.89%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30316630      1.34%     60.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18906810      0.84%     61.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8192806      0.36%     62.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     26613666      1.18%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     31026239      1.37%     64.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5196782      0.23%     64.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     33290678      1.47%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1718656      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       107419      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    453035697     20.02%     86.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    307946217     13.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2262362634                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49687956                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021963                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4244389      8.54%      8.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3408416      6.86%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            64      0.00%     15.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3177767      6.40%     21.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2003052      4.03%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             2      0.00%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       849649      1.71%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18126612     36.48%     64.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17878005     35.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1996595430                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6435475069                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1951733745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1994444174                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2251592216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2262362634                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15523934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     83292475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8655                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        55317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    167200141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947614                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.912999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.756561                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1718033699     69.33%     69.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    238240574      9.61%     78.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    150990966      6.09%     85.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    107569851      4.34%     89.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     98484570      3.97%     93.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     60224911      2.43%     95.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50302017      2.03%     97.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     30252570      1.22%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23848456      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947614                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.912998                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      315455096                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    616894424                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    275723990                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    356020194                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     25418813                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20241627                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    423000473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    309358972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3183417984                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      178294386                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       282867368                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2371483716                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       53572961                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        163850264                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      255468043                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        186207                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4234295608                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2273019598                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2484343505                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         326216033                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      303841760                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1611491                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     649766560                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        112859708                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2444355234                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1053635895                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     21152546                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         357278077                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15523984                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    394109717                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4603171716                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4545131512                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        326462724                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       205787831                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6807182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6807012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13614367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6807281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6629235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2215698                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4433927                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20558                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6629236                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9976429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9972783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19949212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19949212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    566810624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    567972224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1134782848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1134782848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6649794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6649794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6649794                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18471269565                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18588679386                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62914202886                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6766808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4588784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11241277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6766750                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20421376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20421548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1175067008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1175081472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9022939                       # Total snoops (count)
system.tol2bus.snoopTraffic                 283609728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15830121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.430055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9022569     57.00%     57.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6807283     43.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    269      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15830121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9635593563                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14192856041                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            123015                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    425663360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         425666432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    141144192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      141144192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3325495                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3325519                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1102689                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1102689                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    411943703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            411946676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     136594940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           136594940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     136594940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    411943703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           548541615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2204575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6557127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000164074858                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       125788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       125788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11127706                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2080628                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3325520                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1102689                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6651040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2205378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 93865                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  803                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           282432                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           152789                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           171383                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           143546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           203455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           166100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1599487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           305459                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           339765                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           586808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          723672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          462002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          443302                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          284083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          336565                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          356327                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           102321                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            86370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            90195                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            82822                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            80420                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           111414                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            82738                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           128770                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           200628                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           413523                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          169150                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          149080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          161735                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           95652                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          122224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          127516                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                146538886999                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32785875000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           269485918249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22347.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41097.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4148980                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1201618                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               54.51                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6651040                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2205378                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3172899                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3169627                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 107316                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 107216                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     61                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     56                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 90136                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 92768                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                124493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                125317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                125956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                125918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                126010                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                126094                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                126070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                126278                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                126638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                126692                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                126590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                127464                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                127156                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                125880                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                125801                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                125797                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3411123                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.388270                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.734316                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   135.563594                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       178465      5.23%      5.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2770549     81.22%     86.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       254561      7.46%     93.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        79527      2.33%     96.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        38015      1.11%     97.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        22974      0.67%     98.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        15961      0.47%     98.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12135      0.36%     98.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        38936      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3411123                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       125788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     52.128764                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.620804                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.281176                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            89      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1531      1.22%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         7754      6.16%      7.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        18191     14.46%     21.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        24672     19.61%     41.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        24818     19.73%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        19739     15.69%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        13053     10.38%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         7797      6.20%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         4420      3.51%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2142      1.70%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          922      0.73%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          414      0.33%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          154      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           52      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           30      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       125788                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       125788                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.525980                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.497725                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.986050                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           33071     26.29%     26.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2379      1.89%     28.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           84743     67.37%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2454      1.95%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3026      2.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              72      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              42      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       125788                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             419659200                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                6007360                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              141091712                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              425666560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           141144192                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      406.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      136.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   411.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   136.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.24                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304530755                       # Total gap between requests
system.mem_ctrls0.avgGap                    233345.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    419656128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    141091712                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2972.985634256103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 406130091.104017078876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 136544151.330924302340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6650992                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2205378                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2224066                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 269483694183                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24152290493037                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46334.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40517.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10951542.32                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14865508560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7901186205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        25222221360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7514231760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    436345705740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     29339859360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      602756358105                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       583.328774                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  72544382509                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 926256227767                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9489995340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5044025580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21596008140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3993561000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    440356110600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     25962781440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      588010127220                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       569.057832                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  63692885885                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 935107724391                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    425502976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         425507072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    142465152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      142465152                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3324242                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3324274                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1113009                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1113009                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    411788488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            411792452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     137873324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           137873324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     137873324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    411788488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           549665776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2225453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6567416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000169095026                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       126854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       126854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11159840                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2100307                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3324274                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1113009                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6648548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2226018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 81068                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  565                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           240229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           145990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           182447                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           171490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           182351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           161678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1614100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           276922                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           292625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           605892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          734684                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          539363                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          420026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          285366                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          325220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          389097                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            89859                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            81570                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           113687                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           109257                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           146762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           113774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           102630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            82602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           154297                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           403988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          184944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          151089                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          120066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          112691                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           95573                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          162637                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                145265839693                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32837400000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           268406089693                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22118.96                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40868.96                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4182717                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1201389                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.69                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6648548                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2226018                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3190688                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3187716                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  94551                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  94451                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 91654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 94521                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                125674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                126449                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                127008                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                126999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                127069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                127156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                127142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                127359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                127722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                127736                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                127686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                128601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                128237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                126939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                126874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                126867                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3408787                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   165.086234                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.191544                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   135.694194                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       181222      5.32%      5.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2749615     80.66%     85.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       266565      7.82%     93.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        82160      2.41%     96.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        38975      1.14%     97.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23444      0.69%     98.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16470      0.48%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12353      0.36%     98.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        37983      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3408787                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       126854                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     51.771690                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.271947                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.154895                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            82      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1720      1.36%      1.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         8280      6.53%      7.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        18488     14.57%     22.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        25052     19.75%     42.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        24787     19.54%     61.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        19715     15.54%     77.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        13312     10.49%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7756      6.11%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         4222      3.33%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1990      1.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          864      0.68%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          367      0.29%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          148      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           50      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       126854                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       126854                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.543207                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.515091                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.984234                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           32414     25.55%     25.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2596      2.05%     27.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           85910     67.72%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2605      2.05%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3165      2.49%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             115      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              47      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       126854                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             420318720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5188352                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              142427264                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              425507072                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           142465152                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      406.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      137.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   411.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   137.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.25                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304623746                       # Total gap between requests
system.mem_ctrls1.avgGap                    232868.77                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    420314624                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    142427264                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3963.980845674805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 406767362.962159991264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 137836656.835417151451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6648484                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2226018                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      3048012                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 268403041681                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24143441548301                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47625.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40370.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10846022.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14769332760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7850059965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        25648829220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7231187700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    436664053020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     29071587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      602802695145                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       583.373617                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  71872307928                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 926928302348                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          9569499240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5086286700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        21242977980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4385536020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    439448602200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     26727000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      588027547260                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       569.074691                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  65669934628                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 933130675648                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       157387                       # number of demand (read+write) hits
system.l2.demand_hits::total                   157387                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       157387                       # number of overall hits
system.l2.overall_hits::total                  157387                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6649739                       # number of demand (read+write) misses
system.l2.demand_misses::total                6649795                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6649739                       # number of overall misses
system.l2.overall_misses::total               6649795                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5559861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 611499077799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     611504637660                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5559861                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 611499077799                       # number of overall miss cycles
system.l2.overall_miss_latency::total    611504637660                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6807126                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6807182                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6807126                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6807182                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.976879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.976879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99283.232143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91958.357734                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91958.419419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99283.232143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91958.357734                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91958.419419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2215698                       # number of writebacks
system.l2.writebacks::total                   2215698                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6649738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6649794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6649738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6649794                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5080779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 554667358030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 554672438809                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5080779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 554667358030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 554672438809                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.976879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.976879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976879                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90728.196429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83411.911572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83411.973184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90728.196429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83411.911572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83411.973184                       # average overall mshr miss latency
system.l2.replacements                        9022936                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2373086                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2373086                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2373086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2373086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4433870                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4433870                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        19818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19818                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20558                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1992662856                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1992662856                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        40376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.509164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96928.828485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96928.828485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1816923597                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1816923597                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.509164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88380.367594                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88380.367594                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5559861                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5559861                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99283.232143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99283.232143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5080779                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5080779                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90728.196429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90728.196429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       137569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            137569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6629181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6629181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 609506414943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 609506414943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6766750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6766750                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.979670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.979670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91942.943622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91942.943622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6629180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6629180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 552850434433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 552850434433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.979670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.979670                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83396.503705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83396.503705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     9180389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9023000                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.017443                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.530922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    46.468611                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.273921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.726072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 226850056                       # Number of tag accesses
system.l2.tags.data_accesses                226850056                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    249101718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2249306111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    249101718                       # number of overall hits
system.cpu.icache.overall_hits::total      2249306111                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           76                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            941                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           76                       # number of overall misses
system.cpu.icache.overall_misses::total           941                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7208679                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7208679                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7208679                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7208679                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    249101794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2249307052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    249101794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2249307052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 94851.039474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7660.657811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 94851.039474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7660.657811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.icache.writebacks::total               298                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5638674                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5638674                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5638674                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5638674                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95570.745763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95570.745763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95570.745763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95570.745763                       # average overall mshr miss latency
system.cpu.icache.replacements                    298                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    249101718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2249306111                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           76                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           941                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7208679                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7208679                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    249101794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2249307052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 94851.039474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7660.657811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5638674                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5638674                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95570.745763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95570.745763                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.470010                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2249307035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               924                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2434314.972944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.395327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    28.074683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       87722975952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      87722975952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    611709659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1329945653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    611709659                       # number of overall hits
system.cpu.dcache.overall_hits::total      1329945653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24153132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31435501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24153132                       # number of overall misses
system.cpu.dcache.overall_misses::total      31435501                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2257302205659                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2257302205659                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2257302205659                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2257302205659                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    635862791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1361381154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    635862791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1361381154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 93457.950118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71807.419441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 93457.950118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71807.419441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5460                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   176.506255                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5198840                       # number of writebacks
system.cpu.dcache.writebacks::total           5198840                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17346083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17346083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17346083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17346083                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6807049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6807049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6807049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6807049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 621642292968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 621642292968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 621642292968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 621642292968                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91323.316898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91323.316898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91323.316898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91323.316898                       # average overall mshr miss latency
system.cpu.dcache.replacements               14089337                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    323452600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       735440011                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     24019115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30852390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2245688790774                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2245688790774                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    347471715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    766292401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069125                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040262                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 93495.900693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72788.162952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17252441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17252441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6766674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6766674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 619424499318                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 619424499318                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91540.467195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91540.467195                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    288257059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      594505642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       134017                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       583111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11613414885                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11613414885                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    288391076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    595088753                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86656.281554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19916.302188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        93642                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93642                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        40375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2217793650                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2217793650                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54929.873684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54929.873684                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15468506                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     31496181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     14290173                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14290173                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15468672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     31496446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 86085.379518                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 53925.181132                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           89                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           77                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5709147                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5709147                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 74144.766234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74144.766234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15468512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     31496286                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15468512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     31496286                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1407027713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14089593                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.862907                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.503378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.495941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.556654                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.443344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       45594053945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      45594053945                       # Number of data accesses

---------- End Simulation Statistics   ----------
