
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003852                       # Number of seconds simulated
sim_ticks                                  3851831920                       # Number of ticks simulated
final_tick                               1425819643920                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 521593                       # Simulator instruction rate (inst/s)
host_op_rate                                   932897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              669639299                       # Simulator tick rate (ticks/s)
host_mem_usage                                3428632                       # Number of bytes of host memory used
host_seconds                                     5.75                       # Real time elapsed on the host
sim_insts                                     3000235                       # Number of instructions simulated
sim_ops                                       5366097                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       174592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       166400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        51648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             669504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        52544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst             33231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             83077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             33231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             83077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             33231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             83077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     13358838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     45327004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     13408685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     43200224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     13408685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     44762078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173814438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        33231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        33231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        33231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     13358838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     13408685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     13408685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40275901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13641301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13641301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13641301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            33231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            83077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            33231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            83077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            33231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            83077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     13358838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     45327004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     13408685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     43200224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     13408685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     44762078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187455739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        821                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 648640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   46080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  668160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                52544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    305                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    71                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              122                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3851577919                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.946534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.356898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.880865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4646     72.21%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1297     20.16%     92.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          264      4.10%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      1.59%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      0.68%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      0.48%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.17%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.12%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     238.928571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.870714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    699.929940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            37     88.10%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      7.14%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      2.38%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.114092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     40.48%     40.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      7.14%     47.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21     50.00%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    326472213                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               516503463                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   50675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     32212.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50962.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       168.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    173.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     418                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     342028.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    40.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27331920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14515875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                43354080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2740500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         301173600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            164593770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10515840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1053687180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       320926560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         97681170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2036721435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            528.768248                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3462821098                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     13020580                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     127646000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    316578074                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    835729584                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     248117869                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2310729813                       # Time in different power states
system.mem_ctrls_1.actEnergy                 18628260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9901155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                29009820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1017900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         290724720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            133553280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14143200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       826007520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       391680480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        205526880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1920195615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            498.516122                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3519348810                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     23644207                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     123430000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    690677670                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1020001854                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     182714289                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1811353900                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3851831920                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              11                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          6                       # Number of instructions committed
system.cpu0.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           5                       # number of integer instructions
system.cpu0.num_fp_insts                            4                       # number of float instructions
system.cpu0.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        11                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         7                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            19986                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          378.616344                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             400355                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            19986                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.031772                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1422333483942                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.231514                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   378.384831                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000603                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.985377                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2802468                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2802468                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       311189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         311189                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       132124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        132124                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       443313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          443313                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       443313                       # number of overall hits
system.cpu0.dcache.overall_hits::total         443313                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18386                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         1984                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1984                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20365                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20370                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    632115386                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    632115386                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     73423952                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     73423952                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    705539338                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    705539338                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    705539338                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    705539338                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       329570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       329575                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       134108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       134108                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus0.data       463678                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       463683                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       463678                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       463683                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.055773                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055787                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.014794                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014794                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043921                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043931                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.043921                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043931                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34389.608074                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34380.255956                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37008.040323                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37008.040323                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34644.701105                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34636.197251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34644.701105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34636.197251                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         3182                       # number of writebacks
system.cpu0.dcache.writebacks::total             3182                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        18381                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        18381                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         1984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1984                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        20365                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        20365                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        20365                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        20365                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    601492640                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    601492640                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     70118608                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     70118608                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    671611248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    671611248                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    671611248                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    671611248                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.055773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.055772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.043921                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043920                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.043921                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043920                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32723.608074                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32723.608074                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35342.040323                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35342.040323                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32978.701105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32978.701105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32978.701105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32978.701105                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2642                       # number of replacements
system.cpu0.icache.tags.tagsinuse          480.326037                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             306376                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2642                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           115.963664                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.270269                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   480.055768                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000528                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.937609                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.938137                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10903949                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10903949                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst            8                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1359443                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1359451                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst            8                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1359443                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1359451                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst            8                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1359443                       # number of overall hits
system.cpu0.icache.overall_hits::total        1359451                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3149                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3147                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3149                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3147                       # number of overall misses
system.cpu0.icache.overall_misses::total         3149                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    142866164                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    142866164                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    142866164                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    142866164                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    142866164                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    142866164                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1362590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1362600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst           10                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1362590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1362600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           10                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1362590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1362600                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002310                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.200000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002310                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.200000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002310                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45397.573562                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45368.740553                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45397.573562                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45368.740553                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45397.573562                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45368.740553                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2642                       # number of writebacks
system.cpu0.icache.writebacks::total             2642                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3147                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3147                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3147                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3147                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3147                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3147                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    137623262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    137623262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    137623262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    137623262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    137623262                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    137623262                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002310                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002310                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002310                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002310                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002310                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002310                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43731.573562                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43731.573562                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43731.573562                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43731.573562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43731.573562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43731.573562                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3851831920                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              11                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          6                       # Number of instructions committed
system.cpu1.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_fp_insts                            4                       # number of float instructions
system.cpu1.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        11                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         7                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            19990                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          378.614380                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             400396                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            19990                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.029815                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1422336094564                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.231692                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   378.382688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000603                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.985372                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2803024                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2803024                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       311263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         311263                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       132138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        132138                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       443401                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          443401                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       443401                       # number of overall hits
system.cpu1.dcache.overall_hits::total         443401                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18390                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1984                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1984                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20369                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20374                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    625252299                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    625252299                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     73734661                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     73734661                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    698986960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    698986960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    698986960                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    698986960                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       329648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       329653                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       134122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       134122                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::switch_cpus1.data       463770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       463775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       463770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       463775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.055772                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055786                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.014793                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014793                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.043920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.043931                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.043920                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043931                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34008.827794                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33999.581240                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 37164.647681                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37164.647681                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34316.213854                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34307.792284                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34316.213854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34307.792284                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         3177                       # number of writebacks
system.cpu1.dcache.writebacks::total             3177                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        18385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        18385                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1984                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1984                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        20369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        20369                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20369                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    594622889                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    594622889                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     70429317                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     70429317                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    665052206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    665052206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    665052206                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    665052206                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.043920                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043920                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.043920                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043920                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32342.827794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32342.827794                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 35498.647681                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35498.647681                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 32650.213854                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32650.213854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 32650.213854                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32650.213854                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             2642                       # number of replacements
system.cpu1.icache.tags.tagsinuse          480.203188                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             306376                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2642                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           115.963664                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.270718                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   479.932470                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000529                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.937368                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937897                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10907605                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10907605                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst            8                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1359900                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1359908                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst            8                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1359900                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1359908                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst            8                       # number of overall hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1359900                       # number of overall hits
system.cpu1.icache.overall_hits::total        1359908                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3147                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3149                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3147                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3149                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3147                       # number of overall misses
system.cpu1.icache.overall_misses::total         3149                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    148509739                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    148509739                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    148509739                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    148509739                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    148509739                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    148509739                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1363047                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1363057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst           10                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1363047                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1363057                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst           10                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1363047                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1363057                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002309                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002310                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.200000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002309                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002310                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.200000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002309                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002310                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47190.892596                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47160.920610                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47190.892596                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47160.920610                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47190.892596                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47160.920610                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         2642                       # number of writebacks
system.cpu1.icache.writebacks::total             2642                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3147                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3147                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3147                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3147                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3147                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3147                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    143266837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    143266837                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    143266837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    143266837                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    143266837                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    143266837                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002309                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002309                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002309                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002309                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45524.892596                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45524.892596                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45524.892596                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45524.892596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45524.892596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45524.892596                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3851831920                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              11                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          6                       # Number of instructions committed
system.cpu2.committedOps                            7                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     4                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_fp_insts                            4                       # number of float instructions
system.cpu2.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  4                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        11                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2     28.57%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     28.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     42.86%     71.43% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     71.43% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     28.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         7                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            19983                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          378.619796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             400340                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            19983                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.034029                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1422334654307                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.230770                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   378.389025                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985388                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985989                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2802381                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2802381                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       311179                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         311179                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       132123                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        132123                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       443302                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          443302                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       443302                       # number of overall hits
system.cpu2.dcache.overall_hits::total         443302                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18378                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18383                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         1984                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1984                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20362                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20367                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20362                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20367                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    631644741                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    631644741                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     71693811                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     71693811                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    703338552                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    703338552                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    703338552                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    703338552                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       329557                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       329562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       134107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       134107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::switch_cpus2.data       463664                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       463669                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       463664                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       463669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.055766                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.055780                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.014794                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014794                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.043915                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043926                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.043915                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043926                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34369.612635                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34360.264429                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36135.993448                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36135.993448                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34541.722424                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34533.242598                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34541.722424                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34533.242598                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         3184                       # number of writebacks
system.cpu2.dcache.writebacks::total             3184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        18378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        18378                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         1984                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1984                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        20362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        20362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        20362                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        20362                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    601026993                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    601026993                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     68388467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     68388467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    669415460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    669415460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    669415460                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    669415460                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.055766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055765                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.014794                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.014794                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.043915                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043915                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.043915                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043915                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 32703.612635                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32703.612635                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 34469.993448                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34469.993448                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32875.722424                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32875.722424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32875.722424                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32875.722424                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             2642                       # number of replacements
system.cpu2.icache.tags.tagsinuse          480.311523                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             306376                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2642                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           115.963664                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.269880                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   480.041643                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000527                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.937581                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938108                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10902813                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10902813                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst            8                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1359301                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1359309                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst            8                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1359301                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1359309                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst            8                       # number of overall hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1359301                       # number of overall hits
system.cpu2.icache.overall_hits::total        1359309                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         3147                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3149                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         3147                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3149                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         3147                       # number of overall misses
system.cpu2.icache.overall_misses::total         3149                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    145321015                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    145321015                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    145321015                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    145321015                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    145321015                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    145321015                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1362448                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1362458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst           10                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1362448                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1362458                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           10                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1362448                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1362458                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002310                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002311                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.200000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002310                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002311                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.200000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002310                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002311                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46177.634255                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46148.305811                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46177.634255                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46148.305811                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46177.634255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46148.305811                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         2642                       # number of writebacks
system.cpu2.icache.writebacks::total             2642                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         3147                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3147                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         3147                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3147                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         3147                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3147                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    140078113                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    140078113                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    140078113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    140078113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    140078113                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    140078113                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.002310                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002310                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.002310                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002310                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.002310                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002310                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44511.634255                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44511.634255                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44511.634255                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44511.634255                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44511.634255                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44511.634255                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      9235                       # number of replacements
system.l2.tags.tagsinuse                  3737.411117                       # Cycle average of tags in use
system.l2.tags.total_refs                       31436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.404006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      299.555112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.064860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         4.824510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.226736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         4.999993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.124286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         4.667918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   281.123849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   836.756090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   303.611241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   845.459908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   294.730748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   860.265866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.073134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.068634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.204286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.074124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.206411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.071956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.210026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.912454                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2544                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.974365                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1120770                       # Number of tag accesses
system.l2.tags.data_accesses                  1120770                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         9543                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9543                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7926                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data         1591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4819                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2343                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         2340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         2340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7023                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data        16046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        16166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        16043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48255                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2343                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        17637                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        17769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         2340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        17668                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60097                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2343                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        17637                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2340                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        17769                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         2340                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        17668                       # number of overall hits
system.l2.overall_hits::total                   60097                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data          393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1133                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2424                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         2335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         2219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         2335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6904                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          807                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2600                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          807                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2694                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10461                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu0.data                 5                       # number of overall misses
system.l2.overall_misses::cpu1.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 2                       # number of overall misses
system.l2.overall_misses::cpu2.data                 5                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          804                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2728                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          807                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2600                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          807                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2694                       # number of overall misses
system.l2.overall_misses::total                 10461                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data     37266754                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     37359217                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     34931855                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     109557826                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst     88689510                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst     94388063                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst     91200172                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    274277745                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data    274536808                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data    265534577                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data    274096984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    814168369                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     88689510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    311803562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     94388063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    302893794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     91200172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    309028839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1198003940                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     88689510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    311803562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     94388063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    302893794                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     91200172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    309028839                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1198003940                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         9543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9543                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7926                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         1984                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         3147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        18381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data        18385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        18378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst         3147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        20365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        20369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         3147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        20362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70558                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        20365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        20369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         3147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        20362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70558                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.198085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.192036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.180948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.190356                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.255481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.256435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.256435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.256589                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.127033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.120696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.127054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.125165                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.255481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.133955                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.256435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.127645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.256435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.132305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.148261                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.255481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.133955                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.256435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.127645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.256435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.132305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.148261                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94826.346056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 98055.687664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 97303.217270                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96697.110327                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 110310.335821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 116961.664188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 113011.365551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113150.884901                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 117574.650107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 119664.072555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 117386.288651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117927.052289                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 110310.335821                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114297.493402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 116961.664188                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 116497.613077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 113011.365551                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 114710.036748                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114520.976962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 110310.335821                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114297.493402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 116961.664188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 116497.613077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 113011.365551                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 114710.036748                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114520.976962                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  821                       # number of writebacks
system.l2.writebacks::total                       821                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1026                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1026                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1133                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2418                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data         2335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data         2219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data         2335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6889                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10440                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10440                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     30543906                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     30846014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     28793106                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90183026                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst     74953875                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst     80613089                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst     77413418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    232980382                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data    234681532                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data    227665469                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data    234246498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    696593499                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     74953875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    265225438                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     80613089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    258511483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     77413418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    263039604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1019756907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     74953875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    265225438                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     80613089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    258511483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     77413418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    263039604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1019756907                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.198085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.192036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.180948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.190356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.255481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.256435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.256435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.255954                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.127033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.120696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.127054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124893                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.255481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.133955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.256435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.127645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.256435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.132305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.255481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.133955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.256435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.127645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.256435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.132305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147963                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77719.862595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 80960.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 80203.637883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79596.669020                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 93226.212687                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 99892.303594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 95927.407683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96352.515302                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 100506.009422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 102598.228481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 100319.699358                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101116.780229                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93226.212687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 97223.401026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99892.303594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 99427.493462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95927.407683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97639.051225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97677.864655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93226.212687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 97223.401026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99892.303594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 99427.493462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95927.407683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97639.051225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97677.864655                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         16172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          821                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4890                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1133                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       722048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       722048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  722048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10461                       # Request fanout histogram
system.membus.reqLayer6.occupancy            27443976                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56914150                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON   3851831920                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                 4624035                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts            1000000                       # Number of instructions committed
system.switch_cpus0.committedOps              1788591                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1467471                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        489091                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              47757                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        92801                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1467471                       # number of integer instructions
system.switch_cpus0.num_fp_insts               489091                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3092446                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1034490                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       810289                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       437715                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads       634870                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       342621                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs               463650                       # number of memory refs
system.switch_cpus0.num_load_insts             329542                       # Number of load instructions
system.switch_cpus0.num_store_insts            134108                       # Number of store instructions
system.switch_cpus0.num_idle_cycles         12.004768                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4624022.995232                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999997                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000003                       # Percentage of idle cycles
system.switch_cpus0.Branches                   155933                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         9302      0.52%      0.52% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1052550     58.85%     59.37% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             312      0.02%     59.39% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         262716     14.69%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     74.07% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             61      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          180343     10.08%     84.16% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         108968      6.09%     90.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       149199      8.34%     98.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        25140      1.41%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1788591                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON   3851831920                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                 4624034                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts            1000314                       # Number of instructions committed
system.switch_cpus1.committedOps              1789034                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1467743                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        489332                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              47759                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        92813                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1467743                       # number of integer instructions
system.switch_cpus1.num_fp_insts               489332                       # number of float instructions
system.switch_cpus1.num_int_register_reads      3093008                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1034676                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       810760                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       437939                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads       634960                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       342711                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs               463742                       # number of memory refs
system.switch_cpus1.num_load_insts             329620                       # Number of load instructions
system.switch_cpus1.num_store_insts            134122                       # Number of store instructions
system.switch_cpus1.num_idle_cycles         12.004766                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      4624021.995234                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.999997                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.000003                       # Percentage of idle cycles
system.switch_cpus1.Branches                   155947                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         9302      0.52%      0.52% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1052768     58.85%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             312      0.02%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         262849     14.69%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             61      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          180366     10.08%     84.16% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         108973      6.09%     90.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead       149254      8.34%     98.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        25149      1.41%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1789034                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON   3851831920                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                 4624034                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts             999903                       # Number of instructions committed
system.switch_cpus2.committedOps              1788451                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1467402                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        489007                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              47757                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        92798                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1467402                       # number of integer instructions
system.switch_cpus2.num_fp_insts               489007                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3092319                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1034434                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       810112                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       437638                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads       634841                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes       342593                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs               463636                       # number of memory refs
system.switch_cpus2.num_load_insts             329529                       # Number of load instructions
system.switch_cpus2.num_store_insts            134107                       # Number of store instructions
system.switch_cpus2.num_idle_cycles         12.004766                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      4624021.995234                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999997                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000003                       # Percentage of idle cycles
system.switch_cpus2.Branches                   155930                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         9302      0.52%      0.52% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1052469     58.85%     59.37% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             312      0.02%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         262671     14.69%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     74.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             61      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     74.08% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          180336     10.08%     84.16% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         108968      6.09%     90.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead       149193      8.34%     98.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        25139      1.41%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1788451                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       138443                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        67885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4550                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4550                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1425819643920                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             64606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7926                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5952                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5952                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9447                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55159                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        60726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        60738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        60717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                209001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       370624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       370624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1507264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       370624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1507264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5633728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9235                       # Total snoops (count)
system.tol2bus.snoopTraffic                     52544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79793                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75243     94.30%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4550      5.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79793                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144408880                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7869345                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50912103                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7866849                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          50913779                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           7868513                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          50902942                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.371830                       # Number of seconds simulated
sim_ticks                                371829600310                       # Number of ticks simulated
final_tick                               1797649244230                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 506065                       # Simulator instruction rate (inst/s)
host_op_rate                                   924952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              619289916                       # Simulator tick rate (ticks/s)
host_mem_usage                                3474300                       # Number of bytes of host memory used
host_seconds                                   600.41                       # Real time elapsed on the host
sim_insts                                   303847779                       # Number of instructions simulated
sim_ops                                     555352857                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.inst      1947200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     14193664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1781312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     13199488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1837760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     13466048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46425472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1947200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1781312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1837760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5566272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8099968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8099968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        30425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       221776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        27833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       206242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        28715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       210407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              725398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5236807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     38172496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      4790668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     35498755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4942479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     36215643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124856848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5236807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      4790668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4942479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14969954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21784086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21784086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21784086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5236807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     38172496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      4790668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     35498755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4942479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     36215643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146640934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      725398                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126562                       # Number of write requests accepted
system.mem_ctrls.readBursts                    725398                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               44318848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2106624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7911552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                46425472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8099968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32916                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             70146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13480                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  371829675280                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                725398                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  645308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       421275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.981418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.462708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.135418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       263986     62.66%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       109246     25.93%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26293      6.24%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10653      2.53%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5000      1.19%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2533      0.60%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1424      0.34%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          805      0.19%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1335      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       421275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.624250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.696281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.045654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            491      6.85%      6.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1253     17.48%     24.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2275     31.74%     56.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1687     23.54%     79.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          793     11.06%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          345      4.81%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          158      2.20%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           65      0.91%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           51      0.71%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           19      0.27%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           11      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            9      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.248221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.218347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2716     37.90%     37.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              187      2.61%     40.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4061     56.66%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.50%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.29%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7167                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18303747320                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31287784820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3462410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26432.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45182.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       119.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   323608                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71216                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.61                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     436440.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1713907020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                910951800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2793182280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              406142100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         29800820400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          14094290250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            888657120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    114995864100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     28364908320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5330118075                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           199309668015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            530.528102                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         338971431495                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    924840310                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   12494564000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16067396389                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  73031301304                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19438695126                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 249872803181                       # Time in different power states
system.mem_ctrls_1.actEnergy               1339963800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                712203855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2223503100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              242902260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29498417520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13149886320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1058064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     99393267210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     34598327520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11241173490                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           193471579845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            514.984725                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         340534927385                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1467818830                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   12384306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  35299562271                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  89080211820                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   17440759306                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 216156942083                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                 102                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2058050                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45230452                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2058434                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.973234                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data          384                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        285531314                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       285531314                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     31297123                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31297123                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     13890371                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13890371                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     45187494                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45187494                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     45187494                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45187494                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1842741                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1842741                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       215309                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       215309                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2058050                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2058050                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2058050                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2058050                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57516882374                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57516882374                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   7229983516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7229983516                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64746865890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64746865890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64746865890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64746865890                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     33139864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     33139864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     14105680                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14105680                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     47245544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     47245544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     47245544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     47245544                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.055605                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055605                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.015264                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015264                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.043561                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043561                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31212.678490                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31212.678490                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33579.569437                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33579.569437                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31460.297801                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31460.297801                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31460.297801                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31460.297801                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       360432                       # number of writebacks
system.cpu0.dcache.writebacks::total           360432                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1842741                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1842741                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       215309                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       215309                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      2058050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2058050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      2058050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2058050                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  54446875868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54446875868                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   6871278722                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6871278722                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  61318154590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61318154590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  61318154590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61318154590                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.055605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.055605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.015264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015264                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.043561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.043561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29546.678490                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29546.678490                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 31913.569437                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31913.569437                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29794.297801                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29794.297801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29794.297801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29794.297801                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           210932                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.923587                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          135784324                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           211444                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           642.176293                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1436315186523                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.923587                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999851                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1079748425                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1079748425                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    134731249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      134731249                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    134731249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       134731249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    134731249                       # number of overall hits
system.cpu0.icache.overall_hits::total      134731249                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       210937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       210937                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       210937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        210937                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       210937                       # number of overall misses
system.cpu0.icache.overall_misses::total       210937                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   7357922320                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7357922320                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   7357922320                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7357922320                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   7357922320                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7357922320                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    134942186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    134942186                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    134942186                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    134942186                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    134942186                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    134942186                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001563                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001563                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 34882.084793                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 34882.084793                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 34882.084793                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 34882.084793                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 34882.084793                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 34882.084793                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       210932                       # number of writebacks
system.cpu0.icache.writebacks::total           210932                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       210937                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       210937                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       210937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       210937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       210937                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       210937                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   7006501278                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7006501278                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   7006501278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7006501278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   7006501278                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7006501278                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001563                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001563                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001563                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001563                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33216.084793                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33216.084793                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 33216.084793                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33216.084793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 33216.084793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33216.084793                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls                 102                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON   371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2068064                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45442885                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2068448                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            21.969556                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data          384                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        286875728                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       286875728                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31444476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31444476                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     13955404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13955404                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     45399880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45399880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     45399880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45399880                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1851625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1851625                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       216439                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       216439                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2068064                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2068064                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2068064                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2068064                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  56290200743                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  56290200743                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   7235033162                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7235033162                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  63525233905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  63525233905                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  63525233905                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  63525233905                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     33296101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33296101                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     14171843                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14171843                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     47467944                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47467944                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     47467944                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47467944                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.055611                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.055611                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.015272                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015272                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.043568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.043568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.043568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.043568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30400.432454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30400.432454                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33427.585426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33427.585426                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30717.247583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30717.247583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30717.247583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30717.247583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       360964                       # number of writebacks
system.cpu1.dcache.writebacks::total           360964                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1851625                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1851625                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       216439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216439                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2068064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2068064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2068064                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2068064                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  53205393493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  53205393493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   6874445788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6874445788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  60079839281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60079839281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  60079839281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60079839281                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.015272                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015272                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.043568                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043568                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.043568                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043568                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28734.432454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28734.432454                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31761.585426                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31761.585426                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29051.247583                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29051.247583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29051.247583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29051.247583                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           211625                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.923584                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          136403933                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           212137                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           642.999255                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1436316212779                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.923584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1084707878                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1084707878                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    135350401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      135350401                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    135350401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       135350401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    135350401                       # number of overall hits
system.cpu1.icache.overall_hits::total      135350401                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       211630                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       211630                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       211630                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        211630                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       211630                       # number of overall misses
system.cpu1.icache.overall_misses::total       211630                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   7194214496                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7194214496                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   7194214496                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7194214496                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   7194214496                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7194214496                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    135562031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    135562031                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    135562031                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    135562031                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    135562031                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    135562031                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001561                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001561                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 33994.303719                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33994.303719                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 33994.303719                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33994.303719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 33994.303719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33994.303719                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       211625                       # number of writebacks
system.cpu1.icache.writebacks::total           211625                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       211630                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       211630                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       211630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       211630                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       211630                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       211630                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   6841638916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6841638916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   6841638916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6841638916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   6841638916                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6841638916                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001561                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001561                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001561                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001561                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32328.303719                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32328.303719                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 32328.303719                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32328.303719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 32328.303719                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32328.303719                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock               13328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls                 102                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON   371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2066561                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                 384                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45409933                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2066945                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.969589                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data          384                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        286667753                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       286667753                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31421430                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31421430                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13945541                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13945541                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     45366971                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        45366971                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     45366971                       # number of overall hits
system.cpu2.dcache.overall_hits::total       45366971                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1850298                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1850298                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       216263                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       216263                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2066561                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2066561                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2066561                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2066561                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  56483967372                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  56483967372                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   7170584785                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7170584785                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  63654552157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  63654552157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  63654552157                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  63654552157                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     33271728                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     33271728                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     14161804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14161804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     47433532                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     47433532                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     47433532                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     47433532                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.055612                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.055612                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.015271                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.015271                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.043568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.043568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043568                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30526.956940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30526.956940                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33156.780332                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33156.780332                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30802.164638                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30802.164638                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30802.164638                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30802.164638                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       363629                       # number of writebacks
system.cpu2.dcache.writebacks::total           363629                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1850298                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1850298                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       216263                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       216263                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2066561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2066561                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2066561                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2066561                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  53401370904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53401370904                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   6810290627                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6810290627                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  60211661531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  60211661531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  60211661531                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  60211661531                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.055612                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055612                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.015271                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015271                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.043568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.043568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28860.956940                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28860.956940                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 31490.780332                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31490.780332                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29136.164638                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29136.164638                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29136.164638                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29136.164638                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           211432                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.923583                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          136304463                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           211944                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           643.115460                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1436314781685                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.923583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999851                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1083915181                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1083915181                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    135251530                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      135251530                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    135251530                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       135251530                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    135251530                       # number of overall hits
system.cpu2.icache.overall_hits::total      135251530                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       211438                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       211438                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       211438                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        211438                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       211438                       # number of overall misses
system.cpu2.icache.overall_misses::total       211438                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   7284352593                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   7284352593                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   7284352593                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   7284352593                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   7284352593                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   7284352593                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    135462968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    135462968                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    135462968                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    135462968                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    135462968                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    135462968                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001561                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001561                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001561                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001561                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001561                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001561                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 34451.482671                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34451.482671                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 34451.482671                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34451.482671                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 34451.482671                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34451.482671                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       211432                       # number of writebacks
system.cpu2.icache.writebacks::total           211432                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       211438                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       211438                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       211438                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       211438                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       211438                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       211438                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   6932098551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6932098551                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   6932098551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6932098551                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   6932098551                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6932098551                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001561                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001561                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001561                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001561                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 32785.490550                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32785.490550                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 32785.490550                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32785.490550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 32785.490550                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32785.490550                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    984527                       # number of replacements
system.l2.tags.tagsinuse                  4094.990466                       # Cycle average of tags in use
system.l2.tags.total_refs                    12658626                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    988623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.804301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1435844892000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      657.029163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.026698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.115691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.144428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.086988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   102.412347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1052.272587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    98.217431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1039.219969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   101.467577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1043.997587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.160408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.025003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.256902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.023979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.253716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.024772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.254882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999754                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 110211384                       # Number of tag accesses
system.l2.tags.data_accesses                110211384                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1085025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1085025                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       633989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           633989                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus0.data       181396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       183206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       183968                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                548570                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       180512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       183797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       182723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             547032                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1654878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1678616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1672186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5005680                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       180512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1836274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       183797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1861822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       182723                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1856154                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6101282                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       180512                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1836274                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       183797                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1861822                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       182723                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1856154                       # number of overall hits
system.l2.overall_hits::total                 6101282                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus0.data        33913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        33233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        32295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               99441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        30425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        27833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        28715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            86973                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       187863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       173009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       178112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          538984                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        30425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       221776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        27833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       206242                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        28715                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       210407                       # number of demand (read+write) misses
system.l2.demand_misses::total                 725398                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        30425                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       221776                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        27833                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       206242                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        28715                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       210407                       # number of overall misses
system.l2.overall_misses::total                725398                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus0.data   3155144937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   3123740004                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   3046724989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9325609930                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   3317479977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   3093566245                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   3203209037                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9614255259                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data  20861134707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  19182203215                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  19493666913                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59537004835                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   3317479977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  24016279644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   3093566245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  22305943219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   3203209037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  22540391902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78476870024                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   3317479977                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  24016279644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   3093566245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  22305943219                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   3203209037                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  22540391902                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78476870024                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1085025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1085025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       633989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       633989                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       215309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       216439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       216263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            648011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       210937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       211630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       211438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         634005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1842741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1851625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1850298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5544664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       210937                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2058050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       211630                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2068064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       211438                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2066561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6826680                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       210937                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2058050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       211630                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2068064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       211438                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2066561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6826680                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.157509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.153544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.149332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.153456                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.144237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.131517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.135808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.137180                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.101948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.093436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.096261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097208                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.144237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.107760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.131517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.099727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.135808                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.101815                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106259                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.144237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.107760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.131517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.099727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.135808                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.101815                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106259                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93036.444343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 93995.125448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 94340.454838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93780.331352                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 109037.961446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 111147.423742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 111551.768657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110542.987582                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 111044.403140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 110874.019357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 109446.117684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110461.544007                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 109037.961446                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 108290.706136                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 111147.423742                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 108154.222801                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 111551.768657                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 107127.576088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108184.569056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 109037.961446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 108290.706136                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 111147.423742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 108154.222801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 111551.768657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 107127.576088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108184.569056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               126562                       # number of writebacks
system.l2.writebacks::total                    126562                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       102841                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        102841                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        33913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        33233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        32295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          99441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst        30425                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        27833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        28715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        86973                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data       187863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data       173009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       178112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       538984                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        30425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       221776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        27833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       206242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        28715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       210407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            725398                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        30425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       221776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        27833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       206242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        28715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       210407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           725398                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   2574991226                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2555346348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   2494417367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7624754941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   2797836667                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst   2618215592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   2712788546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8128840805                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data  17651888863                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  16226870983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  16450680753                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50329440599                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   2797836667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  20226880089                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2618215592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  18782217331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2712788546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  18945098120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66083036345                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   2797836667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  20226880089                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2618215592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  18782217331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2712788546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  18945098120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66083036345                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.157509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.153544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.149332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.153456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.144237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.131517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.135808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.137180                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.101948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.093436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.096261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097208                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.144237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.107760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.131517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.099727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.135808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.101815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106259                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.144237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.107760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.131517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.099727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.135808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.101815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106259                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 75929.325804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 76891.834863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 77238.500294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76676.169196                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 91958.477141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 94068.752632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 94472.872924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93463.957837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 93961.497810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 93792.062742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 92361.439729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93378.357426                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91958.477141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91204.098230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94068.752632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91068.828517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94472.872924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90040.246380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91099.005436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91958.477141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91204.098230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94068.752632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91068.828517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94472.872924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90040.246380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91099.005436                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1450344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       724946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             625957                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126562                       # Transaction distribution
system.membus.trans_dist::CleanEvict           598384                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99441                       # Transaction distribution
system.membus.trans_dist::ReadExResp            99441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        625957                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2175742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2175742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2175742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54525440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     54525440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54525440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              725398                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2679538131                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3921661033                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               446374070                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts          100000000                       # Number of instructions committed
system.switch_cpus0.committedOps            182805833                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    154868572                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      43065087                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5048510                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     10247945                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           154868572                       # number of integer instructions
system.switch_cpus0.num_fp_insts             43065087                       # number of float instructions
system.switch_cpus0.num_int_register_reads    324668835                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    110727232                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     68660131                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38181619                       # number of times the floating registers were written
system.switch_cpus0.num_cc_register_reads     70161299                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     37087415                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs             47242504                       # number of memory refs
system.switch_cpus0.num_load_insts           33136848                       # Number of load instructions
system.switch_cpus0.num_store_insts          14105656                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles         446374070                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                 17018623                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass       960995      0.53%      0.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        111735023     61.12%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           27184      0.01%     61.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             1757      0.00%     61.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       22835025     12.49%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           3345      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        19455511     10.64%     84.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       11852374      6.48%     91.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     13681337      7.48%     98.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      2253282      1.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         182805833                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               446374071                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts          100460229                       # Number of instructions committed
system.switch_cpus1.committedOps            183656439                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    155591316                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      43262807                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5073183                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     10294888                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           155591316                       # number of integer instructions
system.switch_cpus1.num_fp_insts             43262807                       # number of float instructions
system.switch_cpus1.num_int_register_reads    326185954                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    111243192                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     68974239                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38357419                       # number of times the floating registers were written
system.switch_cpus1.num_cc_register_reads     70482305                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37253578                       # number of times the CC registers were written
system.switch_cpus1.num_mem_refs             47464888                       # number of memory refs
system.switch_cpus1.num_load_insts           33293069                       # Number of load instructions
system.switch_cpus1.num_store_insts          14171819                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles         446374071                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                 17098468                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass       965632      0.53%      0.53% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        112254521     61.12%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           27304      0.01%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             1757      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       22938981     12.49%     74.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           3356      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        19547698     10.64%     84.80% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       11908646      6.48%     91.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     13745371      7.48%     98.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      2263173      1.23%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         183656439                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 371829600310                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               446374055                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts          100387315                       # Number of instructions committed
system.switch_cpus2.committedOps            183524488                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    155481784                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      43228440                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5069625                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     10287829                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           155481784                       # number of integer instructions
system.switch_cpus2.num_fp_insts             43228440                       # number of float instructions
system.switch_cpus2.num_int_register_reads    325955203                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    111165717                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     68918478                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38326757                       # number of times the floating registers were written
system.switch_cpus2.num_cc_register_reads     70433583                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     37228178                       # number of times the CC registers were written
system.switch_cpus2.num_mem_refs             47430480                       # number of memory refs
system.switch_cpus2.num_load_insts           33268700                       # Number of load instructions
system.switch_cpus2.num_store_insts          14161780                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles         446374055                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.Branches                 17086625                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       964878      0.53%      0.53% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        112176226     61.12%     61.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           27280      0.01%     61.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv             1757      0.00%     61.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       22920514     12.49%     74.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     74.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     74.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     74.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     74.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           3353      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        19534017     10.64%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       11900448      6.48%     91.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     13734683      7.48%     98.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      2261332      1.23%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         183524488                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     13653344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6826664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         362422                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       362422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371829600310                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6178668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1211587                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       633989                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5965615                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           648011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          648011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        634005                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5544664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       632806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6174150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       634885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6204192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       634307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6199683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20480023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     26999616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    154782848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     27088320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155457792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     27063616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    155532160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              546924352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          984527                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8099968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7811207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.210345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7448785     95.36%     95.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 362422      4.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7811207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14237112876                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         527377003                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5144788358                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         529070538                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5169666080                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         528605703                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        5165945027                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
