[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 92 products, 29 sources, 4 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/src/main/scala/lab11/PipelinedCPU/StageRegister/Reg_IF.scala, ${BASE}/src/main/scala/lab11/Bus/AXIWriteBus.scala, ${BASE}/src/main/scala/lab11/Bus/AXILiteXBar.scala, ${BASE}/src/main/scala/lab11/top.scala, ${BASE}/src/main/scala/lab11/Bus/AXIReadBus.scala, ${BASE}/src/main/scala/lab11/Memory/DataMem.scala, ${BASE}/src/main/scala/lab11/AXI/Axi4Defs.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/Path_IF.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/Controller/Controller.scala, ${BASE}/src/main/scala/lab11/DMA/DMA.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/Path_WB.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/PiplinedCPU.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/DatapathComponent/RegFile.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/DatapathComponent/BranchComp.scala, ${BASE}/src/main/scala/lab11/Bus/AXISlaveReadMux.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/StageRegister/Reg_ID.scala, ${BASE}/src/main/scala/lab11/Memory/Mem_IF_Defs.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/Path_ID.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/StageRegister/Reg_WB.scala, ${BASE}/src/main/scala/lab11/Memory/InstMem.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/DatapathComponent/ImmGen.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/RiscvDefs.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/StageRegister/Reg_MEM.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/Path_EXE.scala, ${BASE}/src/main/scala/lab11/Bus/AXISlaveWriteMux.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/StageRegister/Reg_EXE.scala, ${BASE}/src/main/scala/lab11/top_SoC.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/Path_MEM.scala, ${BASE}/src/main/scala/lab11/PipelinedCPU/DatapathModule/DatapathComponent/ALU.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
