Analysis & Synthesis report for skeleton
Fri Oct 27 14:36:38 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated
 12. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "processor:my_processor|alu:alu2"
 15. Port Connectivity Checks: "processor:my_processor|dffe_ref:pc_1"
 16. Port Connectivity Checks: "processor:my_processor|alu:alu_1"
 17. Port Connectivity Checks: "processor:my_processor|sx:sx_1"
 18. Port Connectivity Checks: "processor:my_processor|opcode_convert:op1"
 19. Port Connectivity Checks: "processor:my_processor"
 20. Port Connectivity Checks: "dmem:my_dmem"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 27 14:36:38 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; dffe.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dffe.v                     ;         ;
; help_function.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/help_function.v            ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v                 ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/regfile.v                  ;         ;
; processor.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v                ;         ;
; dmem.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dmem.v                     ;         ;
; alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/alu.v                      ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_q3b1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf     ;         ;
; ./mif_outputs/basic_test.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/mif_outputs/basic_test.mif ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 6     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 6     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |skeleton                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |skeleton           ; skeleton    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |skeleton|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; processor:my_processor|dffe_ref:pc_1|q ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 1  ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------+
; Parameter Name                     ; Value                        ; Type                  ;
+------------------------------------+------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped               ;
; OPERATION_MODE                     ; ROM                          ; Untyped               ;
; WIDTH_A                            ; 32                           ; Signed Integer        ;
; WIDTHAD_A                          ; 12                           ; Signed Integer        ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer        ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped               ;
; WIDTH_B                            ; 1                            ; Untyped               ;
; WIDTHAD_B                          ; 1                            ; Untyped               ;
; NUMWORDS_B                         ; 1                            ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped               ;
; BYTE_SIZE                          ; 8                            ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped               ;
; INIT_FILE                          ; ./mif_outputs/basic_test.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped               ;
; ENABLE_ECC                         ; FALSE                        ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_q3b1              ; Untyped               ;
+------------------------------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:alu2"                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_operandA        ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_operandA[31..12]" will be connected to GND. ;
; data_operandB[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; data_operandB[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; ctrl_ALUopcode       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; ctrl_shiftamt        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; data_result          ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_result[31..1]" have no fanouts                          ;
; isNotEqual           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; isLessThan           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; overflow             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|dffe_ref:pc_1"                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (12 bits) it drives.  The 11 most-significant bit(s) in the port expression will be connected to GND. ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:alu_1"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isNotEqual ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|sx:sx_1"                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; output_immediate ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (17 bits) it drives; bit(s) "output_immediate[31..17]" have no fanouts               ;
; immediate        ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "immediate[16..16]" will be connected to GND. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|opcode_convert:op1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Rwd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_dmem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wren         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dmem:my_dmem"                                                                                                                                                 ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type    ; Severity         ; Details                                                                                                                                      ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address      ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; data         ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; wren         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; q            ; Output  ; Info             ; Explicitly unconnected                                                                                                                       ;
; write_enable ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Oct 27 14:36:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dffe.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file help_function.v
    Info (12023): Found entity 1: opcode_convert File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/help_function.v Line: 1
    Info (12023): Found entity 2: sx File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/help_function.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dmem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at processor.v(155): created implicit net for "pc" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 155
Warning (10236): Verilog HDL Implicit Net warning at processor.v(156): created implicit net for "isNotEqual_2" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 156
Warning (10236): Verilog HDL Implicit Net warning at processor.v(156): created implicit net for "isLessThan_2" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 156
Warning (10236): Verilog HDL Implicit Net warning at processor.v(156): created implicit net for "overflow_2" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 156
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif_outputs/basic_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q3b1.tdf
    Info (12023): Found entity 1: altsyncram_q3b1 File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q3b1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 47
Warning (10034): Output port "q" at dmem.v(9) has no driver File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/dmem.v Line: 9
Warning (12158): Entity "dmem" contains only dangling pins File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 47
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 65
Warning (10240): Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/regfile.v Line: 14
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at processor.v(95): object "zeros" assigned a value but never read File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at processor.v(114): object "ctrl_readA" assigned a value but never read File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at processor.v(114): object "ctrl_readB" assigned a value but never read File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 114
Warning (10230): Verilog HDL assignment warning at processor.v(105): truncated value with size 17 to match size of target (16) File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 105
Warning (10230): Verilog HDL assignment warning at processor.v(141): truncated value with size 32 to match size of target (5) File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 141
Warning (10034): Output port "ctrl_readRegA" at processor.v(89) has no driver File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 89
Warning (10034): Output port "ctrl_readRegB" at processor.v(89) has no driver File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 89
Info (12128): Elaborating entity "opcode_convert" for hierarchy "processor:my_processor|opcode_convert:op1" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 110
Info (12128): Elaborating entity "sx" for hierarchy "processor:my_processor|sx:sx_1" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 127
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:alu_1" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/alu.v Line: 25
Info (12128): Elaborating entity "dffe_ref" for hierarchy "processor:my_processor|dffe_ref:pc_1" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 155
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "processor:my_processor|address_imem[11]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[10]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[9]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[8]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[7]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[6]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[5]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[4]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[3]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[2]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
    Warning (12110): Net "processor:my_processor|address_imem[1]" is missing source, defaulting to GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/processor.v Line: 78
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[0]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 35
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[1]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 57
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[2]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 79
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[3]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 101
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[4]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 123
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[5]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 145
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[6]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 167
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[7]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 189
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[8]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 211
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[9]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 233
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[10]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 255
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[11]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 277
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[12]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 299
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[13]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 321
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[14]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 343
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[15]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 365
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[16]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 387
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[17]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 409
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[18]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 431
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[19]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 453
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[20]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 475
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[21]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 497
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[22]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 519
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[23]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 541
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[24]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 563
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[25]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 585
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[26]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 607
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[27]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 629
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[28]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 651
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[29]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 673
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[30]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 695
        Warning (14320): Synthesized away node "imem:my_imem|altsyncram:altsyncram_component|altsyncram_q3b1:auto_generated|q_a[31]" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/db/altsyncram_q3b1.tdf Line: 717
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "imem_clock" is stuck at GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 21
    Warning (13410): Pin "dmem_clock" is stuck at GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 21
    Warning (13410): Pin "processor_clock" is stuck at GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 21
    Warning (13410): Pin "regfile_clock" is stuck at GND File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 21
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 13
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Sadcard/LEGACY/Work Zone/ECE550/project/checkpoint_4/skeleton.v Line: 13
Info (21057): Implemented 6 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 4 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Fri Oct 27 14:36:38 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


