Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:42:19 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   233 |
|    Minimum number of control sets                        |   233 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   233 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   215 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           42 |
| Yes          | No                    | No                     |            6727 |         1577 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------+--------------------+------------------+----------------+
| Clock Signal |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm1/out[1]_i_1__5_n_0              |                    |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                  |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                  |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                  |                    |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                  |                    |                2 |              3 |
|  clk         | fsm2/out[2]_i_1_n_0                 |                    |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                  |                    |                3 |              3 |
|  clk         | fsm6/fsm6_write_en                  |                    |                1 |              3 |
|  clk         | fsm/fsm_write_en                    |                    |                1 |              3 |
|  clk         | fsm4/E[0]                           |                    |                2 |              4 |
|  clk         | fsm5/j2_0_write_en                  | fsm5/done_reg_0    |                2 |              4 |
|  clk         | fsm1/i00_write_en                   | i00/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm/E[0]                            |                    |                3 |              4 |
|  clk         | fsm5/j_0_write_en                   | j_0/out[3]_i_1_n_0 |                2 |              4 |
|  clk         | fsm7/E[0]                           |                    |                3 |              4 |
|  clk         | fsm3/fsm3_write_en                  |                    |                2 |              4 |
|  clk         | fsm8/i01_write_en                   | i01/out[3]_i_1_n_0 |                1 |              4 |
|  clk         | fsm8/i0_write_en                    | fsm8/done_reg      |                2 |              4 |
|  clk         | fsm3/out_reg[3]_49                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_5                   |                    |               28 |             32 |
|  clk         | fsm3/out_reg[3]_44                  |                    |               25 |             32 |
|  clk         | fsm3/out_reg[3]_6                   |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_48                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_47                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_46                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_45                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_40                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_7                   |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_8                   |                    |               26 |             32 |
|  clk         | fsm3/out_reg[3]_9                   |                    |               22 |             32 |
|  clk         | fsm3/t_0_write_en                   |                    |                4 |             32 |
|  clk         | fsm8/alpha__0_write_en              |                    |               10 |             32 |
|  clk         | fsm8/beta__0_write_en               |                    |                9 |             32 |
|  clk         | j2_0/out_reg[0]_16                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_17                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_18                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_30                  |                    |               21 |             32 |
|  clk         | fsm3/out_reg[3]_19                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[3]_2                   |                    |               27 |             32 |
|  clk         | fsm3/out_reg[3]_20                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_21                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_22                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[3]_23                  |                    |               25 |             32 |
|  clk         | fsm3/out_reg[3]_24                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_25                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_26                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_27                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_28                  |                    |               21 |             32 |
|  clk         | fsm3/out_reg[3]_29                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_3                   |                    |               25 |             32 |
|  clk         | fsm3/out_reg[3]_43                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_31                  |                    |               25 |             32 |
|  clk         | fsm3/out_reg[3]_32                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_33                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_34                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_35                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_36                  |                    |               21 |             32 |
|  clk         | fsm3/out_reg[3]_37                  |                    |               21 |             32 |
|  clk         | fsm3/out_reg[3]_38                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_39                  |                    |               23 |             32 |
|  clk         | fsm3/out_reg[3]_4                   |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_22                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[3]_41                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[3]_42                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[1]_23                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_10                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[1]_11                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_12                  |                    |               25 |             32 |
|  clk         | j2_0/out_reg[1]_13                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_14                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_15                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_16                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_17                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_18                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[1]_19                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_20                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_21                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_22                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_47                  |                    |               22 |             32 |
|  clk         | j2_0/out_reg[1]_24                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_25                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_26                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[1]_27                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[1]_28                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[1]_29                  |                    |               25 |             32 |
|  clk         | j2_0/out_reg[1]_30                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[1]_31                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[1]_32                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[1]_9                   |                    |               30 |             32 |
|  clk         | cond_stored5/A_sh_read0_0_write_en  |                    |               14 |             32 |
|  clk         | par_done_reg6/B_read0_0_write_en    |                    |               14 |             32 |
|  clk         | par_done_reg9/B_sh_read0_0_write_en |                    |               10 |             32 |
|  clk         | j2_0/out_reg[0]_33                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_20                  |                    |               25 |             32 |
|  clk         | j2_0/out_reg[0]_21                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[3]_14                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_23                  |                    |               30 |             32 |
|  clk         | j2_0/out_reg[0]_24                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_25                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_26                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_27                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_28                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_29                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_30                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_31                  |                    |               31 |             32 |
|  clk         | j2_0/out_reg[0]_32                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_19                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_34                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_35                  |                    |               26 |             32 |
|  clk         | j2_0/out_reg[0]_36                  |                    |               27 |             32 |
|  clk         | j2_0/out_reg[0]_37                  |                    |               29 |             32 |
|  clk         | j2_0/out_reg[0]_38                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_39                  |                    |               28 |             32 |
|  clk         | j2_0/out_reg[0]_40                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[0]_41                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_42                  |                    |               21 |             32 |
|  clk         | j2_0/out_reg[0]_43                  |                    |               24 |             32 |
|  clk         | j2_0/out_reg[0]_44                  |                    |               22 |             32 |
|  clk         | j2_0/out_reg[0]_45                  |                    |               23 |             32 |
|  clk         | j2_0/out_reg[0]_46                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[0]_39                  |                    |               22 |             32 |
|  clk         | fsm3/out_reg[0]_26                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[0]_27                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[0]_28                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[0]_29                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[0]_30                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[0]_31                  |                    |               32 |             32 |
|  clk         | fsm3/out_reg[0]_32                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[0]_33                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[0]_34                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[0]_35                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[0]_36                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[0]_37                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[0]_38                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[0]_25                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[0]_8                   |                    |               29 |             32 |
|  clk         | fsm3/out_reg[0]_9                   |                    |               30 |             32 |
|  clk         | fsm3/out_reg[1]_1                   |                    |               31 |             32 |
|  clk         | fsm3/out_reg[1]_10                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[1]_11                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[1]_12                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[1]_13                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[1]_14                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[1]_15                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[1]_16                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[1]_17                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[1]_18                  |                    |               32 |             32 |
|  clk         | fsm3/out_reg[0]_12                  |                    |               30 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en     |                    |                7 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en     |                    |               11 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en     |                    |                7 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en     |                    |                6 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en     |                    |                8 |             32 |
|  clk         | fsm/A_int_read0_0_write_en          |                    |               20 |             32 |
|  clk         | fsm/B_int_read0_0_write_en          |                    |               17 |             32 |
|  clk         | fsm2/C_i_j_0_write_en               |                    |                9 |             32 |
|  clk         | fsm3/A_j2_k_0_write_en              |                    |               32 |             32 |
|  clk         | fsm3/A_read0_0_write_en             |                    |               13 |             32 |
|  clk         | fsm3/B_i_k_0_write_en               |                    |               32 |             32 |
|  clk         | fsm3/out_reg[0]_10                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[0]_11                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[3]_17                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[0]_13                  |                    |               25 |             32 |
|  clk         | fsm3/out_reg[0]_14                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[0]_15                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[0]_16                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[0]_17                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[0]_18                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[0]_19                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[0]_20                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[0]_21                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[0]_22                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[0]_23                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[0]_24                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_4                   |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_22                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_23                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[2]_24                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_25                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_26                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[2]_27                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[2]_28                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_29                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_3                   |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_30                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_31                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_32                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_33                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[1]_2                   |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_5                   |                    |               27 |             32 |
|  clk         | fsm3/out_reg[2]_6                   |                    |               31 |             32 |
|  clk         | fsm3/out_reg[2]_7                   |                    |               32 |             32 |
|  clk         | fsm3/out_reg[2]_8                   |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_9                   |                    |               30 |             32 |
|  clk         | fsm3/out_reg[3]_10                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[3]_11                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[3]_12                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_13                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_15                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[3]_16                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[3]_18                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_20                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[1]_19                  |                    |               32 |             32 |
|  clk         | fsm3/out_reg[1]_20                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[1]_21                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[1]_22                  |                    |               26 |             32 |
|  clk         | fsm3/out_reg[1]_23                  |                    |               27 |             32 |
|  clk         | fsm3/out_reg[1]_24                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[1]_3                   |                    |               25 |             32 |
|  clk         | fsm3/out_reg[1]_4                   |                    |               29 |             32 |
|  clk         | fsm3/out_reg[1]_5                   |                    |               30 |             32 |
|  clk         | fsm3/out_reg[1]_6                   |                    |               31 |             32 |
|  clk         | fsm3/out_reg[1]_7                   |                    |               27 |             32 |
|  clk         | fsm3/out_reg[1]_8                   |                    |               27 |             32 |
|  clk         | fsm3/out_reg[2]_10                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_21                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_2                   |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_19                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_18                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_17                  |                    |               30 |             32 |
|  clk         | fsm3/out_reg[2]_16                  |                    |               31 |             32 |
|  clk         | fsm3/out_reg[2]_15                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[2]_14                  |                    |               28 |             32 |
|  clk         | fsm3/out_reg[2]_13                  |                    |               25 |             32 |
|  clk         | fsm3/out_reg[2]_12                  |                    |               24 |             32 |
|  clk         | fsm3/out_reg[2]_11                  |                    |               29 |             32 |
|  clk         | fsm3/out_reg[1]_9                   |                    |               28 |             32 |
|  clk         |                                     | mult_pipe4/p_0_in  |                9 |             51 |
|  clk         |                                     | mult_pipe3/p_0_in  |                9 |             51 |
|  clk         |                                     | mult_pipe2/p_0_in  |                8 |             51 |
|  clk         |                                     | mult_pipe1/p_0_in  |                9 |             51 |
|  clk         |                                     | mult_pipe0/p_0_in  |                7 |             51 |
|  clk         |                                     |                    |               32 |             72 |
+--------------+-------------------------------------+--------------------+------------------+----------------+


