\hypertarget{struct_s_a_i___type_def}{}\doxysection{SAI\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_a_i___type_def}\index{SAI\_TypeDef@{SAI\_TypeDef}}


Serial Audio Interface.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_a494ebd696c74b01c6de546b1609c04c3}{RESERVED0}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}{PDMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}{PDMDLY}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Audio Interface. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01365}{1365}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}\label{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!GCR@{GCR}}
\index{GCR@{GCR}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCR}{GCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GCR}

SAI global configuration register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01367}{1367}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}\label{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!PDMCR@{PDMCR}}
\index{PDMCR@{PDMCR}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDMCR}{PDMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDMCR}

SAI PDM control register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01369}{1369}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}\label{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!PDMDLY@{PDMDLY}}
\index{PDMDLY@{PDMDLY}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDMDLY}{PDMDLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDMDLY}

SAI PDM delay register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01370}{1370}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_a_i___type_def_a494ebd696c74b01c6de546b1609c04c3}\label{struct_s_a_i___type_def_a494ebd696c74b01c6de546b1609c04c3}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0\mbox{[}16\mbox{]}}

Reserved, 0x04 -\/ 0x43 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01368}{1368}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
