// Seed: 2950542636
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2
);
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic id_5;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_11 = 32'd55,
    parameter id_2  = 32'd62,
    parameter id_4  = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  module_2 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_5,
      id_8,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_5,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_3,
      id_8,
      id_8,
      id_9,
      id_6,
      id_8,
      id_9,
      id_9
  );
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input logic [7:0] id_1;
  wire  [id_4 : id_4] id_10 = 1'h0;
  logic [  id_2 : -1] _id_11 = 1 << id_1[1'b0 : id_11];
endmodule
