0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sim_1/new/Processor_Sim_tb.v,1713826142,verilog,,,,Processor_Sim_tb,,,,,,,,
C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sim_1/new/Processor_tb.v,1713823229,verilog,,,,Processor_tb,,,,,,,,
C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sources_1/new/Processor.v,1713812635,verilog,,C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sim_1/new/Processor_tb.v,,Clock_Divider;Processor,,,,,,,,
C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sources_1/new/Processor_Sim.v,1713877890,verilog,,C:/Users/OmkarRPrabhu/Digital_Systems_Assignments/Final_Lab/Final_Lab.srcs/sim_1/new/Processor_Sim_tb.v,,Processor_Sim,,,,,,,,
