{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@162:172@HdlIdDef", "  reg                   trigger_b_d1; // synchronization flip flop\n  reg                   trigger_b_d2; // synchronization flip flop\n  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n  reg                   comp_high_b;       // signal is over the limit\n  reg                   old_comp_high_b;   // t + 1 version of comp_high_b\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@161:171", "  reg                   trigger_a_d3;\n  reg                   trigger_b_d1; // synchronization flip flop\n  reg                   trigger_b_d2; // synchronization flip flop\n  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n  reg                   comp_high_b;       // signal is over the limit\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@159:169", "  reg                   trigger_a_d1; // synchronization flip flop\n  reg                   trigger_a_d2; // synchronization flip flop\n  reg                   trigger_a_d3;\n  reg                   trigger_b_d1; // synchronization flip flop\n  reg                   trigger_b_d2; // synchronization flip flop\n  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@160:170", "  reg                   trigger_a_d2; // synchronization flip flop\n  reg                   trigger_a_d3;\n  reg                   trigger_b_d1; // synchronization flip flop\n  reg                   trigger_b_d2; // synchronization flip flop\n  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@164:174", "  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n  reg                   comp_high_b;       // signal is over the limit\n  reg                   old_comp_high_b;   // t + 1 version of comp_high_b\n  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@165:175", "  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n  reg                   comp_high_b;       // signal is over the limit\n  reg                   old_comp_high_b;   // t + 1 version of comp_high_b\n  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_b_high_limit;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@163:173", "  reg                   trigger_b_d2; // synchronization flip flop\n  reg                   trigger_b_d3;\n  reg                   comp_high_a;  // signal is over the limit\n  reg                   old_comp_high_a;   // t + 1 version of comp_high_a\n  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_a_high_limit;\n  reg signed [DW:0]     hyst_a_low_limit;\n  reg                   comp_high_b;       // signal is over the limit\n  reg                   old_comp_high_b;   // t + 1 version of comp_high_b\n  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit\n"]], "Diff Content": {"Delete": [[167, "  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit\n"]], "Add": []}}