VERILOG_SOURCES += $(SPINALROOT)/AhbLite3CrossbarTester.v
TOPLEVEL=AhbLite3CrossbarTester
MODULE=AhbLite3CrossbarTester

include ../common/Makefile.sim