Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o O:/Desktop/Digitaldesign/Lab 3/Lab4/SerialRx_tb_isim_beh.exe -prj O:/Desktop/Digitaldesign/Lab 3/Lab4/SerialRx_tb_beh.prj work.SerialRx_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab 3/Lab4/SerialRX.vhd" into library work
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab 3/Lab4/brg.vhd" into library work
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab 3/Lab4/Lab4.vhd" into library work
Parsing VHDL file "O:/Desktop/Digitaldesign/Lab 3/Lab4/SerialRx_tb13x.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity brg [brg_default]
Compiling architecture behavioral of entity SerialRX [serialrx_default]
Compiling architecture behavioral of entity Lab4 [lab4_default]
Compiling architecture behavior of entity serialrx_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable O:/Desktop/Digitaldesign/Lab 3/Lab4/SerialRx_tb_isim_beh.exe
Fuse Memory Usage: 38080 KB
Fuse CPU Usage: 561 ms
