
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003455                       # Number of seconds simulated
sim_ticks                                  3455285769                       # Number of ticks simulated
final_tick                               574958208888                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307531                       # Simulator instruction rate (inst/s)
host_op_rate                                   395834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 247432                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928416                       # Number of bytes of host memory used
host_seconds                                 13964.60                       # Real time elapsed on the host
sim_insts                                  4294542571                       # Number of instructions simulated
sim_ops                                    5527659577                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       298752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               772736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       238080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            238080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2334                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1189                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6037                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1860                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1860                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       592715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62198039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       481581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86462313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       518626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28857816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       481581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44046140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               223638811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       592715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       481581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       518626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       481581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2074503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68903129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68903129                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68903129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       592715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62198039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       481581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86462313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       518626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28857816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       481581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44046140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              292541939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8286058                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508549                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185066                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416832                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372969                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207835                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5815                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15972983                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580804                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907971                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        442357                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667739                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7836047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.349001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4546818     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163586      2.09%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298027      3.80%     63.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280645      3.58%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457293      5.84%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476018      6.07%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113764      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85709      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414187     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7836047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346594                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.927694                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491753                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       429248                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181113                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12768                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721155                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313273                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17880681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721155                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640675                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         176520                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        48403                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043762                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205523                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17399771                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69541                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84145                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23110586                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79219238                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79219238                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8197536                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2028                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           550284                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2669976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       204390                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16450861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842619                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18613                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5020898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13775873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7836047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839545                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2769284     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448575     18.49%     53.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1262313     16.11%     69.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771642      9.85%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805679     10.28%     90.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472794      6.03%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211086      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56102      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38572      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7836047                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54829     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17918     21.63%     87.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10079     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861473     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109638      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375498     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495010      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842619                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.670592                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82826                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005983                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35622723                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21473814                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925445                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34425                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785022                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144202                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721155                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         114730                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6115                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16452865                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2669976                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583143                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110177                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207744                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578433                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281198                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264185                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763939                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048630                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482741                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638708                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397055                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381555                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219385                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20100738                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.614948                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408910                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5081153                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185357                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7114892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.304867                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3318437     46.64%     46.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494257     21.00%     67.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833540     11.72%     79.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283871      3.99%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272838      3.83%     87.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113943      1.60%     88.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298758      4.20%     92.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88771      1.25%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410477      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7114892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410477                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23157346                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33627602                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 450011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.828606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.828606                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.206847                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.206847                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62787810                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17550108                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18399530                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8286058                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2795107                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2275513                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1153655                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1082592                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          293539                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8266                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2800436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15509069                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2795107                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1376131                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3405965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1029634                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        751638                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1369947                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7791237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.458506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4385272     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          299469      3.84%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241087      3.09%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          585483      7.51%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          156981      2.01%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203988      2.62%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149935      1.92%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82938      1.06%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1686084     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7791237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.337327                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.871707                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2930373                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       735495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3273397                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22888                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        829079                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       474186                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4161                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18527518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        829079                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3145516                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144764                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       272536                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3075981                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       323356                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17870874                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3140                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133715                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       100438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          301                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25028474                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83415120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83415120                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15280919                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9747465                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3733                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2148                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           890356                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1667671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       847749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13564                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       255566                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16885426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13392327                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27723                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5864785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17910764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          651                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7791237                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.718896                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2827436     36.29%     36.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1643361     21.09%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1064762     13.67%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       793865     10.19%     81.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       683450      8.77%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352334      4.52%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       304410      3.91%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57035      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64584      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7791237                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          78500     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15952     14.45%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15905     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11156610     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190159      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1480      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1330493      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       713585      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13392327                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.616248                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             110358                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34713966                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22753886                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13048671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13502685                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50433                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       661940                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       218807                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        829079                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63876                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7464                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16889038                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1667671                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       847749                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       113516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222481                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13178293                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1248716                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       214028                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1943258                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1858322                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            694542                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.590418                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13057575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13048671                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8500685                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23996322                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.574774                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8951889                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10993886                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5895168                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192297                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6962158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579092                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2823044     40.55%     40.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1877224     26.96%     67.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       763974     10.97%     78.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       429813      6.17%     84.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       349564      5.02%     89.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       141822      2.04%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168423      2.42%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84981      1.22%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       323313      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6962158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8951889                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10993886                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1634667                       # Number of memory references committed
system.switch_cpus1.commit.loads              1005725                       # Number of loads committed
system.switch_cpus1.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1579593                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9905917                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       223821                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       323313                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23527899                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34607845                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 494821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8951889                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10993886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8951889                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.925621                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.925621                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.080356                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.080356                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59284547                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18036846                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17105558                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8286058                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2990236                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2438575                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201305                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1251570                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1162511                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          320951                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8999                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2989514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16429762                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2990236                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1483462                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3642988                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1066842                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        553960                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1474928                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8049608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4406620     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          240627      2.99%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          445950      5.54%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          448003      5.57%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278077      3.45%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          223298      2.77%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138545      1.72%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          130445      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1738043     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8049608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360876                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.982820                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3118560                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       548116                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3498568                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21538                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        862825                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505293                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19696609                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        862825                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3346193                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          98400                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       139261                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3288166                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       314759                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18986913                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        131196                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26681746                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88557290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88557290                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16428518                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10253206                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3362                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1618                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           879757                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1753814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       894058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11725                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       355363                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17887145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14225403                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28271                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6083262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18607611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8049608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.892620                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2791665     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1726246     21.45%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1173378     14.58%     70.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       749397      9.31%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       787993      9.79%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381025      4.73%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       301618      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68883      0.86%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69403      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8049608                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          88482     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16733     13.74%     86.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16532     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11901623     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190986      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1617      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1377003      9.68%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       754174      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14225403                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716788                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121747                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008558                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36650432                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23973679                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13896613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14347150                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44881                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       682994                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215722                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        862825                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          50267                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8674                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17890388                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1753814                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       894058                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1618                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112427                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237295                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14034705                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1312852                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       190698                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2049980                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1989758                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737128                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693773                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13901144                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13896613                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8853096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25403114                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.677108                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348504                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9567687                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11780293                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6110143                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203472                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7186783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.639161                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2763599     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1996673     27.78%     66.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       828231     11.52%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       413601      5.76%     83.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414013      5.76%     89.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168294      2.34%     91.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       170088      2.37%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89967      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       342317      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7186783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9567687                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11780293                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1749156                       # Number of memory references committed
system.switch_cpus2.commit.loads              1070820                       # Number of loads committed
system.switch_cpus2.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1700230                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10613186                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242927                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       342317                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24734902                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36644305                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 236450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9567687                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11780293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9567687                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866046                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866046                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.154673                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.154673                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63038968                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19313982                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18099147                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3236                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8286058                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2920197                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2376413                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196006                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1240170                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1148315                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          299583                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8745                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3226026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15950635                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2920197                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1447898                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3349289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1004778                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        606878                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1575847                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7987685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.460315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4638396     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          179351      2.25%     60.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          235027      2.94%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          355319      4.45%     67.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          343379      4.30%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          261373      3.27%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154005      1.93%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          234232      2.93%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1586603     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7987685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352423                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.924997                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3333519                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       596276                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3227146                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25456                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        805286                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       494160                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19079214                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        805286                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3510432                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99886                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       238321                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3071471                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       262287                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18520019                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           72                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113225                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        82460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25807451                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86244512                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86244512                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16015457                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9791994                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3899                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           745249                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1717206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       908139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17911                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       349722                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17211008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13843704                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25571                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5615894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17109227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          593                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7987685                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.733131                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2832963     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1737216     21.75%     57.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1136496     14.23%     71.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       758110      9.49%     80.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       710460      8.89%     89.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       379887      4.76%     94.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       279590      3.50%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83353      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69610      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7987685                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67711     69.55%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13890     14.27%     83.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15751     16.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11522348     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195603      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1564      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1366928      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       757261      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13843704                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.670723                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97352                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007032                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35798016                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22830706                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13453626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13941056                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47136                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       660374                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230821                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        805286                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          59924                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17214729                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1717206                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       908139                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2157                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           90                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230005                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13577128                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1285986                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       266576                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2027073                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1901971                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            741087                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.638551                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13457394                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13453626                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8644050                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24277444                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.623646                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356053                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9379580                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11528123                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5686670                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199014                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7182399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.605052                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141907                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2826654     39.36%     39.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2040259     28.41%     67.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       748205     10.42%     78.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       427861      5.96%     84.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       359196      5.00%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       184775      2.57%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       170506      2.37%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75368      1.05%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349575      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7182399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9379580                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11528123                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1734150                       # Number of memory references committed
system.switch_cpus3.commit.loads              1056832                       # Number of loads committed
system.switch_cpus3.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1653553                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10390922                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235246                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349575                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24047617                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35235337                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 298373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9379580                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11528123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9379580                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.883415                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.883415                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.131971                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.131971                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61094122                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18585706                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17619162                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3128                       # number of misc regfile writes
system.l20.replacements                          1695                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136086                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5791                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.499568                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.516235                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   861.055765                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3150.428000                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003788                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.210219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769147                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3389                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3389                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l20.Writeback_hits::total                  852                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3389                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3389                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3389                       # number of overall hits
system.l20.overall_hits::total                   3389                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1679                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1695                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1679                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1695                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1679                       # number of overall misses
system.l20.overall_misses::total                 1695                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3393831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    268900020                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      272293851                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3393831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    268900020                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       272293851                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3393831                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    268900020                       # number of overall miss cycles
system.l20.overall_miss_latency::total      272293851                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5068                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5084                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5068                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5084                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5068                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5084                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331294                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333399                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331294                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.333399                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331294                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.333399                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160154.865992                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160645.339823                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160154.865992                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160645.339823                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160154.865992                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160645.339823                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 273                       # number of writebacks
system.l20.writebacks::total                      273                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1679                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1695                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1679                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1695                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1679                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1695                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    249750216                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    252961745                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    249750216                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    252961745                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    249750216                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    252961745                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331294                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333399                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331294                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.333399                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331294                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.333399                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148749.384157                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149239.967552                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148749.384157                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149239.967552                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148749.384157                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149239.967552                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2347                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          297242                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6443                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.134099                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  38                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.312559                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   901.235166                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3145.452275                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009277                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002762                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.220028                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767933                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4223                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4223                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1192                       # number of Writeback hits
system.l21.Writeback_hits::total                 1192                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4223                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4223                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4223                       # number of overall hits
system.l21.overall_hits::total                   4223                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2334                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2347                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2334                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2347                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2334                       # number of overall misses
system.l21.overall_misses::total                 2347                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    418777689                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      421330624                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    418777689                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       421330624                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    418777689                       # number of overall miss cycles
system.l21.overall_miss_latency::total      421330624                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6557                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6570                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1192                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6557                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6570                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6557                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6570                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.355955                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.357230                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.355955                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.357230                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.355955                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.357230                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179424.888175                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 179518.800170                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179424.888175                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 179518.800170                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179424.888175                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 179518.800170                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2334                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2347                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2334                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2347                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2334                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2347                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    391851894                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    394256596                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    391851894                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    394256596                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    391851894                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    394256596                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.355955                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.357230                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.355955                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.357230                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.355955                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.357230                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167888.557841                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 167983.210908                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167888.557841                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 167983.210908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167888.557841                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 167983.210908                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           794                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          276681                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4890                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.580982                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.213965                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.959246                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   386.965219                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3610.861569                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020560                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003408                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.094474                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.881558                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3020                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3020                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             948                       # number of Writeback hits
system.l22.Writeback_hits::total                  948                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3020                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3020                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3020                       # number of overall hits
system.l22.overall_hits::total                   3020                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          779                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  793                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          779                       # number of demand (read+write) misses
system.l22.demand_misses::total                   793                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          779                       # number of overall misses
system.l22.overall_misses::total                  793                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1878944                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    128884332                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      130763276                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1878944                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    128884332                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       130763276                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1878944                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    128884332                       # number of overall miss cycles
system.l22.overall_miss_latency::total      130763276                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3799                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3813                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          948                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              948                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3799                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3813                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3799                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3813                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.205054                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207973                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205054                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207973                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205054                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207973                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165448.436457                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164896.943253                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165448.436457                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164896.943253                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165448.436457                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164896.943253                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 423                       # number of writebacks
system.l22.writebacks::total                      423                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          779                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             793                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          779                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              793                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          779                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             793                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    119981887                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    121701016                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    119981887                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    121701016                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    119981887                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    121701016                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.205054                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207973                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205054                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207973                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205054                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207973                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154020.394095                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153469.124842                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154020.394095                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153469.124842                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154020.394095                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153469.124842                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1202                       # number of replacements
system.l23.tagsinuse                      4095.959673                       # Cycle average of tags in use
system.l23.total_refs                          359417                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5298                       # Sample count of references to valid blocks.
system.l23.avg_refs                         67.840128                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          145.279798                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970538                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   609.815109                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3327.894228                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.035469                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.148881                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.812474                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999990                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3706                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3706                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2185                       # number of Writeback hits
system.l23.Writeback_hits::total                 2185                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3706                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3706                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3706                       # number of overall hits
system.l23.overall_hits::total                   3706                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1189                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1202                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1189                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1202                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1189                       # number of overall misses
system.l23.overall_misses::total                 1202                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2025628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    179894320                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      181919948                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2025628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    179894320                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       181919948                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2025628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    179894320                       # number of overall miss cycles
system.l23.overall_miss_latency::total      181919948                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4895                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4908                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2185                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2185                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4895                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4908                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4895                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4908                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242901                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.244906                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242901                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.244906                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242901                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.244906                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151298.839361                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151347.710483                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151298.839361                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151347.710483                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151298.839361                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151347.710483                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 783                       # number of writebacks
system.l23.writebacks::total                      783                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1189                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1202                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1189                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1202                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1189                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1202                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    166318176                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    168194847                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    166318176                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    168194847                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    166318176                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    168194847                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242901                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.244906                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242901                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.244906                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242901                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.244906                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139880.719933                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139929.157238                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139880.719933                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139929.157238                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139880.719933                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139929.157238                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855784                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699831                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.069982                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855784                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667717                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667717                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667717                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667717                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5127743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5127743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5127743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5127743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5127743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5127743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667739                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667739                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667739                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667739                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667739                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667739                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233079.227273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233079.227273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233079.227273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3410108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3410108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3410108                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 213131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5068                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936563                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5324                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42061.713561                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.004695                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.995305                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068206                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505146                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505146                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505146                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505146                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16546                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16546                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16546                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16546                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1666757244                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1666757244                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1666757244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1666757244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1666757244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1666757244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521692                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521692                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521692                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521692                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007937                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006561                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006561                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100734.754261                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100734.754261                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100734.754261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100734.754261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100734.754261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100734.754261                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu0.dcache.writebacks::total              852                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11478                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11478                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11478                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11478                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5068                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5068                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5068                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    294032155                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    294032155                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    294032155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    294032155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    294032155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    294032155                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002010                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002010                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002010                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002010                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58017.394436                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58017.394436                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 58017.394436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58017.394436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 58017.394436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58017.394436                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.965774                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088343338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194240.600806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.965774                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020778                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1369924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1369924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1369924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1369924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1369924                       # number of overall hits
system.cpu1.icache.overall_hits::total        1369924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1369947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1369947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1369947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1369947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1369947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1369947                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6557                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177778477                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6813                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26094.008073                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.079147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.920853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867497                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132503                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       948311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         948311                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       625982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        625982                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2020                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2020                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1574293                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1574293                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1574293                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1574293                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14528                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14528                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14528                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14528                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1229200722                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1229200722                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1229200722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1229200722                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1229200722                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1229200722                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       962839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       962839                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       625982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       625982                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2020                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1588821                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1588821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1588821                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1588821                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015089                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009144                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009144                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009144                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009144                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84609.080534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84609.080534                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84609.080534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84609.080534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84609.080534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84609.080534                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1192                       # number of writebacks
system.cpu1.dcache.writebacks::total             1192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7971                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7971                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7971                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7971                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6557                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6557                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6557                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    452346379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    452346379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    452346379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    452346379                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    452346379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    452346379                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004127                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 68986.789538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68986.789538                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 68986.789538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68986.789538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 68986.789538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68986.789538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.959200                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086114596                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345819.861771                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959200                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022371                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1474912                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1474912                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1474912                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1474912                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1474912                       # number of overall hits
system.cpu2.icache.overall_hits::total        1474912                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2290272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2290272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1474928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1474928                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1474928                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1474928                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1474928                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1474928                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       143142                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       143142                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3799                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166236216                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4055                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40995.367694                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.345611                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.654389                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856819                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143181                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1001387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1001387                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       675151                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        675151                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1618                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1618                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1618                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1676538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1676538                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1676538                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1676538                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9883                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9883                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9883                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9883                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9883                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9883                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    656577637                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    656577637                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    656577637                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    656577637                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    656577637                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    656577637                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1011270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1011270                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       675151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       675151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1618                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1686421                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1686421                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1686421                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1686421                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009773                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009773                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005860                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005860                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005860                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005860                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66435.053830                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66435.053830                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66435.053830                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66435.053830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66435.053830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66435.053830                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          948                       # number of writebacks
system.cpu2.dcache.writebacks::total              948                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6084                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6084                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6084                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6084                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3799                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3799                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3799                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    148750984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    148750984                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    148750984                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    148750984                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    148750984                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    148750984                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002253                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002253                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39155.299816                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39155.299816                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39155.299816                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39155.299816                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39155.299816                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39155.299816                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970495                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086629021                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190784.316532                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970495                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1575826                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1575826                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1575826                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1575826                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1575826                       # number of overall hits
system.cpu3.icache.overall_hits::total        1575826                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3248368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3248368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3248368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3248368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3248368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3248368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1575847                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1575847                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1575847                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1575847                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1575847                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1575847                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154684.190476                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154684.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154684.190476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2038628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2038628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2038628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156817.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4895                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170736377                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5151                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33146.258396                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.397411                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.602589                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884365                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115635                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       978164                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         978164                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673814                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673814                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1656                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1656                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1564                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1651978                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1651978                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1651978                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1651978                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          289                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12724                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12724                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12724                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12724                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    868357727                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    868357727                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     41487942                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41487942                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    909845669                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    909845669                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    909845669                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    909845669                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       990599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       990599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       674103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       674103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1664702                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1664702                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1664702                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1664702                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012553                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012553                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000429                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007643                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007643                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007643                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007643                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 69831.743225                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69831.743225                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 143556.892734                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143556.892734                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 71506.261317                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 71506.261317                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 71506.261317                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 71506.261317                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2185                       # number of writebacks
system.cpu3.dcache.writebacks::total             2185                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7540                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7540                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          289                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          289                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7829                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7829                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4895                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4895                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4895                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    210994241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    210994241                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    210994241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    210994241                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    210994241                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    210994241                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43104.032891                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43104.032891                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 43104.032891                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43104.032891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 43104.032891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43104.032891                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
