vfwsub:
    config: 
      - check ISA:=regex(.*V.*)
      - check ISA:=regex(.*F.*)
    opcode: 
      vfwsub.vv: 0
      vfwsub.vf: 0
      vfwsub.wv: 0
      vfwsub.wf: 0
    rs1: 
      <<: *v_even_regs
    rd: 
      <<: *v_quard_regs
    val_comb:
      abstract_comb:
        'ibm_b1(vsew, vsew, "vfwsub.vv", 2, rvv_sew = vsew)': 0