--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.900 ns
From           : UART_RX1
To             : UART_RX:instRX1|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.500 ns
From           : UARTTXBIG:instTX4|dirRX
To             : UART_dRX4
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.400 ns
From           : UART_RX3
To             : UART_RX:instRX3|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 53.19 MHz ( period = 18.800 ns )
From           : UARTTXBIG:instTX1|state.DIRON
To             : UARTTXBIG:instTX1|delay[1]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 54.64 MHz ( period = 18.300 ns )
From           : romRqAdr:instRomAdr1|lpm_rom:lpm_rom_component|altrom:srom|q[0]
To             : SlowPacker:instSlowPACK1|WrAddr[2]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX5|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 93

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 93

--------------------------------------------------------------------------------------

