

================================================================
== Vitis HLS Report for 'send_message'
================================================================
* Date:           Sat Mar 18 14:32:21 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.378 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      138|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|      136|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      136|      318|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_330_p2               |         +|   0|  0|  13|           6|           1|
    |ap_condition_334                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_362                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op80_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_i_nbreadreq_fu_146_p3       |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_1_fu_224_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln1064_fu_346_p2             |      icmp|   0|  0|  11|           8|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |sendWord_data_V_5_fu_240_p3       |    select|   0|  0|   8|           1|           8|
    |sendWord_data_V_fu_361_p3         |    select|   0|  0|  63|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 138|          40|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done                            |   9|          2|    1|          2|
    |dhcp_requestMetaFifo_blk_n         |   9|          2|    1|          2|
    |m_axis_tx_data_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_tx_data_TDATA_int_regslice  |  49|          9|   64|        576|
    |m_axis_tx_data_TKEEP_int_regslice  |  14|          3|    8|         24|
    |m_axis_tx_data_TLAST_int_regslice  |  14|          3|    1|          3|
    |m_axis_tx_length_TDATA_blk_n       |   9|          2|    1|          2|
    |m_axis_tx_metadata_TDATA_blk_n     |   9|          2|    1|          2|
    |myMacAddress_blk_n                 |   9|          2|    1|          2|
    |sm_wordCount_V                     |  49|          9|    6|         54|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 180|         36|   85|        669|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |meta_requestedIpAddress_V                  |  32|   0|   32|          0|
    |meta_type_V                                |   8|   0|    8|          0|
    |meta_type_V_load_reg_414                   |   8|   0|    8|          0|
    |sendWord_data_V_5_reg_420                  |   8|   0|    8|          0|
    |sm_wordCount_V                             |   6|   0|    6|          0|
    |sm_wordCount_V_load_reg_410                |   6|   0|    6|          0|
    |sm_wordCount_V_load_reg_410_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_i_i_reg_430                            |   1|   0|    1|          0|
    |tmp_i_i_reg_430_pp0_iter1_reg              |   1|   0|    1|          0|
    |trunc_ln144_reg_434                        |  32|   0|   32|          0|
    |trunc_ln674_1_reg_425                      |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 136|   0|  136|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|             send_message|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|             send_message|  return value|
|dhcp_requestMetaFifo_dout     |   in|   72|     ap_fifo|     dhcp_requestMetaFifo|       pointer|
|dhcp_requestMetaFifo_empty_n  |   in|    1|     ap_fifo|     dhcp_requestMetaFifo|       pointer|
|dhcp_requestMetaFifo_read     |  out|    1|     ap_fifo|     dhcp_requestMetaFifo|       pointer|
|myMacAddress_dout             |   in|   48|     ap_fifo|             myMacAddress|       pointer|
|myMacAddress_empty_n          |   in|    1|     ap_fifo|             myMacAddress|       pointer|
|myMacAddress_read             |  out|    1|     ap_fifo|             myMacAddress|       pointer|
|m_axis_tx_data_TREADY         |   in|    1|        axis|  m_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_data_TVALID         |  out|    1|        axis|  m_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_data_TLAST          |  out|    1|        axis|  m_axis_tx_data_V_last_V|       pointer|
|m_axis_tx_metadata_TREADY     |   in|    1|        axis|       m_axis_tx_metadata|       pointer|
|m_axis_tx_metadata_TDATA      |  out|   96|        axis|       m_axis_tx_metadata|       pointer|
|m_axis_tx_metadata_TVALID     |  out|    1|        axis|       m_axis_tx_metadata|       pointer|
|m_axis_tx_length_TREADY       |   in|    1|        axis|         m_axis_tx_length|       pointer|
|m_axis_tx_length_TDATA        |  out|   16|        axis|         m_axis_tx_length|       pointer|
|m_axis_tx_length_TVALID       |  out|    1|        axis|         m_axis_tx_length|       pointer|
|m_axis_tx_data_TDATA          |  out|   64|        axis|  m_axis_tx_data_V_data_V|       pointer|
|m_axis_tx_data_TKEEP          |  out|    8|        axis|  m_axis_tx_data_V_keep_V|       pointer|
|m_axis_tx_data_TSTRB          |  out|    8|        axis|  m_axis_tx_data_V_strb_V|       pointer|
+------------------------------+-----+-----+------------+-------------------------+--------------+

