
receive.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00001d2e  00001dc2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000275  00800072  00800072  00001dd4  2**0
                  ALLOC
  3 .stab         00000378  00000000  00000000  00001dd4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000071  00000000  00000000  0000214c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000020  00000000  00000000  000021bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000007da  00000000  00000000  000021dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002306  00000000  00000000  000029b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000388  00000000  00000000  00004cbd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001b5e  00000000  00000000  00005045  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000620  00000000  00000000  00006ba4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b1c  00000000  00000000  000071c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000011e3  00000000  00000000  00007ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__ctors_end>
       4:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
       8:	0c 94 b9 07 	jmp	0xf72	; 0xf72 <__vector_2>
       c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      10:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      14:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      18:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      1c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      20:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      24:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      28:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      2c:	0c 94 43 03 	jmp	0x686	; 0x686 <__vector_11>
      30:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      34:	0c 94 7d 02 	jmp	0x4fa	; 0x4fa <__vector_13>
      38:	0c 94 0f 04 	jmp	0x81e	; 0x81e <__vector_14>
      3c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      40:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      44:	0c 94 cb 0c 	jmp	0x1996	; 0x1996 <__vector_17>
      48:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      4c:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>
      50:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__bad_interrupt>

00000054 <__c.3244>:
      54:	72 65 74 75 72 6e 65 64 00                          returned.

0000005d <__c.3242>:
      5d:	49 6e 74 65 72 72 75 70 74 65 64 00                 Interrupted.

00000069 <__c.3237>:
      69:	49 6d 6d 65 64 69 61 74 65 20 44 65 73 74 69 6e     Immediate Destin
      79:	61 74 69 6f 6e 20 45 72 72 6f 72 00                 ation Error.

00000085 <__c.3235>:
      85:	53 55 43 43 45 53 53 00                             SUCCESS.

0000008d <__c.3195>:
      8d:	2d 2d 2d 68 65 6c 6c 6f 2d 2d 2d 20 20 00           ---hello---  .

0000009b <__c.3124>:
      9b:	46 41 49 4c 55 52 45 00                             FAILURE.

000000a3 <__c.3122>:
      a3:	53 55 43 43 45 53 53 00                             SUCCESS.

000000ab <__c.3120>:
      ab:	69 6e 73 69 64 65 20 69 66 64 65 66 00              inside ifdef.

000000b8 <__c.3118>:
      b8:	49 6e 73 69 64 65 20 4e 50 52 20 25 64 00           Inside NPR %d.

000000c6 <__c.3083>:
      c6:	73 65 6e 64 25 64 00                                send%d.

000000cd <__c.2849>:
      cd:	32 00                                               2.

000000cf <__c.2844>:
      cf:	31 00                                               1.

000000d1 <HexChars>:
      d1:	30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46     0123456789ABCDEF
	...

000000e2 <__ctors_end>:
      e2:	11 24       	eor	r1, r1
      e4:	1f be       	out	0x3f, r1	; 63
      e6:	cf e5       	ldi	r28, 0x5F	; 95
      e8:	d4 e0       	ldi	r29, 0x04	; 4
      ea:	de bf       	out	0x3e, r29	; 62
      ec:	cd bf       	out	0x3d, r28	; 61

000000ee <__do_copy_data>:
      ee:	10 e0       	ldi	r17, 0x00	; 0
      f0:	a0 e6       	ldi	r26, 0x60	; 96
      f2:	b0 e0       	ldi	r27, 0x00	; 0
      f4:	ee e2       	ldi	r30, 0x2E	; 46
      f6:	fd e1       	ldi	r31, 0x1D	; 29
      f8:	02 c0       	rjmp	.+4      	; 0xfe <.do_copy_data_start>

000000fa <.do_copy_data_loop>:
      fa:	05 90       	lpm	r0, Z+
      fc:	0d 92       	st	X+, r0

000000fe <.do_copy_data_start>:
      fe:	a2 37       	cpi	r26, 0x72	; 114
     100:	b1 07       	cpc	r27, r17
     102:	d9 f7       	brne	.-10     	; 0xfa <.do_copy_data_loop>

00000104 <__do_clear_bss>:
     104:	12 e0       	ldi	r17, 0x02	; 2
     106:	a2 e7       	ldi	r26, 0x72	; 114
     108:	b0 e0       	ldi	r27, 0x00	; 0
     10a:	01 c0       	rjmp	.+2      	; 0x10e <.do_clear_bss_start>

0000010c <.do_clear_bss_loop>:
     10c:	1d 92       	st	X+, r1

0000010e <.do_clear_bss_start>:
     10e:	a7 3e       	cpi	r26, 0xE7	; 231
     110:	b1 07       	cpc	r27, r17
     112:	e1 f7       	brne	.-8      	; 0x10c <.do_clear_bss_loop>
     114:	0e 94 5a 0b 	call	0x16b4	; 0x16b4 <main>
     118:	0c 94 96 0e 	jmp	0x1d2c	; 0x1d2c <_exit>

0000011c <__bad_interrupt>:
     11c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000120 <uartInitBuffers>:
}

// create and initialize the uart transmit and receive buffers
void uartInitBuffers(void)
{
     120:	83 e7       	ldi	r24, 0x73	; 115
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	90 93 b8 01 	sts	0x01B8, r25
     128:	80 93 b7 01 	sts	0x01B7, r24
void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
	// set start pointer of the buffer
	buffer->dataptr = start;
	buffer->size = size;
     12c:	20 e4       	ldi	r18, 0x40	; 64
     12e:	30 e0       	ldi	r19, 0x00	; 0
     130:	30 93 ba 01 	sts	0x01BA, r19
     134:	20 93 b9 01 	sts	0x01B9, r18
	// initialize index and length
	buffer->dataindex = 0;
     138:	10 92 be 01 	sts	0x01BE, r1
     13c:	10 92 bd 01 	sts	0x01BD, r1
	buffer->datalength = 0;
     140:	10 92 bc 01 	sts	0x01BC, r1
     144:	10 92 bb 01 	sts	0x01BB, r1
     148:	83 eb       	ldi	r24, 0xB3	; 179
     14a:	90 e0       	ldi	r25, 0x00	; 0
     14c:	90 93 5e 02 	sts	0x025E, r25
     150:	80 93 5d 02 	sts	0x025D, r24
     154:	30 93 60 02 	sts	0x0260, r19
     158:	20 93 5f 02 	sts	0x025F, r18
     15c:	10 92 64 02 	sts	0x0264, r1
     160:	10 92 63 02 	sts	0x0263, r1
     164:	10 92 62 02 	sts	0x0262, r1
     168:	10 92 61 02 	sts	0x0261, r1
     16c:	08 95       	ret

0000016e <uartSetRxHandler>:
	#ifndef UART_BUFFERS_EXTERNAL_RAM
		// initialize the UART receive buffer
		bufferInit(&uartRxBuffer, uartRxData, UART_RX_BUFFER_SIZE);
		// initialize the UART transmit buffer
		bufferInit(&uartTxBuffer, uartTxData, UART_TX_BUFFER_SIZE);
	#else
		// initialize the UART receive buffer
		bufferInit(&uartRxBuffer, (u08*) UART_RX_BUFFER_ADDR, UART_RX_BUFFER_SIZE);
		// initialize the UART transmit buffer
		bufferInit(&uartTxBuffer, (u08*) UART_TX_BUFFER_ADDR, UART_TX_BUFFER_SIZE);
	#endif
}

// redirects received data to a user function
void uartSetRxHandler(void (*rx_func)(unsigned char c))
{
     16e:	90 93 f4 00 	sts	0x00F4, r25
     172:	80 93 f3 00 	sts	0x00F3, r24
     176:	08 95       	ret

00000178 <uartSetBaudRate>:
	// set the receive interrupt to run the supplied user function
	UartRxFunc = rx_func;
}

// set the uart baud rate
void uartSetBaudRate(u32 baudrate)
{
     178:	f3 e0       	ldi	r31, 0x03	; 3
     17a:	66 0f       	add	r22, r22
     17c:	77 1f       	adc	r23, r23
     17e:	88 1f       	adc	r24, r24
     180:	99 1f       	adc	r25, r25
     182:	fa 95       	dec	r31
     184:	d1 f7       	brne	.-12     	; 0x17a <uartSetBaudRate+0x2>
     186:	9b 01       	movw	r18, r22
     188:	ac 01       	movw	r20, r24
     18a:	22 0f       	add	r18, r18
     18c:	33 1f       	adc	r19, r19
     18e:	44 1f       	adc	r20, r20
     190:	55 1f       	adc	r21, r21
     192:	60 5c       	subi	r22, 0xC0	; 192
     194:	7d 4b       	sbci	r23, 0xBD	; 189
     196:	80 4f       	sbci	r24, 0xF0	; 240
     198:	9f 4f       	sbci	r25, 0xFF	; 255
     19a:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <__udivmodsi4>
     19e:	21 50       	subi	r18, 0x01	; 1
     1a0:	30 40       	sbci	r19, 0x00	; 0
	// calculate division factor for requested baud rate, and set it
	u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
	outb(UBRRL, bauddiv);
     1a2:	29 b9       	out	0x09, r18	; 9
	#ifdef UBRRH
	outb(UBRRH, bauddiv>>8);
     1a4:	23 2f       	mov	r18, r19
     1a6:	33 27       	eor	r19, r19
     1a8:	20 bd       	out	0x20, r18	; 32
     1aa:	08 95       	ret

000001ac <uartInit>:
     1ac:	0e 94 90 00 	call	0x120	; 0x120 <uartInitBuffers>
     1b0:	10 92 f4 00 	sts	0x00F4, r1
     1b4:	10 92 f3 00 	sts	0x00F3, r1
     1b8:	88 ed       	ldi	r24, 0xD8	; 216
     1ba:	8a b9       	out	0x0a, r24	; 10
     1bc:	60 e8       	ldi	r22, 0x80	; 128
     1be:	75 e2       	ldi	r23, 0x25	; 37
     1c0:	80 e0       	ldi	r24, 0x00	; 0
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	0e 94 bc 00 	call	0x178	; 0x178 <uartSetBaudRate>
     1c8:	8f ef       	ldi	r24, 0xFF	; 255
     1ca:	80 93 41 01 	sts	0x0141, r24
     1ce:	10 92 d3 01 	sts	0x01D3, r1
     1d2:	10 92 66 02 	sts	0x0266, r1
     1d6:	10 92 65 02 	sts	0x0265, r1
     1da:	78 94       	sei
     1dc:	08 95       	ret

000001de <uartGetRxBuffer>:
	#endif
}

// returns the receive buffer structure 
cBuffer* uartGetRxBuffer(void)
{
     1de:	87 eb       	ldi	r24, 0xB7	; 183
     1e0:	91 e0       	ldi	r25, 0x01	; 1
     1e2:	08 95       	ret

000001e4 <uartGetTxBuffer>:
	// return rx buffer pointer
	return &uartRxBuffer;
}

// returns the transmit buffer structure 
cBuffer* uartGetTxBuffer(void)
{
     1e4:	8d e5       	ldi	r24, 0x5D	; 93
     1e6:	92 e0       	ldi	r25, 0x02	; 2
     1e8:	08 95       	ret

000001ea <uartSendByte>:
	// return tx buffer pointer
	return &uartTxBuffer;
}

// transmits a byte over the uart
void uartSendByte(u08 txData)
{
     1ea:	98 2f       	mov	r25, r24
	// wait for the transmitter to be ready
	while(!uartReadyTx);
     1ec:	80 91 41 01 	lds	r24, 0x0141
     1f0:	88 23       	and	r24, r24
     1f2:	e1 f3       	breq	.-8      	; 0x1ec <uartSendByte+0x2>
	// send byte
	outb(UDR, txData);
     1f4:	9c b9       	out	0x0c, r25	; 12
	// set ready state to FALSE
	uartReadyTx = FALSE;
     1f6:	10 92 41 01 	sts	0x0141, r1
     1fa:	08 95       	ret

000001fc <uartFlushReceiveBuffer>:
}

// gets a single byte from the uart receive buffer (getchar-style)
int uartGetByte(void)
{
	u08 c;
	if(uartReceiveByte(&c))
		return c;
	else
		return -1;
}

// gets a byte (if available) from the uart receive buffer
u08 uartReceiveByte(u08* rxData)
{
	// make sure we have a receive buffer
	if(uartRxBuffer.size)
	{
		// make sure we have data
		if(uartRxBuffer.datalength)
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer);
			return TRUE;
		}
		else
		{
			// no data
			return FALSE;
		}
	}
	else
	{
		// no buffer
		return FALSE;
	}
}

// flush all data out of the receive buffer
void uartFlushReceiveBuffer(void)
{
     1fc:	10 92 bc 01 	sts	0x01BC, r1
     200:	10 92 bb 01 	sts	0x01BB, r1
     204:	08 95       	ret

00000206 <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	//bufferFlush(&uartRxBuffer);
	// same effect as above
	uartRxBuffer.datalength = 0;
}

// return true if uart receive buffer is empty
u08 uartReceiveBufferIsEmpty(void)
{
     206:	80 91 bb 01 	lds	r24, 0x01BB
     20a:	90 91 bc 01 	lds	r25, 0x01BC
     20e:	89 2b       	or	r24, r25
     210:	19 f4       	brne	.+6      	; 0x218 <uartReceiveBufferIsEmpty+0x12>
	if(uartRxBuffer.datalength == 0)
     212:	8f ef       	ldi	r24, 0xFF	; 255
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	08 95       	ret
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	90 e0       	ldi	r25, 0x00	; 0
	{
		return TRUE;
	}
	else
	{
		return FALSE;
	}
}
     21c:	08 95       	ret

0000021e <rprintfInit>:
// *** rprintf initialization ***
// you must call this function once and supply the character output
// routine before using other functions in this library
void rprintfInit(void (*putchar_func)(unsigned char c))
{
     21e:	90 93 f6 00 	sts	0x00F6, r25
     222:	80 93 f5 00 	sts	0x00F5, r24
     226:	08 95       	ret

00000228 <rprintfChar>:
	rputchar = putchar_func;
}

// *** rprintfChar ***
// send a character/byte to the current output device
inline void rprintfChar(unsigned char c)
{
     228:	e0 91 f5 00 	lds	r30, 0x00F5
     22c:	f0 91 f6 00 	lds	r31, 0x00F6
     230:	09 95       	icall
     232:	08 95       	ret

00000234 <rprintfStr>:
	// send character
	rputchar(c);
}

// *** rprintfStr ***
// prints a null-terminated string stored in RAM
void rprintfStr(char str[])
{
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	ec 01       	movw	r28, r24
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;
     23a:	89 2b       	or	r24, r25
     23c:	21 f4       	brne	.+8      	; 0x246 <rprintfStr+0x12>
     23e:	06 c0       	rjmp	.+12     	; 0x24c <rprintfStr+0x18>

	// print the string until a null-terminator
	while (*str)
		rprintfChar(*str++);
     240:	21 96       	adiw	r28, 0x01	; 1
     242:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     246:	88 81       	ld	r24, Y
     248:	88 23       	and	r24, r24
     24a:	d1 f7       	brne	.-12     	; 0x240 <rprintfStr+0xc>
     24c:	df 91       	pop	r29
     24e:	cf 91       	pop	r28
     250:	08 95       	ret

00000252 <rprintfStrLen>:
}

// *** rprintfStrLen ***
// prints a section of a string stored in RAM
// begins printing at position indicated by <start>
// prints number of characters indicated by <len>
void rprintfStrLen(char str[], unsigned int start, unsigned int len)
{
     252:	ef 92       	push	r14
     254:	ff 92       	push	r15
     256:	0f 93       	push	r16
     258:	1f 93       	push	r17
     25a:	cf 93       	push	r28
     25c:	df 93       	push	r29
     25e:	7a 01       	movw	r14, r20
	register int i=0;

	// check to make sure we have a good pointer
	if (!str) return;
     260:	00 97       	sbiw	r24, 0x00	; 0
     262:	c9 f0       	breq	.+50     	; 0x296 <rprintfStrLen+0x44>
     264:	ec 01       	movw	r28, r24
     266:	68 0f       	add	r22, r24
     268:	79 1f       	adc	r23, r25
	// spin through characters up to requested start
	// keep going as long as there's no null
	while((i++<start) && (*str++));
     26a:	c6 17       	cp	r28, r22
     26c:	d7 07       	cpc	r29, r23
     26e:	19 f0       	breq	.+6      	; 0x276 <rprintfStrLen+0x24>
     270:	89 91       	ld	r24, Y+
     272:	88 23       	and	r24, r24
     274:	d1 f7       	brne	.-12     	; 0x26a <rprintfStrLen+0x18>
     276:	00 e0       	ldi	r16, 0x00	; 0
     278:	10 e0       	ldi	r17, 0x00	; 0
     27a:	0a c0       	rjmp	.+20     	; 0x290 <rprintfStrLen+0x3e>
//	for(i=0; i<start; i++)
//	{
//		// keep steping through string as long as there's no null
//		if(*str) str++;
//	}

	// then print exactly len characters
	for(i=0; i<len; i++)
	{
		// print data out of the string as long as we haven't reached a null yet
		// at the null, start printing spaces
		if(*str)
     27c:	88 81       	ld	r24, Y
     27e:	88 23       	and	r24, r24
     280:	11 f0       	breq	.+4      	; 0x286 <rprintfStrLen+0x34>
			rprintfChar(*str++);
     282:	21 96       	adiw	r28, 0x01	; 1
     284:	01 c0       	rjmp	.+2      	; 0x288 <rprintfStrLen+0x36>
		else
			rprintfChar(' ');
     286:	80 e2       	ldi	r24, 0x20	; 32
     288:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     28c:	0f 5f       	subi	r16, 0xFF	; 255
     28e:	1f 4f       	sbci	r17, 0xFF	; 255
     290:	0e 15       	cp	r16, r14
     292:	1f 05       	cpc	r17, r15
     294:	99 f7       	brne	.-26     	; 0x27c <rprintfStrLen+0x2a>
     296:	df 91       	pop	r29
     298:	cf 91       	pop	r28
     29a:	1f 91       	pop	r17
     29c:	0f 91       	pop	r16
     29e:	ff 90       	pop	r15
     2a0:	ef 90       	pop	r14
     2a2:	08 95       	ret

000002a4 <rprintfProgStr>:
	}

}

// *** rprintfProgStr ***
// prints a null-terminated string stored in program ROM
void rprintfProgStr(const prog_char str[])
{
     2a4:	cf 93       	push	r28
     2a6:	df 93       	push	r29
     2a8:	ec 01       	movw	r28, r24
	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
     2aa:	89 2b       	or	r24, r25
     2ac:	19 f4       	brne	.+6      	; 0x2b4 <rprintfProgStr+0x10>
     2ae:	07 c0       	rjmp	.+14     	; 0x2be <rprintfProgStr+0x1a>
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
		rprintfChar(c);
     2b0:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     2b4:	fe 01       	movw	r30, r28
     2b6:	21 96       	adiw	r28, 0x01	; 1
     2b8:	84 91       	lpm	r24, Z
     2ba:	88 23       	and	r24, r24
     2bc:	c9 f7       	brne	.-14     	; 0x2b0 <rprintfProgStr+0xc>
     2be:	df 91       	pop	r29
     2c0:	cf 91       	pop	r28
     2c2:	08 95       	ret

000002c4 <rprintfCRLF>:
}

// *** rprintfCRLF ***
// prints carriage return and line feed
void rprintfCRLF(void)
{
     2c4:	8d e0       	ldi	r24, 0x0D	; 13
     2c6:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
	// print CR/LF
	rprintfChar('\r');
	rprintfChar('\n');
     2ca:	8a e0       	ldi	r24, 0x0A	; 10
     2cc:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     2d0:	08 95       	ret

000002d2 <rprintfu04>:
}

// *** rprintfu04 ***
// prints an unsigned 4-bit number in hex (1 digit)
void rprintfu04(unsigned char data)
{
     2d2:	e8 2f       	mov	r30, r24
     2d4:	ff 27       	eor	r31, r31
     2d6:	ef 70       	andi	r30, 0x0F	; 15
     2d8:	f0 70       	andi	r31, 0x00	; 0
     2da:	ef 52       	subi	r30, 0x2F	; 47
     2dc:	ff 4f       	sbci	r31, 0xFF	; 255
     2de:	e4 91       	lpm	r30, Z
     2e0:	8e 2f       	mov	r24, r30
     2e2:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     2e6:	08 95       	ret

000002e8 <rprintfu08>:
	// print 4-bit hex value
//	char Character = data&0x0f;
//	if (Character>9)
//		Character+='A'-10;
//	else
//		Character+='0';
	rprintfChar(pgm_read_byte( HexChars+(data&0x0f) ));
}

// *** rprintfu08 ***
// prints an unsigned 8-bit number in hex (2 digits)
void rprintfu08(unsigned char data)
{
     2e8:	1f 93       	push	r17
     2ea:	18 2f       	mov	r17, r24
	// print 8-bit hex value
	rprintfu04(data>>4);
     2ec:	82 95       	swap	r24
     2ee:	8f 70       	andi	r24, 0x0F	; 15
     2f0:	0e 94 69 01 	call	0x2d2	; 0x2d2 <rprintfu04>
	rprintfu04(data);
     2f4:	81 2f       	mov	r24, r17
     2f6:	0e 94 69 01 	call	0x2d2	; 0x2d2 <rprintfu04>
     2fa:	1f 91       	pop	r17
     2fc:	08 95       	ret

000002fe <rprintfu16>:
}

// *** rprintfu16 ***
// prints an unsigned 16-bit number in hex (4 digits)
void rprintfu16(unsigned short data)
{
     2fe:	0f 93       	push	r16
     300:	1f 93       	push	r17
     302:	8c 01       	movw	r16, r24
	// print 16-bit hex value
	rprintfu08(data>>8);
     304:	89 2f       	mov	r24, r25
     306:	99 27       	eor	r25, r25
     308:	0e 94 74 01 	call	0x2e8	; 0x2e8 <rprintfu08>
	rprintfu08(data);
     30c:	80 2f       	mov	r24, r16
     30e:	0e 94 74 01 	call	0x2e8	; 0x2e8 <rprintfu08>
     312:	1f 91       	pop	r17
     314:	0f 91       	pop	r16
     316:	08 95       	ret

00000318 <rprintfu32>:
}

// *** rprintfu32 ***
// prints an unsigned 32-bit number in hex (8 digits)
void rprintfu32(unsigned long data)
{
     318:	ef 92       	push	r14
     31a:	ff 92       	push	r15
     31c:	0f 93       	push	r16
     31e:	1f 93       	push	r17
     320:	7b 01       	movw	r14, r22
     322:	8c 01       	movw	r16, r24
	// print 32-bit hex value
	rprintfu16(data>>16);
     324:	aa 27       	eor	r26, r26
     326:	bb 27       	eor	r27, r27
     328:	0e 94 7f 01 	call	0x2fe	; 0x2fe <rprintfu16>
	rprintfu16(data);
     32c:	c7 01       	movw	r24, r14
     32e:	0e 94 7f 01 	call	0x2fe	; 0x2fe <rprintfu16>
     332:	1f 91       	pop	r17
     334:	0f 91       	pop	r16
     336:	ff 90       	pop	r15
     338:	ef 90       	pop	r14
     33a:	08 95       	ret

0000033c <rprintfNum>:
}

// *** rprintfNum ***
// special printf for numbers only
// see formatting information below
//	Print the number "n" in the given "base"
//	using exactly "numDigits"
//	print +/- if signed flag "isSigned" is TRUE
//	use the character specified in "padchar" to pad extra characters
//
//	Examples:
//	uartPrintfNum(10, 6,  TRUE, ' ',   1234);  -->  " +1234"
//	uartPrintfNum(10, 6, FALSE, '0',   1234);  -->  "001234"
//	uartPrintfNum(16, 6, FALSE, '.', 0x5AA5);  -->  "..5AA5"
void rprintfNum(char base, char numDigits, char isSigned, char padchar, long n)
{
     33c:	2f 92       	push	r2
     33e:	3f 92       	push	r3
     340:	4f 92       	push	r4
     342:	5f 92       	push	r5
     344:	6f 92       	push	r6
     346:	7f 92       	push	r7
     348:	8f 92       	push	r8
     34a:	9f 92       	push	r9
     34c:	af 92       	push	r10
     34e:	bf 92       	push	r11
     350:	cf 92       	push	r12
     352:	df 92       	push	r13
     354:	ef 92       	push	r14
     356:	ff 92       	push	r15
     358:	0f 93       	push	r16
     35a:	1f 93       	push	r17
     35c:	cf 93       	push	r28
     35e:	df 93       	push	r29
     360:	cd b7       	in	r28, 0x3d	; 61
     362:	de b7       	in	r29, 0x3e	; 62
     364:	a2 97       	sbiw	r28, 0x22	; 34
     366:	0f b6       	in	r0, 0x3f	; 63
     368:	f8 94       	cli
     36a:	de bf       	out	0x3e, r29	; 62
     36c:	0f be       	out	0x3f, r0	; 63
     36e:	cd bf       	out	0x3d, r28	; 61
     370:	69 a3       	std	Y+33, r22	; 0x21
     372:	24 2e       	mov	r2, r20
     374:	2a a3       	std	Y+34, r18	; 0x22
     376:	27 01       	movw	r4, r14
     378:	38 01       	movw	r6, r16
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char *p, buf[32];
	unsigned long x;
	unsigned char count;

	// prepare negative number
	if( isSigned && (n < 0) )
     37a:	44 23       	and	r20, r20
     37c:	51 f0       	breq	.+20     	; 0x392 <rprintfNum+0x56>
     37e:	17 ff       	sbrs	r17, 7
     380:	08 c0       	rjmp	.+16     	; 0x392 <rprintfNum+0x56>
	{
		x = -n;
     382:	ee 24       	eor	r14, r14
     384:	ff 24       	eor	r15, r15
     386:	87 01       	movw	r16, r14
     388:	e4 18       	sub	r14, r4
     38a:	f5 08       	sbc	r15, r5
     38c:	06 09       	sbc	r16, r6
     38e:	17 09       	sbc	r17, r7
     390:	02 c0       	rjmp	.+4      	; 0x396 <rprintfNum+0x5a>
	}
	else
	{
	 	x = n;
     392:	83 01       	movw	r16, r6
     394:	72 01       	movw	r14, r4
	}

	// setup little string buffer
	count = (numDigits-1)-(isSigned?1:0);
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	21 10       	cpse	r2, r1
     39a:	91 e0       	ldi	r25, 0x01	; 1
     39c:	39 a0       	ldd	r3, Y+33	; 0x21
     39e:	39 1a       	sub	r3, r25
     3a0:	3a 94       	dec	r3
  	p = buf + sizeof (buf);
  	*--p = '\0';
     3a2:	18 a2       	std	Y+32, r1	; 0x20
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = pgm_read_byte(HexChars + (x%base)); x /= base;
     3a4:	a8 2e       	mov	r10, r24
     3a6:	bb 24       	eor	r11, r11
     3a8:	cc 24       	eor	r12, r12
     3aa:	dd 24       	eor	r13, r13
     3ac:	c8 01       	movw	r24, r16
     3ae:	b7 01       	movw	r22, r14
     3b0:	a6 01       	movw	r20, r12
     3b2:	95 01       	movw	r18, r10
     3b4:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <__udivmodsi4>
     3b8:	fb 01       	movw	r30, r22
     3ba:	ef 52       	subi	r30, 0x2F	; 47
     3bc:	ff 4f       	sbci	r31, 0xFF	; 255
     3be:	64 91       	lpm	r22, Z
     3c0:	6f 8f       	std	Y+31, r22	; 0x1f
     3c2:	c8 01       	movw	r24, r16
     3c4:	b7 01       	movw	r22, r14
     3c6:	a6 01       	movw	r20, r12
     3c8:	95 01       	movw	r18, r10
     3ca:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <__udivmodsi4>
     3ce:	79 01       	movw	r14, r18
     3d0:	8a 01       	movw	r16, r20
     3d2:	8f e1       	ldi	r24, 0x1F	; 31
     3d4:	88 2e       	mov	r8, r24
     3d6:	91 2c       	mov	r9, r1
     3d8:	8c 0e       	add	r8, r28
     3da:	9d 1e       	adc	r9, r29
     3dc:	21 c0       	rjmp	.+66     	; 0x420 <rprintfNum+0xe4>
     3de:	c4 01       	movw	r24, r8
     3e0:	01 97       	sbiw	r24, 0x01	; 1
	// calculate remaining digits
	while(count--)
	{
		if(x != 0)
     3e2:	e1 14       	cp	r14, r1
     3e4:	f1 04       	cpc	r15, r1
     3e6:	01 05       	cpc	r16, r1
     3e8:	11 05       	cpc	r17, r1
     3ea:	b1 f0       	breq	.+44     	; 0x418 <rprintfNum+0xdc>
		{
			// calculate next digit
			*--p = pgm_read_byte(HexChars + (x%base)); x /= base;
     3ec:	4c 01       	movw	r8, r24
     3ee:	c8 01       	movw	r24, r16
     3f0:	b7 01       	movw	r22, r14
     3f2:	a6 01       	movw	r20, r12
     3f4:	95 01       	movw	r18, r10
     3f6:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <__udivmodsi4>
     3fa:	fb 01       	movw	r30, r22
     3fc:	ef 52       	subi	r30, 0x2F	; 47
     3fe:	ff 4f       	sbci	r31, 0xFF	; 255
     400:	64 91       	lpm	r22, Z
     402:	f4 01       	movw	r30, r8
     404:	60 83       	st	Z, r22
     406:	c8 01       	movw	r24, r16
     408:	b7 01       	movw	r22, r14
     40a:	a6 01       	movw	r20, r12
     40c:	95 01       	movw	r18, r10
     40e:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <__udivmodsi4>
     412:	79 01       	movw	r14, r18
     414:	8a 01       	movw	r16, r20
     416:	04 c0       	rjmp	.+8      	; 0x420 <rprintfNum+0xe4>
		}
		else
		{
			// no more digits left, pad out to desired length
			*--p = padchar;
     418:	4c 01       	movw	r8, r24
     41a:	8a a1       	ldd	r24, Y+34	; 0x22
     41c:	f4 01       	movw	r30, r8
     41e:	80 83       	st	Z, r24
     420:	3a 94       	dec	r3
     422:	ef ef       	ldi	r30, 0xFF	; 255
     424:	3e 16       	cp	r3, r30
     426:	d9 f6       	brne	.-74     	; 0x3de <rprintfNum+0xa2>
		}
	}

	// apply signed notation if requested
	if( isSigned )
     428:	22 20       	and	r2, r2
     42a:	a9 f0       	breq	.+42     	; 0x456 <rprintfNum+0x11a>
	{
		if(n < 0)
     42c:	77 fe       	sbrs	r7, 7
     42e:	05 c0       	rjmp	.+10     	; 0x43a <rprintfNum+0xfe>
		{
   			*--p = '-';
     430:	8d e2       	ldi	r24, 0x2D	; 45
     432:	f4 01       	movw	r30, r8
     434:	82 93       	st	-Z, r24
     436:	4f 01       	movw	r8, r30
     438:	0e c0       	rjmp	.+28     	; 0x456 <rprintfNum+0x11a>
     43a:	c4 01       	movw	r24, r8
     43c:	01 97       	sbiw	r24, 0x01	; 1
		}
		else if(n > 0)
     43e:	41 14       	cp	r4, r1
     440:	51 04       	cpc	r5, r1
     442:	61 04       	cpc	r6, r1
     444:	71 04       	cpc	r7, r1
     446:	19 f0       	breq	.+6      	; 0x44e <rprintfNum+0x112>
		{
	   		*--p = '+';
     448:	4c 01       	movw	r8, r24
     44a:	8b e2       	ldi	r24, 0x2B	; 43
     44c:	02 c0       	rjmp	.+4      	; 0x452 <rprintfNum+0x116>
		}
		else
		{
	   		*--p = ' ';
     44e:	4c 01       	movw	r8, r24
     450:	80 e2       	ldi	r24, 0x20	; 32
     452:	f4 01       	movw	r30, r8
     454:	80 83       	st	Z, r24
     456:	19 a1       	ldd	r17, Y+33	; 0x21
     458:	05 c0       	rjmp	.+10     	; 0x464 <__stack+0x5>
		}
	}

	// print the string right-justified
	count = numDigits;
	while(count--)
	{
		rprintfChar(*p++);
     45a:	f4 01       	movw	r30, r8
     45c:	81 91       	ld	r24, Z+
     45e:	4f 01       	movw	r8, r30
     460:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
     464:	11 50       	subi	r17, 0x01	; 1
     466:	c8 f7       	brcc	.-14     	; 0x45a <rprintfNum+0x11e>
     468:	a2 96       	adiw	r28, 0x22	; 34
     46a:	0f b6       	in	r0, 0x3f	; 63
     46c:	f8 94       	cli
     46e:	de bf       	out	0x3e, r29	; 62
     470:	0f be       	out	0x3f, r0	; 63
     472:	cd bf       	out	0x3d, r28	; 61
     474:	df 91       	pop	r29
     476:	cf 91       	pop	r28
     478:	1f 91       	pop	r17
     47a:	0f 91       	pop	r16
     47c:	ff 90       	pop	r15
     47e:	ef 90       	pop	r14
     480:	df 90       	pop	r13
     482:	cf 90       	pop	r12
     484:	bf 90       	pop	r11
     486:	af 90       	pop	r10
     488:	9f 90       	pop	r9
     48a:	8f 90       	pop	r8
     48c:	7f 90       	pop	r7
     48e:	6f 90       	pop	r6
     490:	5f 90       	pop	r5
     492:	4f 90       	pop	r4
     494:	3f 90       	pop	r3
     496:	2f 90       	pop	r2
     498:	08 95       	ret

0000049a <bufferInit>:
     49a:	fc 01       	movw	r30, r24
     49c:	71 83       	std	Z+1, r23	; 0x01
     49e:	60 83       	st	Z, r22
     4a0:	53 83       	std	Z+3, r21	; 0x03
     4a2:	42 83       	std	Z+2, r20	; 0x02
     4a4:	17 82       	std	Z+7, r1	; 0x07
     4a6:	16 82       	std	Z+6, r1	; 0x06
     4a8:	15 82       	std	Z+5, r1	; 0x05
     4aa:	14 82       	std	Z+4, r1	; 0x04
     4ac:	08 95       	ret

000004ae <bufferGetFromFront>:
}

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	ec 01       	movw	r28, r24
	unsigned char data = 0;
	
	// check to see if there's data in the buffer
	if(buffer->datalength)
     4b4:	8c 81       	ldd	r24, Y+4	; 0x04
     4b6:	9d 81       	ldd	r25, Y+5	; 0x05
     4b8:	89 2b       	or	r24, r25
     4ba:	11 f4       	brne	.+4      	; 0x4c0 <bufferGetFromFront+0x12>
     4bc:	e0 e0       	ldi	r30, 0x00	; 0
     4be:	18 c0       	rjmp	.+48     	; 0x4f0 <bufferGetFromFront+0x42>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
     4c0:	8e 81       	ldd	r24, Y+6	; 0x06
     4c2:	9f 81       	ldd	r25, Y+7	; 0x07
     4c4:	e8 81       	ld	r30, Y
     4c6:	f9 81       	ldd	r31, Y+1	; 0x01
     4c8:	e8 0f       	add	r30, r24
     4ca:	f9 1f       	adc	r31, r25
     4cc:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
     4ce:	01 96       	adiw	r24, 0x01	; 1
     4d0:	9f 83       	std	Y+7, r25	; 0x07
     4d2:	8e 83       	std	Y+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     4d4:	6a 81       	ldd	r22, Y+2	; 0x02
     4d6:	7b 81       	ldd	r23, Y+3	; 0x03
     4d8:	86 17       	cp	r24, r22
     4da:	97 07       	cpc	r25, r23
     4dc:	20 f0       	brcs	.+8      	; 0x4e6 <bufferGetFromFront+0x38>
		{
			buffer->dataindex %= buffer->size;
     4de:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
     4e2:	9f 83       	std	Y+7, r25	; 0x07
     4e4:	8e 83       	std	Y+6, r24	; 0x06
		}
		buffer->datalength--;
     4e6:	8c 81       	ldd	r24, Y+4	; 0x04
     4e8:	9d 81       	ldd	r25, Y+5	; 0x05
     4ea:	01 97       	sbiw	r24, 0x01	; 1
     4ec:	9d 83       	std	Y+5, r25	; 0x05
     4ee:	8c 83       	std	Y+4, r24	; 0x04
	}
	// return
	return data;
}
     4f0:	8e 2f       	mov	r24, r30
     4f2:	99 27       	eor	r25, r25
     4f4:	df 91       	pop	r29
     4f6:	cf 91       	pop	r28
     4f8:	08 95       	ret

000004fa <__vector_13>:

// add byte to end of uart Tx buffer
u08 uartAddToTxBuffer(u08 data)
{
	// add data byte to the end of the tx buffer
	return bufferAddToEnd(&uartTxBuffer, data);
}

// start transmission of the current uart Tx buffer contents
void uartSendTxBuffer(void)
{
	// turn on buffered transmit
	uartBufferedTx = TRUE;
	// send the first byte to get things going by interrupts
	uartSendByte(bufferGetFromFront(&uartTxBuffer));
}
/*
// transmit nBytes from buffer out the uart
u08 uartSendBuffer(char *buffer, u16 nBytes)
{
	register u08 first;
	register u16 i;

	// check if there's space (and that we have any bytes to send at all)
	if((uartTxBuffer.datalength + nBytes < uartTxBuffer.size) && nBytes)
	{
		// grab first character
		first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer, *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx = TRUE;
		uartSendByte(first);
		// return success
		return TRUE;
	}
	else
	{
		// return failure
		return FALSE;
	}
}
*/
// UART Transmit Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_TRANS)
{
     4fa:	1f 92       	push	r1
     4fc:	0f 92       	push	r0
     4fe:	0f b6       	in	r0, 0x3f	; 63
     500:	0f 92       	push	r0
     502:	11 24       	eor	r1, r1
     504:	2f 93       	push	r18
     506:	3f 93       	push	r19
     508:	4f 93       	push	r20
     50a:	5f 93       	push	r21
     50c:	6f 93       	push	r22
     50e:	7f 93       	push	r23
     510:	8f 93       	push	r24
     512:	9f 93       	push	r25
     514:	af 93       	push	r26
     516:	bf 93       	push	r27
     518:	ef 93       	push	r30
     51a:	ff 93       	push	r31
	// check if buffered tx is enabled
	if(uartBufferedTx)
     51c:	80 91 d3 01 	lds	r24, 0x01D3
     520:	88 23       	and	r24, r24
     522:	71 f0       	breq	.+28     	; 0x540 <__vector_13+0x46>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer.datalength)
     524:	80 91 61 02 	lds	r24, 0x0261
     528:	90 91 62 02 	lds	r25, 0x0262
     52c:	89 2b       	or	r24, r25
     52e:	31 f0       	breq	.+12     	; 0x53c <__vector_13+0x42>
		{
			// send byte from top of buffer
			outb(UDR, bufferGetFromFront(&uartTxBuffer));
     530:	8d e5       	ldi	r24, 0x5D	; 93
     532:	92 e0       	ldi	r25, 0x02	; 2
     534:	0e 94 57 02 	call	0x4ae	; 0x4ae <bufferGetFromFront>
     538:	8c b9       	out	0x0c, r24	; 12
     53a:	05 c0       	rjmp	.+10     	; 0x546 <__vector_13+0x4c>
		}
		else
		{
			// no data left
			uartBufferedTx = FALSE;
     53c:	10 92 d3 01 	sts	0x01D3, r1
			// return to ready state
			uartReadyTx = TRUE;
		}
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx = TRUE;
     540:	8f ef       	ldi	r24, 0xFF	; 255
     542:	80 93 41 01 	sts	0x0141, r24
     546:	ff 91       	pop	r31
     548:	ef 91       	pop	r30
     54a:	bf 91       	pop	r27
     54c:	af 91       	pop	r26
     54e:	9f 91       	pop	r25
     550:	8f 91       	pop	r24
     552:	7f 91       	pop	r23
     554:	6f 91       	pop	r22
     556:	5f 91       	pop	r21
     558:	4f 91       	pop	r20
     55a:	3f 91       	pop	r19
     55c:	2f 91       	pop	r18
     55e:	0f 90       	pop	r0
     560:	0f be       	out	0x3f, r0	; 63
     562:	0f 90       	pop	r0
     564:	1f 90       	pop	r1
     566:	18 95       	reti

00000568 <uartReceiveByte>:
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
     56c:	ec 01       	movw	r28, r24
     56e:	80 91 b9 01 	lds	r24, 0x01B9
     572:	90 91 ba 01 	lds	r25, 0x01BA
     576:	89 2b       	or	r24, r25
     578:	71 f0       	breq	.+28     	; 0x596 <uartReceiveByte+0x2e>
     57a:	80 91 bb 01 	lds	r24, 0x01BB
     57e:	90 91 bc 01 	lds	r25, 0x01BC
     582:	89 2b       	or	r24, r25
     584:	41 f0       	breq	.+16     	; 0x596 <uartReceiveByte+0x2e>
     586:	87 eb       	ldi	r24, 0xB7	; 183
     588:	91 e0       	ldi	r25, 0x01	; 1
     58a:	0e 94 57 02 	call	0x4ae	; 0x4ae <bufferGetFromFront>
     58e:	88 83       	st	Y, r24
     590:	8f ef       	ldi	r24, 0xFF	; 255
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	02 c0       	rjmp	.+4      	; 0x59a <uartReceiveByte+0x32>
     596:	80 e0       	ldi	r24, 0x00	; 0
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <uartGetByte>:
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	cd b7       	in	r28, 0x3d	; 61
     5a6:	de b7       	in	r29, 0x3e	; 62
     5a8:	21 97       	sbiw	r28, 0x01	; 1
     5aa:	0f b6       	in	r0, 0x3f	; 63
     5ac:	f8 94       	cli
     5ae:	de bf       	out	0x3e, r29	; 62
     5b0:	0f be       	out	0x3f, r0	; 63
     5b2:	cd bf       	out	0x3d, r28	; 61
     5b4:	ce 01       	movw	r24, r28
     5b6:	01 96       	adiw	r24, 0x01	; 1
     5b8:	0e 94 b4 02 	call	0x568	; 0x568 <uartReceiveByte>
     5bc:	88 23       	and	r24, r24
     5be:	19 f4       	brne	.+6      	; 0x5c6 <uartGetByte+0x26>
     5c0:	8f ef       	ldi	r24, 0xFF	; 255
     5c2:	9f ef       	ldi	r25, 0xFF	; 255
     5c4:	02 c0       	rjmp	.+4      	; 0x5ca <uartGetByte+0x2a>
     5c6:	89 81       	ldd	r24, Y+1	; 0x01
     5c8:	99 27       	eor	r25, r25
     5ca:	21 96       	adiw	r28, 0x01	; 1
     5cc:	0f b6       	in	r0, 0x3f	; 63
     5ce:	f8 94       	cli
     5d0:	de bf       	out	0x3e, r29	; 62
     5d2:	0f be       	out	0x3f, r0	; 63
     5d4:	cd bf       	out	0x3d, r28	; 61
     5d6:	df 91       	pop	r29
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
     5dc:	fc 01       	movw	r30, r24
     5de:	9b 01       	movw	r18, r22
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
     5e0:	84 81       	ldd	r24, Z+4	; 0x04
     5e2:	95 81       	ldd	r25, Z+5	; 0x05
     5e4:	68 17       	cp	r22, r24
     5e6:	79 07       	cpc	r23, r25
     5e8:	b0 f4       	brcc	.+44     	; 0x616 <bufferDumpFromFront+0x3a>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
     5ea:	86 81       	ldd	r24, Z+6	; 0x06
     5ec:	97 81       	ldd	r25, Z+7	; 0x07
     5ee:	86 0f       	add	r24, r22
     5f0:	97 1f       	adc	r25, r23
     5f2:	97 83       	std	Z+7, r25	; 0x07
     5f4:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
     5f6:	62 81       	ldd	r22, Z+2	; 0x02
     5f8:	73 81       	ldd	r23, Z+3	; 0x03
     5fa:	86 17       	cp	r24, r22
     5fc:	97 07       	cpc	r25, r23
     5fe:	20 f0       	brcs	.+8      	; 0x608 <bufferDumpFromFront+0x2c>
		{
			buffer->dataindex %= buffer->size;
     600:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
     604:	97 83       	std	Z+7, r25	; 0x07
     606:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
     608:	84 81       	ldd	r24, Z+4	; 0x04
     60a:	95 81       	ldd	r25, Z+5	; 0x05
     60c:	82 1b       	sub	r24, r18
     60e:	93 0b       	sbc	r25, r19
     610:	95 83       	std	Z+5, r25	; 0x05
     612:	84 83       	std	Z+4, r24	; 0x04
     614:	08 95       	ret
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
     616:	15 82       	std	Z+5, r1	; 0x05
     618:	14 82       	std	Z+4, r1	; 0x04
     61a:	08 95       	ret

0000061c <bufferGetAtIndex>:
	}
}

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
     61c:	fc 01       	movw	r30, r24
     61e:	cb 01       	movw	r24, r22
     620:	26 81       	ldd	r18, Z+6	; 0x06
     622:	37 81       	ldd	r19, Z+7	; 0x07
     624:	62 81       	ldd	r22, Z+2	; 0x02
     626:	73 81       	ldd	r23, Z+3	; 0x03
     628:	82 0f       	add	r24, r18
     62a:	93 1f       	adc	r25, r19
     62c:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
     630:	01 90       	ld	r0, Z+
     632:	f0 81       	ld	r31, Z
     634:	e0 2d       	mov	r30, r0
     636:	e8 0f       	add	r30, r24
     638:	f9 1f       	adc	r31, r25
     63a:	80 81       	ld	r24, Z
	// return character at index in buffer
	return buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
}
     63c:	99 27       	eor	r25, r25
     63e:	08 95       	ret

00000640 <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	ec 01       	movw	r28, r24
     646:	46 2f       	mov	r20, r22
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
     648:	2c 81       	ldd	r18, Y+4	; 0x04
     64a:	3d 81       	ldd	r19, Y+5	; 0x05
     64c:	6a 81       	ldd	r22, Y+2	; 0x02
     64e:	7b 81       	ldd	r23, Y+3	; 0x03
     650:	26 17       	cp	r18, r22
     652:	37 07       	cpc	r19, r23
     654:	18 f0       	brcs	.+6      	; 0x65c <bufferAddToEnd+0x1c>
     656:	80 e0       	ldi	r24, 0x00	; 0
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	12 c0       	rjmp	.+36     	; 0x680 <bufferAddToEnd+0x40>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
     65c:	8e 81       	ldd	r24, Y+6	; 0x06
     65e:	9f 81       	ldd	r25, Y+7	; 0x07
     660:	82 0f       	add	r24, r18
     662:	93 1f       	adc	r25, r19
     664:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
     668:	e8 81       	ld	r30, Y
     66a:	f9 81       	ldd	r31, Y+1	; 0x01
     66c:	e8 0f       	add	r30, r24
     66e:	f9 1f       	adc	r31, r25
     670:	40 83       	st	Z, r20
		// increment the length
		buffer->datalength++;
     672:	8c 81       	ldd	r24, Y+4	; 0x04
     674:	9d 81       	ldd	r25, Y+5	; 0x05
     676:	01 96       	adiw	r24, 0x01	; 1
     678:	9d 83       	std	Y+5, r25	; 0x05
     67a:	8c 83       	std	Y+4, r24	; 0x04
     67c:	8f ef       	ldi	r24, 0xFF	; 255
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	df 91       	pop	r29
     682:	cf 91       	pop	r28
     684:	08 95       	ret

00000686 <__vector_11>:
	}
}

// UART Receive Complete Interrupt Handler
UART_INTERRUPT_HANDLER(SIG_UART_RECV)
{
     686:	1f 92       	push	r1
     688:	0f 92       	push	r0
     68a:	0f b6       	in	r0, 0x3f	; 63
     68c:	0f 92       	push	r0
     68e:	11 24       	eor	r1, r1
     690:	2f 93       	push	r18
     692:	3f 93       	push	r19
     694:	4f 93       	push	r20
     696:	5f 93       	push	r21
     698:	6f 93       	push	r22
     69a:	7f 93       	push	r23
     69c:	8f 93       	push	r24
     69e:	9f 93       	push	r25
     6a0:	af 93       	push	r26
     6a2:	bf 93       	push	r27
     6a4:	ef 93       	push	r30
     6a6:	ff 93       	push	r31
	u08 c;
	
	// get received char
	c = inb(UDR);
     6a8:	6c b1       	in	r22, 0x0c	; 12

	// if there's a user function to handle this receive event
	if(UartRxFunc)
     6aa:	80 91 f3 00 	lds	r24, 0x00F3
     6ae:	90 91 f4 00 	lds	r25, 0x00F4
     6b2:	89 2b       	or	r24, r25
     6b4:	39 f0       	breq	.+14     	; 0x6c4 <__vector_11+0x3e>
	{
		// call it and pass the received data
		UartRxFunc(c);
     6b6:	e0 91 f3 00 	lds	r30, 0x00F3
     6ba:	f0 91 f4 00 	lds	r31, 0x00F4
     6be:	86 2f       	mov	r24, r22
     6c0:	09 95       	icall
     6c2:	0f c0       	rjmp	.+30     	; 0x6e2 <__vector_11+0x5c>
	}
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer, c) )
     6c4:	87 eb       	ldi	r24, 0xB7	; 183
     6c6:	91 e0       	ldi	r25, 0x01	; 1
     6c8:	0e 94 20 03 	call	0x640	; 0x640 <bufferAddToEnd>
     6cc:	88 23       	and	r24, r24
     6ce:	49 f4       	brne	.+18     	; 0x6e2 <__vector_11+0x5c>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow++;
     6d0:	80 91 65 02 	lds	r24, 0x0265
     6d4:	90 91 66 02 	lds	r25, 0x0266
     6d8:	01 96       	adiw	r24, 0x01	; 1
     6da:	90 93 66 02 	sts	0x0266, r25
     6de:	80 93 65 02 	sts	0x0265, r24
     6e2:	ff 91       	pop	r31
     6e4:	ef 91       	pop	r30
     6e6:	bf 91       	pop	r27
     6e8:	af 91       	pop	r26
     6ea:	9f 91       	pop	r25
     6ec:	8f 91       	pop	r24
     6ee:	7f 91       	pop	r23
     6f0:	6f 91       	pop	r22
     6f2:	5f 91       	pop	r21
     6f4:	4f 91       	pop	r20
     6f6:	3f 91       	pop	r19
     6f8:	2f 91       	pop	r18
     6fa:	0f 90       	pop	r0
     6fc:	0f be       	out	0x3f, r0	; 63
     6fe:	0f 90       	pop	r0
     700:	1f 90       	pop	r1
     702:	18 95       	reti

00000704 <uartAddToTxBuffer>:
     704:	68 2f       	mov	r22, r24
     706:	8d e5       	ldi	r24, 0x5D	; 93
     708:	92 e0       	ldi	r25, 0x02	; 2
     70a:	0e 94 20 03 	call	0x640	; 0x640 <bufferAddToEnd>
     70e:	99 27       	eor	r25, r25
     710:	08 95       	ret

00000712 <bufferIsNotFull>:
		// return success
		return -1;
	}
	else return 0;
}

unsigned char bufferIsNotFull(cBuffer* buffer)
{
     712:	fc 01       	movw	r30, r24
     714:	40 e0       	ldi	r20, 0x00	; 0
     716:	50 e0       	ldi	r21, 0x00	; 0
     718:	24 81       	ldd	r18, Z+4	; 0x04
     71a:	35 81       	ldd	r19, Z+5	; 0x05
     71c:	82 81       	ldd	r24, Z+2	; 0x02
     71e:	93 81       	ldd	r25, Z+3	; 0x03
     720:	28 17       	cp	r18, r24
     722:	39 07       	cpc	r19, r25
     724:	10 f4       	brcc	.+4      	; 0x72a <bufferIsNotFull+0x18>
     726:	41 e0       	ldi	r20, 0x01	; 1
     728:	50 e0       	ldi	r21, 0x00	; 0
	// check to see if the buffer has room
	// return true if there is room
	return (buffer->datalength < buffer->size);
}
     72a:	ca 01       	movw	r24, r20
     72c:	08 95       	ret

0000072e <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
     72e:	fc 01       	movw	r30, r24
     730:	15 82       	std	Z+5, r1	; 0x05
     732:	14 82       	std	Z+4, r1	; 0x04
     734:	08 95       	ret

00000736 <spiInit>:
#endif

// access routines
void spiInit()
{
     736:	c7 9a       	sbi	0x18, 7	; 24
#ifdef __AVR_ATmega128__
	// setup SPI I/O pins
	sbi(PORTB, 1);	// set SCK hi
	sbi(DDRB, 1);	// set SCK as output
	cbi(DDRB, 3);	// set MISO as input
	sbi(DDRB, 2);	// set MOSI as output
	sbi(DDRB, 0);	// SS must be output for Master mode to work
#elif __AVR_ATmega8__
    // setup SPI I/O pins
    sbi(PORTB, 5);  // set SCK hi
    sbi(DDRB, 5);   // set SCK as output
    cbi(DDRB, 4);   // set MISO as input
    sbi(DDRB, 3);   // set MOSI as output
    sbi(DDRB, 2);   // SS must be output for Master mode to work
#else
	// setup SPI I/O pins
	sbi(PORTB, 7);	// set SCK hi
	sbi(DDRB, 7);	// set SCK as output
     738:	bf 9a       	sbi	0x17, 7	; 23
	cbi(DDRB, 6);	// set MISO as input
     73a:	be 98       	cbi	0x17, 6	; 23
	sbi(DDRB, 5);	// set MOSI as output
     73c:	bd 9a       	sbi	0x17, 5	; 23
	sbi(DDRB, 4);	// SS must be output for Master mode to work
     73e:	bc 9a       	sbi	0x17, 4	; 23
#endif
	
	// setup SPI interface :
	// master mode
	sbi(SPCR, MSTR);
     740:	6c 9a       	sbi	0x0d, 4	; 13
	// clock = f/4
//	cbi(SPCR, SPR0);
//	cbi(SPCR, SPR1);
	// clock = f/16
	cbi(SPCR, SPR0);
     742:	68 98       	cbi	0x0d, 0	; 13
	sbi(SPCR, SPR1);
     744:	69 9a       	sbi	0x0d, 1	; 13
	// select clock phase positive-going in middle of data
	cbi(SPCR, CPOL);
     746:	6b 98       	cbi	0x0d, 3	; 13
	// Data order MSB first
	cbi(SPCR,DORD);
     748:	6d 98       	cbi	0x0d, 5	; 13
	// enable SPI
	sbi(SPCR, SPE);
     74a:	6e 9a       	sbi	0x0d, 6	; 13
		
	
	// some other possible configs
	//outp((1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	//outp((1<<CPHA)|(1<<CPOL)|(1<<MSTR)|(1<<SPE)|(1<<SPR0)|(1<<SPR1), SPCR );
	//outp((1<<CPHA)|(1<<MSTR)|(1<<SPE)|(1<<SPR0), SPCR );
	
	// clear status
	inb(SPSR);
     74c:	8e b1       	in	r24, 0x0e	; 14
	spiTransferComplete = TRUE;
     74e:	8f ef       	ldi	r24, 0xFF	; 255
     750:	80 93 d2 01 	sts	0x01D2, r24
     754:	08 95       	ret

00000756 <spiSendByte>:

	// enable SPI interrupt
	#ifdef SPI_USEINT
	sbi(SPCR, SPIE);
	#endif
}
/*
void spiSetBitrate(u08 spr)
{
	outb(SPCR, (inb(SPCR) & ((1<<SPR0)|(1<<SPR1))) | (spr&((1<<SPR0)|(1<<SPR1)))));
}
*/
void spiSendByte(u08 data)
{
     756:	77 9b       	sbis	0x0e, 7	; 14
     758:	fe cf       	rjmp	.-4      	; 0x756 <spiSendByte>
	// send a byte over SPI and ignore reply
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
	#endif

	spiTransferComplete = FALSE;
     75a:	10 92 d2 01 	sts	0x01D2, r1
	outb(SPDR, data);
     75e:	8f b9       	out	0x0f, r24	; 15
     760:	08 95       	ret

00000762 <spiTransferByte>:
}

u08 spiTransferByte(u08 data)
{
     762:	10 92 d2 01 	sts	0x01D2, r1
/*	// make sure interface is idle
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
	#endif
*/
	// send the given data
	spiTransferComplete = FALSE;
	outb(SPDR, data);
     766:	8f b9       	out	0x0f, r24	; 15

	// wait for transfer to complete
	#ifdef SPI_USEINT
		while(!spiTransferComplete);
	#else
		while(!(inb(SPSR) & (1<<SPIF)));
     768:	77 9b       	sbis	0x0e, 7	; 14
     76a:	fe cf       	rjmp	.-4      	; 0x768 <spiTransferByte+0x6>
		// *** reading of the SPSR and SPDR are crucial
		// *** to the clearing of the SPIF flag
		// *** in non-interrupt mode
		//inb(SPDR);
		// set flag
		spiTransferComplete = TRUE;
     76c:	8f ef       	ldi	r24, 0xFF	; 255
     76e:	80 93 d2 01 	sts	0x01D2, r24
	#endif
	// return the received data
	return inb(SPDR);
     772:	8f b1       	in	r24, 0x0f	; 15
}
     774:	99 27       	eor	r25, r25
     776:	08 95       	ret

00000778 <spiTransferWord>:

u16 spiTransferWord(u16 data)
{
     778:	ef 92       	push	r14
     77a:	ff 92       	push	r15
     77c:	0f 93       	push	r16
     77e:	1f 93       	push	r17
     780:	7c 01       	movw	r14, r24
	u16 rxData = 0;

	// send MS byte of given data
	rxData = (spiTransferByte((data>>8) & 0x00FF))<<8;
     782:	89 2f       	mov	r24, r25
     784:	99 27       	eor	r25, r25
     786:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     78a:	08 2f       	mov	r16, r24
     78c:	11 27       	eor	r17, r17
     78e:	10 2f       	mov	r17, r16
     790:	00 27       	eor	r16, r16
	// send LS byte of given data
	rxData |= (spiTransferByte(data & 0x00FF));
     792:	8e 2d       	mov	r24, r14
     794:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     798:	99 27       	eor	r25, r25

	// return the received data
	return rxData;
}
     79a:	80 2b       	or	r24, r16
     79c:	91 2b       	or	r25, r17
     79e:	1f 91       	pop	r17
     7a0:	0f 91       	pop	r16
     7a2:	ff 90       	pop	r15
     7a4:	ef 90       	pop	r14
     7a6:	08 95       	ret

000007a8 <a2dOff>:
}

// turn off a2d converter
void a2dOff(void)
{
     7a8:	33 98       	cbi	0x06, 3	; 6
	cbi(ADCSR, ADIE);				// disable ADC interrupts
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
     7aa:	37 98       	cbi	0x06, 7	; 6
     7ac:	08 95       	ret

000007ae <a2dSetPrescaler>:
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
     7ae:	96 b1       	in	r25, 0x06	; 6
     7b0:	98 7f       	andi	r25, 0xF8	; 248
     7b2:	98 2b       	or	r25, r24
     7b4:	96 b9       	out	0x06, r25	; 6
     7b6:	08 95       	ret

000007b8 <a2dSetReference>:
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
}

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
     7b8:	97 b1       	in	r25, 0x07	; 7
     7ba:	9f 73       	andi	r25, 0x3F	; 63
     7bc:	82 95       	swap	r24
     7be:	88 0f       	add	r24, r24
     7c0:	88 0f       	add	r24, r24
     7c2:	80 7c       	andi	r24, 0xC0	; 192
     7c4:	98 2b       	or	r25, r24
     7c6:	97 b9       	out	0x07, r25	; 7
     7c8:	08 95       	ret

000007ca <a2dSetChannel>:
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
}

// sets the a2d input channel
void a2dSetChannel(unsigned char ch)
{
     7ca:	97 b1       	in	r25, 0x07	; 7
     7cc:	90 7e       	andi	r25, 0xE0	; 224
     7ce:	8f 71       	andi	r24, 0x1F	; 31
     7d0:	98 2b       	or	r25, r24
     7d2:	97 b9       	out	0x07, r25	; 7
     7d4:	08 95       	ret

000007d6 <a2dStartConvert>:
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
}

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
     7d6:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
	sbi(ADCSR, ADSC);	// start conversion
     7d8:	36 9a       	sbi	0x06, 6	; 6
     7da:	08 95       	ret

000007dc <a2dIsComplete>:
}

// return TRUE if conversion is complete
u08 a2dIsComplete(void)
{
     7dc:	86 b1       	in	r24, 0x06	; 6
     7de:	99 27       	eor	r25, r25
	return bit_is_set(ADCSR, ADSC);
}
     7e0:	80 74       	andi	r24, 0x40	; 64
     7e2:	90 70       	andi	r25, 0x00	; 0
     7e4:	08 95       	ret

000007e6 <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(unsigned char ch)
{
     7e6:	10 92 54 02 	sts	0x0254, r1
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
     7ea:	97 b1       	in	r25, 0x07	; 7
     7ec:	90 7e       	andi	r25, 0xE0	; 224
     7ee:	8f 71       	andi	r24, 0x1F	; 31
     7f0:	98 2b       	or	r25, r24
     7f2:	97 b9       	out	0x07, r25	; 7
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
     7f4:	34 9a       	sbi	0x06, 4	; 6
	sbi(ADCSR, ADSC);						// start conversion
     7f6:	36 9a       	sbi	0x06, 6	; 6
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete
     7f8:	36 99       	sbic	0x06, 6	; 6
     7fa:	fe cf       	rjmp	.-4      	; 0x7f8 <a2dConvert10bit+0x12>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits);
     7fc:	84 b1       	in	r24, 0x04	; 4
     7fe:	25 b1       	in	r18, 0x05	; 5
     800:	99 27       	eor	r25, r25
     802:	33 27       	eor	r19, r19
     804:	32 2f       	mov	r19, r18
     806:	22 27       	eor	r18, r18
}
     808:	82 2b       	or	r24, r18
     80a:	93 2b       	or	r25, r19
     80c:	08 95       	ret

0000080e <a2dConvert8bit>:

// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
unsigned char a2dConvert8bit(unsigned char ch)
{
     80e:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <a2dConvert10bit>
     812:	96 95       	lsr	r25
     814:	87 95       	ror	r24
     816:	96 95       	lsr	r25
     818:	87 95       	ror	r24
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
}
     81a:	99 27       	eor	r25, r25
     81c:	08 95       	ret

0000081e <__vector_14>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(SIG_ADC)
{
     81e:	1f 92       	push	r1
     820:	0f 92       	push	r0
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	0f 92       	push	r0
     826:	11 24       	eor	r1, r1
     828:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
     82a:	8f ef       	ldi	r24, 0xFF	; 255
     82c:	80 93 54 02 	sts	0x0254, r24
     830:	8f 91       	pop	r24
     832:	0f 90       	pop	r0
     834:	0f be       	out	0x3f, r0	; 63
     836:	0f 90       	pop	r0
     838:	1f 90       	pop	r1
     83a:	18 95       	reti

0000083c <i2cSetBitrate>:
	sei();
}

void i2cSetBitrate(u16 bitrateKHz)
{
     83c:	bc 01       	movw	r22, r24
	u08 bitrate_div;
	// set i2c bitrate
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
     83e:	08 98       	cbi	0x01, 0	; 1
		cbi(TWSR, TWPS1);
     840:	09 98       	cbi	0x01, 1	; 1
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
     842:	88 ee       	ldi	r24, 0xE8	; 232
     844:	93 e0       	ldi	r25, 0x03	; 3
     846:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
	if(bitrate_div >= 16)
     84a:	60 31       	cpi	r22, 0x10	; 16
     84c:	38 f0       	brcs	.+14     	; 0x85c <i2cSetBitrate+0x20>
		bitrate_div = (bitrate_div-16)/2;
     84e:	86 2f       	mov	r24, r22
     850:	99 27       	eor	r25, r25
     852:	40 97       	sbiw	r24, 0x10	; 16
     854:	62 e0       	ldi	r22, 0x02	; 2
     856:	70 e0       	ldi	r23, 0x00	; 0
     858:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <__divmodhi4>
	outb(TWBR, bitrate_div);
     85c:	60 b9       	out	0x00, r22	; 0
     85e:	08 95       	ret

00000860 <i2cInit>:
     860:	a8 9a       	sbi	0x15, 0	; 21
     862:	a9 9a       	sbi	0x15, 1	; 21
     864:	90 9a       	sbi	0x12, 0	; 18
     866:	91 9a       	sbi	0x12, 1	; 18
     868:	10 92 3e 01 	sts	0x013E, r1
     86c:	10 92 3d 01 	sts	0x013D, r1
     870:	10 92 40 01 	sts	0x0140, r1
     874:	10 92 3f 01 	sts	0x013F, r1
     878:	84 e6       	ldi	r24, 0x64	; 100
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	0e 94 1e 04 	call	0x83c	; 0x83c <i2cSetBitrate>
     880:	86 b7       	in	r24, 0x36	; 54
     882:	84 60       	ori	r24, 0x04	; 4
     884:	86 bf       	out	0x36, r24	; 54
     886:	10 92 f7 00 	sts	0x00F7, r1
     88a:	86 b7       	in	r24, 0x36	; 54
     88c:	81 60       	ori	r24, 0x01	; 1
     88e:	86 bf       	out	0x36, r24	; 54
     890:	86 b7       	in	r24, 0x36	; 54
     892:	80 64       	ori	r24, 0x40	; 64
     894:	86 bf       	out	0x36, r24	; 54
     896:	78 94       	sei
     898:	08 95       	ret

0000089a <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
     89a:	8e 7f       	andi	r24, 0xFE	; 254
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	61 11       	cpse	r22, r1
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	89 2b       	or	r24, r25
     8a4:	82 b9       	out	0x02, r24	; 2
     8a6:	08 95       	ret

000008a8 <i2cSetSlaveReceiveHandler>:
}

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
     8a8:	90 93 3e 01 	sts	0x013E, r25
     8ac:	80 93 3d 01 	sts	0x013D, r24
     8b0:	08 95       	ret

000008b2 <i2cSetSlaveTransmitHandler>:
	i2cSlaveReceive = i2cSlaveRx_func;
}

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
     8b2:	90 93 40 01 	sts	0x0140, r25
     8b6:	80 93 3f 01 	sts	0x013F, r24
     8ba:	08 95       	ret

000008bc <i2cSendStart>:
	i2cSlaveTransmit = i2cSlaveTx_func;
}

inline void i2cSendStart(void)
{
     8bc:	86 b7       	in	r24, 0x36	; 54
     8be:	8f 70       	andi	r24, 0x0F	; 15
     8c0:	80 6a       	ori	r24, 0xA0	; 160
     8c2:	86 bf       	out	0x36, r24	; 54
     8c4:	08 95       	ret

000008c6 <i2cSendStop>:
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
}

inline void i2cSendStop(void)
{
     8c6:	86 b7       	in	r24, 0x36	; 54
     8c8:	8f 70       	andi	r24, 0x0F	; 15
     8ca:	80 6d       	ori	r24, 0xD0	; 208
     8cc:	86 bf       	out	0x36, r24	; 54
     8ce:	08 95       	ret

000008d0 <i2cWaitForComplete>:
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
}

inline void i2cWaitForComplete(void)
{
     8d0:	06 b6       	in	r0, 0x36	; 54
     8d2:	07 fe       	sbrs	r0, 7
     8d4:	fd cf       	rjmp	.-6      	; 0x8d0 <i2cWaitForComplete>
     8d6:	08 95       	ret

000008d8 <i2cSendByte>:
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
}

inline void i2cSendByte(u08 data)
{
     8d8:	83 b9       	out	0x03, r24	; 3
	// save data to the TWDR
	outb(TWDR, data);
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     8da:	86 b7       	in	r24, 0x36	; 54
     8dc:	8f 70       	andi	r24, 0x0F	; 15
     8de:	80 68       	ori	r24, 0x80	; 128
     8e0:	86 bf       	out	0x36, r24	; 54
     8e2:	08 95       	ret

000008e4 <i2cReceiveByte>:
}

inline void i2cReceiveByte(u08 ackFlag)
{
     8e4:	88 23       	and	r24, r24
     8e6:	21 f0       	breq	.+8      	; 0x8f0 <i2cReceiveByte+0xc>
	// begin receive over i2c
	if( ackFlag )
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
     8e8:	86 b7       	in	r24, 0x36	; 54
     8ea:	8f 70       	andi	r24, 0x0F	; 15
     8ec:	80 6c       	ori	r24, 0xC0	; 192
     8ee:	03 c0       	rjmp	.+6      	; 0x8f6 <i2cReceiveByte+0x12>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
     8f0:	86 b7       	in	r24, 0x36	; 54
     8f2:	8f 70       	andi	r24, 0x0F	; 15
     8f4:	80 68       	ori	r24, 0x80	; 128
     8f6:	86 bf       	out	0x36, r24	; 54
     8f8:	08 95       	ret

000008fa <i2cGetReceivedByte>:
	}
}

inline u08 i2cGetReceivedByte(void)
{
     8fa:	83 b1       	in	r24, 0x03	; 3
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
}
     8fc:	99 27       	eor	r25, r25
     8fe:	08 95       	ret

00000900 <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
     900:	81 b1       	in	r24, 0x01	; 1
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
}
     902:	99 27       	eor	r25, r25
     904:	08 95       	ret

00000906 <i2cMasterSendNI>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
	u08 i;
	// wait for interface to be ready
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_RX;
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
}

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
     906:	98 2f       	mov	r25, r24
     908:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
     90a:	86 b7       	in	r24, 0x36	; 54
     90c:	8e 7f       	andi	r24, 0xFE	; 254
     90e:	86 bf       	out	0x36, r24	; 54
     910:	86 b7       	in	r24, 0x36	; 54
     912:	8f 70       	andi	r24, 0x0F	; 15
     914:	80 6a       	ori	r24, 0xA0	; 160
     916:	86 bf       	out	0x36, r24	; 54
     918:	06 b6       	in	r0, 0x36	; 54
     91a:	07 fe       	sbrs	r0, 7
     91c:	fd cf       	rjmp	.-6      	; 0x918 <i2cMasterSendNI+0x12>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
     91e:	9e 7f       	andi	r25, 0xFE	; 254
     920:	93 b9       	out	0x03, r25	; 3
     922:	86 b7       	in	r24, 0x36	; 54
     924:	8f 70       	andi	r24, 0x0F	; 15
     926:	80 68       	ori	r24, 0x80	; 128
     928:	86 bf       	out	0x36, r24	; 54
     92a:	06 b6       	in	r0, 0x36	; 54
     92c:	07 fe       	sbrs	r0, 7
     92e:	fd cf       	rjmp	.-6      	; 0x92a <i2cMasterSendNI+0x24>
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
     930:	81 b1       	in	r24, 0x01	; 1
     932:	88 31       	cpi	r24, 0x18	; 24
     934:	69 f0       	breq	.+26     	; 0x950 <i2cMasterSendNI+0x4a>
     936:	91 e0       	ldi	r25, 0x01	; 1
     938:	0e c0       	rjmp	.+28     	; 0x956 <i2cMasterSendNI+0x50>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
     93a:	80 81       	ld	r24, Z
     93c:	83 b9       	out	0x03, r24	; 3
     93e:	86 b7       	in	r24, 0x36	; 54
     940:	8f 70       	andi	r24, 0x0F	; 15
     942:	80 68       	ori	r24, 0x80	; 128
     944:	86 bf       	out	0x36, r24	; 54
     946:	06 b6       	in	r0, 0x36	; 54
     948:	07 fe       	sbrs	r0, 7
     94a:	fd cf       	rjmp	.-6      	; 0x946 <i2cMasterSendNI+0x40>
     94c:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
     94e:	61 50       	subi	r22, 0x01	; 1
     950:	66 23       	and	r22, r22
     952:	99 f7       	brne	.-26     	; 0x93a <i2cMasterSendNI+0x34>
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	86 b7       	in	r24, 0x36	; 54
     958:	8f 70       	andi	r24, 0x0F	; 15
     95a:	80 6d       	ori	r24, 0xD0	; 208
     95c:	86 bf       	out	0x36, r24	; 54
		}
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     95e:	06 b6       	in	r0, 0x36	; 54
     960:	04 fe       	sbrs	r0, 4
     962:	fd cf       	rjmp	.-6      	; 0x95e <i2cMasterSendNI+0x58>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     964:	86 b7       	in	r24, 0x36	; 54
     966:	81 60       	ori	r24, 0x01	; 1
     968:	86 bf       	out	0x36, r24	; 54

	return retval;
}
     96a:	89 2f       	mov	r24, r25
     96c:	99 27       	eor	r25, r25
     96e:	08 95       	ret

00000970 <i2cGetState>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
	{
		// accept receive data and ack it
		while(length > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
			// decrement length
			length--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
	}
	else
	{
		// device did not ACK it's address,
		// data will not be transferred
		// return error
		retval = I2C_ERROR_NODEV;
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);

	return retval;
}
/*
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
	// disable TWI interrupt
	cbi(TWCR, TWIE);

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
			i2cWaitForComplete();
			sendlength--;
		}
	}

	// if there's data to be received, do it
	if(receivelength)
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
			// decrement length
			receivelength--;
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(TRUE);
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );

	// enable TWI interrupt
	sbi(TWCR, TWIE);
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(SIG_2WIRE_SERIAL)
{
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;

	switch(status)
	{
	// Master General
	case TW_START:						// 0x08: Sent start condition
	case TW_REP_START:					// 0x10: Sent repeated start condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
		break;
	
	// Master Transmitter & Receiver status codes
	case TW_MT_SLA_ACK:					// 0x18: Slave address acknowledged
	case TW_MT_DATA_ACK:				// 0x28: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
		}
		else
		{
			// transmit stop condition, enable SLA ACK
			i2cSendStop();
			// set state
			I2cState = I2C_IDLE;
		}
		break;
	case TW_MR_DATA_NACK:				// 0x58: Data received, NACK reply issued
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// continue to transmit STOP condition
	case TW_MR_SLA_NACK:				// 0x48: Slave address not acknowledged
	case TW_MT_SLA_NACK:				// 0x20: Slave address not acknowledged
	case TW_MT_DATA_NACK:				// 0x30: Data not acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MTR->SLA_NACK or MT->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit stop condition, enable SLA ACK
		i2cSendStop();
		// set state
		I2cState = I2C_IDLE;
		break;
	case TW_MT_ARB_LOST:				// 0x38: Bus arbitration lost
	//case TW_MR_ARB_LOST:				// 0x38: Bus arbitration lost
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		// set state
		I2cState = I2C_IDLE;
		// release bus and transmit start when bus is free
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
		break;
	case TW_MR_DATA_ACK:				// 0x50: Data acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// fall-through to see if more bytes will be received
	case TW_MR_SLA_ACK:					// 0x40: Slave address acknowledged
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
			// data byte will be received, reply with ACK (more bytes in transfer)
			i2cReceiveByte(TRUE);
		else
			// data byte will be received, reply with NACK (final byte in transfer)
			i2cReceiveByte(FALSE);
		break;

	// Slave Receiver status codes
	case TW_SR_SLA_ACK:					// 0x60: own SLA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_SLA_ACK:		// 0x68: own SLA+W has been received, ACK has been returned
	case TW_SR_GCALL_ACK:				// 0x70:     GCA+W has been received, ACK has been returned
	case TW_SR_ARB_LOST_GCALL_ACK:		// 0x78:     GCA+W has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
		// prepare buffer
		I2cReceiveDataIndex = 0;
		// receive data byte and return ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		break;
	case TW_SR_DATA_ACK:				// 0x80: data byte has been received, ACK has been returned
	case TW_SR_GCALL_DATA_ACK:			// 0x90: data byte has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
		{
			// receive data byte and return ACK
			i2cReceiveByte(TRUE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		}
		else
		{
			// receive data byte and return NACK
			i2cReceiveByte(FALSE);
			//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		}
		break;
	case TW_SR_DATA_NACK:				// 0x88: data byte has been received, NACK has been returned
	case TW_SR_GCALL_DATA_NACK:			// 0x98: data byte has been received, NACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// receive data byte and return NACK
		i2cReceiveByte(FALSE);
		//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_SR_STOP:					// 0xA0: STOP or REPEATED START has been received while addressed as slave
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
		// set state
		I2cState = I2C_IDLE;
		break;

	// Slave Transmitter
	case TW_ST_SLA_ACK:					// 0xA8: own SLA+R has been received, ACK has been returned
	case TW_ST_ARB_LOST_SLA_ACK:		// 0xB0:     GCA+R has been received, ACK has been returned
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
		// reset data index
		I2cSendDataIndex = 0;
		// fall-through to transmit first data byte
	case TW_ST_DATA_ACK:				// 0xB8: data byte has been transmitted, ACK has been received
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
		if(I2cSendDataIndex < I2cSendDataLength)
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
		break;
	case TW_ST_DATA_NACK:				// 0xC0: data byte has been transmitted, NACK has been received
	case TW_ST_LAST_DATA:				// 0xC8:
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;

	// Misc
	case TW_NO_INFO:					// 0xF8: No relevant state information
		// do nothing
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: NO_INFO\r\n");
		rprintfInit(uart1SendByte);
		#endif
		break;
	case TW_BUS_ERROR:					// 0x00: Bus error due to illegal start or stop condition
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
		// set state
		I2cState = I2C_IDLE;
		break;
	}
}

eI2cStateType i2cGetState(void)
{
     970:	80 91 f7 00 	lds	r24, 0x00F7
	return I2cState;
}
     974:	99 27       	eor	r25, r25
     976:	08 95       	ret

00000978 <ds1624_config>:
RX  TX      ACK           DS1624 generates acknowledge bit. 2, 4
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_config(void)
{
     978:	cf 93       	push	r28
     97a:	df 93       	push	r29
     97c:	cd b7       	in	r28, 0x3d	; 61
     97e:	de b7       	in	r29, 0x3e	; 62
     980:	22 97       	sbiw	r28, 0x02	; 2
     982:	0f b6       	in	r0, 0x3f	; 63
     984:	f8 94       	cli
     986:	de bf       	out	0x3e, r29	; 62
     988:	0f be       	out	0x3f, r0	; 63
     98a:	cd bf       	out	0x3d, r28	; 61
   u08 data[2];
   data[0]=0xAC;data[1]=0x00;
     98c:	8c ea       	ldi	r24, 0xAC	; 172
     98e:	89 83       	std	Y+1, r24	; 0x01
     990:	1a 82       	std	Y+2, r1	; 0x02
   i2cMasterSendNI(Addr1624, 2, data);
     992:	ae 01       	movw	r20, r28
     994:	4f 5f       	subi	r20, 0xFF	; 255
     996:	5f 4f       	sbci	r21, 0xFF	; 255
     998:	62 e0       	ldi	r22, 0x02	; 2
     99a:	80 e9       	ldi	r24, 0x90	; 144
     99c:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     9a0:	22 96       	adiw	r28, 0x02	; 2
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	f8 94       	cli
     9a6:	de bf       	out	0x3e, r29	; 62
     9a8:	0f be       	out	0x3f, r0	; 63
     9aa:	cd bf       	out	0x3d, r28	; 61
     9ac:	df 91       	pop	r29
     9ae:	cf 91       	pop	r28
     9b0:	08 95       	ret

000009b2 <ds1624_startconvert>:
}
/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX      START         Bus Master initiates a Start condition.
TX  RX      Addr          Bus Master sends DS1624 address;R/W =0;
RX  TX      ACK           DS1624 generates acknowledge bit.
TX  RX      EEh           Bus Master sends Start Convert Tcommand protocol.
RX  TX      ACK           DS1624 generates acknowledge bit. 1
TX  RX      STOP          Bus Master initiates the STOP condition.
*/
void ds1624_startconvert(void)
{
     9b2:	cf 93       	push	r28
     9b4:	df 93       	push	r29
     9b6:	cd b7       	in	r28, 0x3d	; 61
     9b8:	de b7       	in	r29, 0x3e	; 62
     9ba:	21 97       	sbiw	r28, 0x01	; 1
     9bc:	0f b6       	in	r0, 0x3f	; 63
     9be:	f8 94       	cli
     9c0:	de bf       	out	0x3e, r29	; 62
     9c2:	0f be       	out	0x3f, r0	; 63
     9c4:	cd bf       	out	0x3d, r28	; 61
   u08 data[1];
   data[0]=0xEE;
     9c6:	8e ee       	ldi	r24, 0xEE	; 238
     9c8:	89 83       	std	Y+1, r24	; 0x01
   i2cMasterSendNI(Addr1624, 1, data);
     9ca:	ae 01       	movw	r20, r28
     9cc:	4f 5f       	subi	r20, 0xFF	; 255
     9ce:	5f 4f       	sbci	r21, 0xFF	; 255
     9d0:	61 e0       	ldi	r22, 0x01	; 1
     9d2:	80 e9       	ldi	r24, 0x90	; 144
     9d4:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     9d8:	21 96       	adiw	r28, 0x01	; 1
     9da:	0f b6       	in	r0, 0x3f	; 63
     9dc:	f8 94       	cli
     9de:	de bf       	out	0x3e, r29	; 62
     9e0:	0f be       	out	0x3f, r0	; 63
     9e2:	cd bf       	out	0x3d, r28	; 61
     9e4:	df 91       	pop	r29
     9e6:	cf 91       	pop	r28
     9e8:	08 95       	ret

000009ea <ds1624_check>:
}
// used to format and print temperature value
u16 ds1624_readtemp(void)
  {
   u08 ret[2];
   s16 T;
   readtemp(Addr1624, 1, 2, ret);
   T = (s16)((ret[0]<<8) | ret[1]);
   return T;
	    
   /*rprintf("Temp is: ");
   rprintfNum(10, 4, FALSE , ' ', T>>8);
   rprintf(".");
   rprintfNum(10, 4, FALSE, '0', (10000*((u32)(T&0x00FF)))/256 );*/
  }
// to check if DS1624 is acknowledging or not
u08 ds1624_check(void)
 {
     9ea:	cf 93       	push	r28
     9ec:	df 93       	push	r29
     9ee:	cd b7       	in	r28, 0x3d	; 61
     9f0:	de b7       	in	r29, 0x3e	; 62
     9f2:	21 97       	sbiw	r28, 0x01	; 1
     9f4:	0f b6       	in	r0, 0x3f	; 63
     9f6:	f8 94       	cli
     9f8:	de bf       	out	0x3e, r29	; 62
     9fa:	0f be       	out	0x3f, r0	; 63
     9fc:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     9fe:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(Addr1624, 1, &data));
     a00:	ae 01       	movw	r20, r28
     a02:	4f 5f       	subi	r20, 0xFF	; 255
     a04:	5f 4f       	sbci	r21, 0xFF	; 255
     a06:	61 e0       	ldi	r22, 0x01	; 1
     a08:	80 e9       	ldi	r24, 0x90	; 144
     a0a:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     a0e:	20 e0       	ldi	r18, 0x00	; 0
     a10:	30 e0       	ldi	r19, 0x00	; 0
     a12:	88 23       	and	r24, r24
     a14:	11 f4       	brne	.+4      	; 0xa1a <ds1624_check+0x30>
     a16:	21 e0       	ldi	r18, 0x01	; 1
     a18:	30 e0       	ldi	r19, 0x00	; 0
 }
     a1a:	c9 01       	movw	r24, r18
     a1c:	21 96       	adiw	r28, 0x01	; 1
     a1e:	0f b6       	in	r0, 0x3f	; 63
     a20:	f8 94       	cli
     a22:	de bf       	out	0x3e, r29	; 62
     a24:	0f be       	out	0x3f, r0	; 63
     a26:	cd bf       	out	0x3d, r28	; 61
     a28:	df 91       	pop	r29
     a2a:	cf 91       	pop	r28
     a2c:	08 95       	ret

00000a2e <readtemp>:

/*
uC DS1624 DATA(MSB FIRST) COMMENTS
TX  RX       START        Bus Master initiates a Start condition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =0;
RX  TX       ACK          DS1624 generates acknowledge bit.
TX  RX       AAh          Bus Master sends Read Temp commandprotocol.
RX  TX       ACK          DS1624 generates acknowledge bit. 1
TX  RX       START        Bus Master initiates a Repeated Startcondition.
TX  RX       Addr         Bus Master sends DS1624 address;R/W =1;
RX  TX       ACK          DS1624 generates acknowledge bit.
RX  TX       <data>       DS1624 sends the MSB byte ofTemperature.
TX  RX       ACK          Bus Master generates acknowledge bit.
RX  TX       <data>       DS1624 sends the LSB byte ofTemperature.
TX  RX       NACK         Bus Master sends NO ACKNOWLEDGE bit.
TX  RX       STOP         Bus Master initiates the STOP condition.
*/
void readtemp(u08 deviceAddr, u08 sendlength,u08 receivelength, u08* receivedata)
{
     a2e:	ef 92       	push	r14
     a30:	ff 92       	push	r15
     a32:	0f 93       	push	r16
     a34:	1f 93       	push	r17
     a36:	cf 93       	push	r28
     a38:	df 93       	push	r29
     a3a:	04 2f       	mov	r16, r20
     a3c:	79 01       	movw	r14, r18
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     a3e:	86 b7       	in	r24, 0x36	; 54
     a40:	8e 7f       	andi	r24, 0xFE	; 254
     a42:	86 bf       	out	0x36, r24	; 54
     a44:	86 b7       	in	r24, 0x36	; 54
     a46:	8f 70       	andi	r24, 0x0F	; 15
     a48:	80 6a       	ori	r24, 0xA0	; 160
     a4a:	86 bf       	out	0x36, r24	; 54
     a4c:	06 b6       	in	r0, 0x36	; 54
     a4e:	07 fe       	sbrs	r0, 7
     a50:	fd cf       	rjmp	.-6      	; 0xa4c <readtemp+0x1e>
     a52:	80 e9       	ldi	r24, 0x90	; 144
     a54:	83 b9       	out	0x03, r24	; 3
     a56:	86 b7       	in	r24, 0x36	; 54
     a58:	8f 70       	andi	r24, 0x0F	; 15
     a5a:	80 68       	ori	r24, 0x80	; 128
     a5c:	86 bf       	out	0x36, r24	; 54
     a5e:	06 b6       	in	r0, 0x36	; 54
     a60:	07 fe       	sbrs	r0, 7
     a62:	fd cf       	rjmp	.-6      	; 0xa5e <readtemp+0x30>
     a64:	8a ea       	ldi	r24, 0xAA	; 170
     a66:	83 b9       	out	0x03, r24	; 3
     a68:	86 b7       	in	r24, 0x36	; 54
     a6a:	8f 70       	andi	r24, 0x0F	; 15
     a6c:	80 68       	ori	r24, 0x80	; 128
     a6e:	86 bf       	out	0x36, r24	; 54
     a70:	06 b6       	in	r0, 0x36	; 54
     a72:	07 fe       	sbrs	r0, 7
     a74:	fd cf       	rjmp	.-6      	; 0xa70 <readtemp+0x42>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it

		// send device address with write
		i2cSendByte( Addr1624 & 0xFE );
		i2cWaitForComplete();
		
		i2cSendByte(0xAA);
		i2cWaitForComplete();	
		
			

	// if there's data to be received, do it
	if(receivelength)
     a76:	00 23       	and	r16, r16
     a78:	51 f1       	breq	.+84     	; 0xace <readtemp+0xa0>
     a7a:	86 b7       	in	r24, 0x36	; 54
     a7c:	8f 70       	andi	r24, 0x0F	; 15
     a7e:	80 6a       	ori	r24, 0xA0	; 160
     a80:	86 bf       	out	0x36, r24	; 54
     a82:	06 b6       	in	r0, 0x36	; 54
     a84:	07 fe       	sbrs	r0, 7
     a86:	fd cf       	rjmp	.-6      	; 0xa82 <readtemp+0x54>
     a88:	81 e9       	ldi	r24, 0x91	; 145
     a8a:	83 b9       	out	0x03, r24	; 3
     a8c:	86 b7       	in	r24, 0x36	; 54
     a8e:	8f 70       	andi	r24, 0x0F	; 15
     a90:	80 68       	ori	r24, 0x80	; 128
     a92:	86 bf       	out	0x36, r24	; 54
     a94:	06 b6       	in	r0, 0x36	; 54
     a96:	07 fe       	sbrs	r0, 7
     a98:	fd cf       	rjmp	.-6      	; 0xa94 <readtemp+0x66>
     a9a:	10 2f       	mov	r17, r16
     a9c:	e7 01       	movw	r28, r14
     a9e:	09 c0       	rjmp	.+18     	; 0xab2 <readtemp+0x84>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( Addr1624 | 0x01 );
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     aa0:	8f ef       	ldi	r24, 0xFF	; 255
     aa2:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
     aa6:	06 b6       	in	r0, 0x36	; 54
     aa8:	07 fe       	sbrs	r0, 7
     aaa:	fd cf       	rjmp	.-6      	; 0xaa6 <readtemp+0x78>
     aac:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     aae:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     ab0:	11 50       	subi	r17, 0x01	; 1
     ab2:	11 30       	cpi	r17, 0x01	; 1
     ab4:	a9 f7       	brne	.-22     	; 0xaa0 <readtemp+0x72>
     ab6:	01 50       	subi	r16, 0x01	; 1
     ab8:	e7 01       	movw	r28, r14
     aba:	c0 0f       	add	r28, r16
     abc:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
     ac4:	06 b6       	in	r0, 0x36	; 54
     ac6:	07 fe       	sbrs	r0, 7
     ac8:	fd cf       	rjmp	.-6      	; 0xac4 <readtemp+0x96>
     aca:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     acc:	88 83       	st	Y, r24
     ace:	86 b7       	in	r24, 0x36	; 54
     ad0:	8f 70       	andi	r24, 0x0F	; 15
     ad2:	80 6d       	ori	r24, 0xD0	; 208
     ad4:	86 bf       	out	0x36, r24	; 54
		//rprintfu08(*receivedata);
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     ad6:	06 b6       	in	r0, 0x36	; 54
     ad8:	04 fe       	sbrs	r0, 4
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <readtemp+0xa8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     adc:	86 b7       	in	r24, 0x36	; 54
     ade:	81 60       	ori	r24, 0x01	; 1
     ae0:	86 bf       	out	0x36, r24	; 54
     ae2:	df 91       	pop	r29
     ae4:	cf 91       	pop	r28
     ae6:	1f 91       	pop	r17
     ae8:	0f 91       	pop	r16
     aea:	ff 90       	pop	r15
     aec:	ef 90       	pop	r14
     aee:	08 95       	ret

00000af0 <ds1624_readtemp>:
     af0:	cf 93       	push	r28
     af2:	df 93       	push	r29
     af4:	cd b7       	in	r28, 0x3d	; 61
     af6:	de b7       	in	r29, 0x3e	; 62
     af8:	22 97       	sbiw	r28, 0x02	; 2
     afa:	0f b6       	in	r0, 0x3f	; 63
     afc:	f8 94       	cli
     afe:	de bf       	out	0x3e, r29	; 62
     b00:	0f be       	out	0x3f, r0	; 63
     b02:	cd bf       	out	0x3d, r28	; 61
     b04:	9e 01       	movw	r18, r28
     b06:	2f 5f       	subi	r18, 0xFF	; 255
     b08:	3f 4f       	sbci	r19, 0xFF	; 255
     b0a:	42 e0       	ldi	r20, 0x02	; 2
     b0c:	61 e0       	ldi	r22, 0x01	; 1
     b0e:	80 e9       	ldi	r24, 0x90	; 144
     b10:	0e 94 17 05 	call	0xa2e	; 0xa2e <readtemp>
     b14:	89 81       	ldd	r24, Y+1	; 0x01
     b16:	99 27       	eor	r25, r25
     b18:	98 2f       	mov	r25, r24
     b1a:	88 27       	eor	r24, r24
     b1c:	2a 81       	ldd	r18, Y+2	; 0x02
     b1e:	33 27       	eor	r19, r19
     b20:	82 2b       	or	r24, r18
     b22:	93 2b       	or	r25, r19
     b24:	22 96       	adiw	r28, 0x02	; 2
     b26:	0f b6       	in	r0, 0x3f	; 63
     b28:	f8 94       	cli
     b2a:	de bf       	out	0x3e, r29	; 62
     b2c:	0f be       	out	0x3f, r0	; 63
     b2e:	cd bf       	out	0x3d, r28	; 61
     b30:	df 91       	pop	r29
     b32:	cf 91       	pop	r28
     b34:	08 95       	ret

00000b36 <initI2c>:
		}

//to initialize the i2c subroutine
void initI2c(void)
 {
     b36:	0e 94 30 04 	call	0x860	; 0x860 <i2cInit>
  i2cInit();
  i2cSetBitrate(100);
     b3a:	84 e6       	ldi	r24, 0x64	; 100
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	0e 94 1e 04 	call	0x83c	; 0x83c <i2cSetBitrate>
     b42:	08 95       	ret

00000b44 <ds1307_check>:
 }


 //to check the working of ds1307 returns 1 if success else 0
u08 ds1307_check(void)
 {
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
     b4c:	21 97       	sbiw	r28, 0x01	; 1
     b4e:	0f b6       	in	r0, 0x3f	; 63
     b50:	f8 94       	cli
     b52:	de bf       	out	0x3e, r29	; 62
     b54:	0f be       	out	0x3f, r0	; 63
     b56:	cd bf       	out	0x3d, r28	; 61
  u08 data=0;
     b58:	19 82       	std	Y+1, r1	; 0x01
  return(!i2cMasterSendNI(DS1307_ID, 1, &data));
     b5a:	ae 01       	movw	r20, r28
     b5c:	4f 5f       	subi	r20, 0xFF	; 255
     b5e:	5f 4f       	sbci	r21, 0xFF	; 255
     b60:	61 e0       	ldi	r22, 0x01	; 1
     b62:	80 ed       	ldi	r24, 0xD0	; 208
     b64:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     b68:	20 e0       	ldi	r18, 0x00	; 0
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	88 23       	and	r24, r24
     b6e:	11 f4       	brne	.+4      	; 0xb74 <ds1307_check+0x30>
     b70:	21 e0       	ldi	r18, 0x01	; 1
     b72:	30 e0       	ldi	r19, 0x00	; 0
 }
     b74:	c9 01       	movw	r24, r18
     b76:	21 96       	adiw	r28, 0x01	; 1
     b78:	0f b6       	in	r0, 0x3f	; 63
     b7a:	f8 94       	cli
     b7c:	de bf       	out	0x3e, r29	; 62
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	cd bf       	out	0x3d, r28	; 61
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <DS1307_settime>:


 //TO GET THE DATA FROM THE DS1307
 unsigned char DS1307_get(unsigned char addr)
  {
   u08 ret=0;
   i2cMasterTransferNI(DS1307_ID, 1, &addr, 1, &ret);
   return ret;
  }



//TO SET THE TIME 
void DS1307_settime(unsigned char hh, unsigned char mm, unsigned char ss)
   {
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
     b90:	24 97       	sbiw	r28, 0x04	; 4
     b92:	0f b6       	in	r0, 0x3f	; 63
     b94:	f8 94       	cli
     b96:	de bf       	out	0x3e, r29	; 62
     b98:	0f be       	out	0x3f, r0	; 63
     b9a:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=0;data[1]=ss;data[2]=mm;data[3]=hh;
     b9c:	19 82       	std	Y+1, r1	; 0x01
     b9e:	4a 83       	std	Y+2, r20	; 0x02
     ba0:	6b 83       	std	Y+3, r22	; 0x03
     ba2:	8c 83       	std	Y+4, r24	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     ba4:	ae 01       	movw	r20, r28
     ba6:	4f 5f       	subi	r20, 0xFF	; 255
     ba8:	5f 4f       	sbci	r21, 0xFF	; 255
     baa:	64 e0       	ldi	r22, 0x04	; 4
     bac:	80 ed       	ldi	r24, 0xD0	; 208
     bae:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     bb2:	24 96       	adiw	r28, 0x04	; 4
     bb4:	0f b6       	in	r0, 0x3f	; 63
     bb6:	f8 94       	cli
     bb8:	de bf       	out	0x3e, r29	; 62
     bba:	0f be       	out	0x3f, r0	; 63
     bbc:	cd bf       	out	0x3d, r28	; 61
     bbe:	df 91       	pop	r29
     bc0:	cf 91       	pop	r28
     bc2:	08 95       	ret

00000bc4 <DS1307_setdate>:
   }

//  TO SET THE DATE 
void DS1307_setdate(unsigned char dd, unsigned char mm, unsigned char yy)
{
     bc4:	cf 93       	push	r28
     bc6:	df 93       	push	r29
     bc8:	cd b7       	in	r28, 0x3d	; 61
     bca:	de b7       	in	r29, 0x3e	; 62
     bcc:	24 97       	sbiw	r28, 0x04	; 4
     bce:	0f b6       	in	r0, 0x3f	; 63
     bd0:	f8 94       	cli
     bd2:	de bf       	out	0x3e, r29	; 62
     bd4:	0f be       	out	0x3f, r0	; 63
     bd6:	cd bf       	out	0x3d, r28	; 61
        u08 data[4];
	    data[0]=4;data[1]=dd;data[2]=mm;data[3]=yy;
     bd8:	94 e0       	ldi	r25, 0x04	; 4
     bda:	99 83       	std	Y+1, r25	; 0x01
     bdc:	8a 83       	std	Y+2, r24	; 0x02
     bde:	6b 83       	std	Y+3, r22	; 0x03
     be0:	4c 83       	std	Y+4, r20	; 0x04
	    i2cMasterSendNI(DS1307_ID, 4, data);
     be2:	ae 01       	movw	r20, r28
     be4:	4f 5f       	subi	r20, 0xFF	; 255
     be6:	5f 4f       	sbci	r21, 0xFF	; 255
     be8:	64 e0       	ldi	r22, 0x04	; 4
     bea:	80 ed       	ldi	r24, 0xD0	; 208
     bec:	0e 94 83 04 	call	0x906	; 0x906 <i2cMasterSendNI>
     bf0:	24 96       	adiw	r28, 0x04	; 4
     bf2:	0f b6       	in	r0, 0x3f	; 63
     bf4:	f8 94       	cli
     bf6:	de bf       	out	0x3e, r29	; 62
     bf8:	0f be       	out	0x3f, r0	; 63
     bfa:	cd bf       	out	0x3d, r28	; 61
     bfc:	df 91       	pop	r29
     bfe:	cf 91       	pop	r28
     c00:	08 95       	ret

00000c02 <i2cMasterTransferNI>:
}


// USED TO GET VALUES FROM I2C
void i2cMasterTransferNI(u08 deviceAddr, u08 sendlength, u08* senddata, u08 receivelength, u08* receivedata)
{
     c02:	cf 92       	push	r12
     c04:	df 92       	push	r13
     c06:	ff 92       	push	r15
     c08:	0f 93       	push	r16
     c0a:	1f 93       	push	r17
     c0c:	cf 93       	push	r28
     c0e:	df 93       	push	r29
     c10:	98 2f       	mov	r25, r24
     c12:	fa 01       	movw	r30, r20
     c14:	f2 2e       	mov	r15, r18
     c16:	68 01       	movw	r12, r16
	// disable TWI interrupt
	cbi(TWCR, TWIE);
     c18:	86 b7       	in	r24, 0x36	; 54
     c1a:	8e 7f       	andi	r24, 0xFE	; 254
     c1c:	86 bf       	out	0x36, r24	; 54
     c1e:	86 b7       	in	r24, 0x36	; 54
     c20:	8f 70       	andi	r24, 0x0F	; 15
     c22:	80 6a       	ori	r24, 0xA0	; 160
     c24:	86 bf       	out	0x36, r24	; 54
     c26:	06 b6       	in	r0, 0x36	; 54
     c28:	07 fe       	sbrs	r0, 7
     c2a:	fd cf       	rjmp	.-6      	; 0xc26 <i2cMasterTransferNI+0x24>

	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// if there's data to be sent, do it
	if(sendlength)
     c2c:	66 23       	and	r22, r22
     c2e:	a9 f0       	breq	.+42     	; 0xc5a <i2cMasterTransferNI+0x58>
	{
		// send device address with write
		i2cSendByte( deviceAddr & 0xFE );
     c30:	89 2f       	mov	r24, r25
     c32:	8e 7f       	andi	r24, 0xFE	; 254
     c34:	83 b9       	out	0x03, r24	; 3
     c36:	86 b7       	in	r24, 0x36	; 54
     c38:	8f 70       	andi	r24, 0x0F	; 15
     c3a:	80 68       	ori	r24, 0x80	; 128
     c3c:	86 bf       	out	0x36, r24	; 54
     c3e:	06 b6       	in	r0, 0x36	; 54
     c40:	07 fe       	sbrs	r0, 7
     c42:	fd cf       	rjmp	.-6      	; 0xc3e <i2cMasterTransferNI+0x3c>
		i2cWaitForComplete();
		
		// send data
		while(sendlength)
		{
			i2cSendByte( *senddata++ );
     c44:	81 91       	ld	r24, Z+
     c46:	83 b9       	out	0x03, r24	; 3
     c48:	86 b7       	in	r24, 0x36	; 54
     c4a:	8f 70       	andi	r24, 0x0F	; 15
     c4c:	80 68       	ori	r24, 0x80	; 128
     c4e:	86 bf       	out	0x36, r24	; 54
     c50:	06 b6       	in	r0, 0x36	; 54
     c52:	07 fe       	sbrs	r0, 7
     c54:	fd cf       	rjmp	.-6      	; 0xc50 <i2cMasterTransferNI+0x4e>
			i2cWaitForComplete();
			sendlength--;
     c56:	61 50       	subi	r22, 0x01	; 1
     c58:	a9 f7       	brne	.-22     	; 0xc44 <i2cMasterTransferNI+0x42>
		}
	}

	// if there's data to be received, do it
	if(receivelength)
     c5a:	ff 20       	and	r15, r15
     c5c:	51 f1       	breq	.+84     	; 0xcb2 <i2cMasterTransferNI+0xb0>
     c5e:	86 b7       	in	r24, 0x36	; 54
     c60:	8f 70       	andi	r24, 0x0F	; 15
     c62:	80 6a       	ori	r24, 0xA0	; 160
     c64:	86 bf       	out	0x36, r24	; 54
     c66:	06 b6       	in	r0, 0x36	; 54
     c68:	07 fe       	sbrs	r0, 7
     c6a:	fd cf       	rjmp	.-6      	; 0xc66 <i2cMasterTransferNI+0x64>
	{
		// send repeated start condition
		i2cSendStart();
		i2cWaitForComplete();

		// send device address with read
		i2cSendByte( deviceAddr | 0x01 );
     c6c:	91 60       	ori	r25, 0x01	; 1
     c6e:	93 b9       	out	0x03, r25	; 3
     c70:	86 b7       	in	r24, 0x36	; 54
     c72:	8f 70       	andi	r24, 0x0F	; 15
     c74:	80 68       	ori	r24, 0x80	; 128
     c76:	86 bf       	out	0x36, r24	; 54
     c78:	06 b6       	in	r0, 0x36	; 54
     c7a:	07 fe       	sbrs	r0, 7
     c7c:	fd cf       	rjmp	.-6      	; 0xc78 <i2cMasterTransferNI+0x76>
     c7e:	1f 2d       	mov	r17, r15
     c80:	e6 01       	movw	r28, r12
     c82:	09 c0       	rjmp	.+18     	; 0xc96 <i2cMasterTransferNI+0x94>
		i2cWaitForComplete();

		// accept receive data and ack it
		while(receivelength > 1)
		{
			i2cReceiveByte(TRUE);
     c84:	8f ef       	ldi	r24, 0xFF	; 255
     c86:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
     c8a:	06 b6       	in	r0, 0x36	; 54
     c8c:	07 fe       	sbrs	r0, 7
     c8e:	fd cf       	rjmp	.-6      	; 0xc8a <i2cMasterTransferNI+0x88>
     c90:	83 b1       	in	r24, 0x03	; 3
			i2cWaitForComplete();
			*receivedata++ = i2cGetReceivedByte();
     c92:	89 93       	st	Y+, r24
			// decrement length
			receivelength--;
     c94:	11 50       	subi	r17, 0x01	; 1
     c96:	11 30       	cpi	r17, 0x01	; 1
     c98:	a9 f7       	brne	.-22     	; 0xc84 <i2cMasterTransferNI+0x82>
     c9a:	fa 94       	dec	r15
     c9c:	e6 01       	movw	r28, r12
     c9e:	cf 0d       	add	r28, r15
     ca0:	d1 1d       	adc	r29, r1
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
     ca2:	80 e0       	ldi	r24, 0x00	; 0
     ca4:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
     ca8:	06 b6       	in	r0, 0x36	; 54
     caa:	07 fe       	sbrs	r0, 7
     cac:	fd cf       	rjmp	.-6      	; 0xca8 <i2cMasterTransferNI+0xa6>
     cae:	83 b1       	in	r24, 0x03	; 3
		i2cWaitForComplete();
		*receivedata++ = i2cGetReceivedByte();
     cb0:	88 83       	st	Y, r24
     cb2:	86 b7       	in	r24, 0x36	; 54
     cb4:	8f 70       	andi	r24, 0x0F	; 15
     cb6:	80 6d       	ori	r24, 0xD0	; 208
     cb8:	86 bf       	out	0x36, r24	; 54
	}
	
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
     cba:	06 b6       	in	r0, 0x36	; 54
     cbc:	04 fe       	sbrs	r0, 4
     cbe:	fd cf       	rjmp	.-6      	; 0xcba <i2cMasterTransferNI+0xb8>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
     cc0:	86 b7       	in	r24, 0x36	; 54
     cc2:	81 60       	ori	r24, 0x01	; 1
     cc4:	86 bf       	out	0x36, r24	; 54
     cc6:	df 91       	pop	r29
     cc8:	cf 91       	pop	r28
     cca:	1f 91       	pop	r17
     ccc:	0f 91       	pop	r16
     cce:	ff 90       	pop	r15
     cd0:	df 90       	pop	r13
     cd2:	cf 90       	pop	r12
     cd4:	08 95       	ret

00000cd6 <DS1307_get>:
     cd6:	0f 93       	push	r16
     cd8:	1f 93       	push	r17
     cda:	cf 93       	push	r28
     cdc:	df 93       	push	r29
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
     ce2:	22 97       	sbiw	r28, 0x02	; 2
     ce4:	0f b6       	in	r0, 0x3f	; 63
     ce6:	f8 94       	cli
     ce8:	de bf       	out	0x3e, r29	; 62
     cea:	0f be       	out	0x3f, r0	; 63
     cec:	cd bf       	out	0x3d, r28	; 61
     cee:	8a 83       	std	Y+2, r24	; 0x02
     cf0:	19 82       	std	Y+1, r1	; 0x01
     cf2:	8e 01       	movw	r16, r28
     cf4:	0f 5f       	subi	r16, 0xFF	; 255
     cf6:	1f 4f       	sbci	r17, 0xFF	; 255
     cf8:	21 e0       	ldi	r18, 0x01	; 1
     cfa:	ae 01       	movw	r20, r28
     cfc:	4e 5f       	subi	r20, 0xFE	; 254
     cfe:	5f 4f       	sbci	r21, 0xFF	; 255
     d00:	61 e0       	ldi	r22, 0x01	; 1
     d02:	80 ed       	ldi	r24, 0xD0	; 208
     d04:	0e 94 01 06 	call	0xc02	; 0xc02 <i2cMasterTransferNI>
     d08:	89 81       	ldd	r24, Y+1	; 0x01
     d0a:	99 27       	eor	r25, r25
     d0c:	22 96       	adiw	r28, 0x02	; 2
     d0e:	0f b6       	in	r0, 0x3f	; 63
     d10:	f8 94       	cli
     d12:	de bf       	out	0x3e, r29	; 62
     d14:	0f be       	out	0x3f, r0	; 63
     d16:	cd bf       	out	0x3d, r28	; 61
     d18:	df 91       	pop	r29
     d1a:	cf 91       	pop	r28
     d1c:	1f 91       	pop	r17
     d1e:	0f 91       	pop	r16
     d20:	08 95       	ret

00000d22 <cc2420WriteReg>:


#include "cc2420.h"
	void cc2420WriteReg(u08 addr, u16 data)
	{
     d22:	0f 93       	push	r16
     d24:	1f 93       	push	r17
     d26:	8b 01       	movw	r16, r22
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     d28:	c4 98       	cbi	0x18, 4	; 24
		// send command
		spiTransferByte(addr);
     d2a:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		// write data
		spiTransferByte(data>>8);
     d2e:	81 2f       	mov	r24, r17
     d30:	99 27       	eor	r25, r25
     d32:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		spiTransferByte(data);
     d36:	80 2f       	mov	r24, r16
     d38:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     d3c:	c4 9a       	sbi	0x18, 4	; 24
     d3e:	1f 91       	pop	r17
     d40:	0f 91       	pop	r16
     d42:	08 95       	ret

00000d44 <cc2420WriteRam>:
	}

	void cc2420WriteRam(u16 addr, u08* data, u16 nBytes)
	{
     d44:	ef 92       	push	r14
     d46:	ff 92       	push	r15
     d48:	0f 93       	push	r16
     d4a:	1f 93       	push	r17
     d4c:	cf 93       	push	r28
     d4e:	df 93       	push	r29
     d50:	8c 01       	movw	r16, r24
     d52:	7b 01       	movw	r14, r22
     d54:	ea 01       	movw	r28, r20
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     d56:	c4 98       	cbi	0x18, 4	; 24
	// send command
		spiTransferByte(0x80|addr);
     d58:	80 68       	ori	r24, 0x80	; 128
     d5a:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		spiTransferByte((addr>>1) & 0xC0);
     d5e:	16 95       	lsr	r17
     d60:	07 95       	ror	r16
     d62:	80 2f       	mov	r24, r16
     d64:	80 7c       	andi	r24, 0xC0	; 192
     d66:	03 c0       	rjmp	.+6      	; 0xd6e <cc2420WriteRam+0x2a>
		while(nBytes--)
			spiTransferByte(*data++);
     d68:	f7 01       	movw	r30, r14
     d6a:	81 91       	ld	r24, Z+
     d6c:	7f 01       	movw	r14, r30
     d6e:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     d72:	21 97       	sbiw	r28, 0x01	; 1
     d74:	ff ef       	ldi	r31, 0xFF	; 255
     d76:	cf 3f       	cpi	r28, 0xFF	; 255
     d78:	df 07       	cpc	r29, r31
     d7a:	b1 f7       	brne	.-20     	; 0xd68 <cc2420WriteRam+0x24>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     d7c:	c4 9a       	sbi	0x18, 4	; 24
     d7e:	df 91       	pop	r29
     d80:	cf 91       	pop	r28
     d82:	1f 91       	pop	r17
     d84:	0f 91       	pop	r16
     d86:	ff 90       	pop	r15
     d88:	ef 90       	pop	r14
     d8a:	08 95       	ret

00000d8c <cc2420WriteFifo>:
	 }

	void cc2420WriteFifo(u08* data, u16 nBytes)
	{
     d8c:	0f 93       	push	r16
     d8e:	1f 93       	push	r17
     d90:	cf 93       	push	r28
     d92:	df 93       	push	r29
     d94:	8c 01       	movw	r16, r24
     d96:	eb 01       	movw	r28, r22
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
     d98:	c4 98       	cbi	0x18, 4	; 24
		// send command
		spiTransferByte(CC2420_TXFIFO);
     d9a:	8e e3       	ldi	r24, 0x3E	; 62
     d9c:	03 c0       	rjmp	.+6      	; 0xda4 <cc2420WriteFifo+0x18>
		while(nBytes--)
			spiTransferByte(*data++);
     d9e:	f8 01       	movw	r30, r16
     da0:	81 91       	ld	r24, Z+
     da2:	8f 01       	movw	r16, r30
     da4:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     da8:	21 97       	sbiw	r28, 0x01	; 1
     daa:	ff ef       	ldi	r31, 0xFF	; 255
     dac:	cf 3f       	cpi	r28, 0xFF	; 255
     dae:	df 07       	cpc	r29, r31
     db0:	b1 f7       	brne	.-20     	; 0xd9e <cc2420WriteFifo+0x12>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     db2:	c4 9a       	sbi	0x18, 4	; 24
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	1f 91       	pop	r17
     dba:	0f 91       	pop	r16
     dbc:	08 95       	ret

00000dbe <cc2420SetChannel>:
	}

	void cc2420SetChannel(u08 channel)
	{
     dbe:	99 27       	eor	r25, r25
		u16 f;
	
		// Derive frequency programming from the given channel number
		f = (u16)(channel-11);	// Subtract the base channel 
		f = f + (f << 2);    	// Multiply with 5, which is the channel spacing
     dc0:	9c 01       	movw	r18, r24
     dc2:	26 5a       	subi	r18, 0xA6	; 166
     dc4:	3e 4b       	sbci	r19, 0xBE	; 190
     dc6:	0b 97       	sbiw	r24, 0x0b	; 11
		f = f + 357 + 0x4000;	// 357 is 2405-2048, 0x4000 is LOCK_THR = 1
	
	    // Write it to the CC2420
		cc2420WriteReg(CC2420_FSCTRL, f);
     dc8:	88 0f       	add	r24, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	88 0f       	add	r24, r24
     dce:	99 1f       	adc	r25, r25
     dd0:	82 0f       	add	r24, r18
     dd2:	93 1f       	adc	r25, r19
     dd4:	bc 01       	movw	r22, r24
     dd6:	88 e1       	ldi	r24, 0x18	; 24
     dd8:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
     ddc:	08 95       	ret

00000dde <cc2420Command>:
	}


	void cc2420Command(u08 cmd)
	{
     dde:	c4 98       	cbi	0x18, 4	; 24
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// send command
		spiTransferByte(cmd);
     de0:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     de4:	c4 9a       	sbi	0x18, 4	; 24
     de6:	08 95       	ret

00000de8 <cc2420GetStatus>:
	}


	u08 cc2420GetStatus(void)
	{
     de8:	c4 98       	cbi	0x18, 4	; 24
		// assert chip select
		cbi(PORTB, CC2420_PIN_CS);
		// get status
		spiTransferByte(CC2420_SNOP);
     dea:	80 e0       	ldi	r24, 0x00	; 0
     dec:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
		// release chip select
		sbi(PORTB, CC2420_PIN_CS);
     df0:	c4 9a       	sbi	0x18, 4	; 24
		// return the received data
		return inb(SPDR);
     df2:	8f b1       	in	r24, 0x0f	; 15
	}
     df4:	99 27       	eor	r25, r25
     df6:	08 95       	ret

00000df8 <cc2420ReadFifo>:
	    
void cc2420ReadFifo(u08* data, u16 nBytes)
{
     df8:	0f 93       	push	r16
     dfa:	1f 93       	push	r17
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	8c 01       	movw	r16, r24
     e02:	eb 01       	movw	r28, r22
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     e04:	c4 98       	cbi	0x18, 4	; 24
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
     e06:	8f e7       	ldi	r24, 0x7F	; 127
     e08:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     e0c:	06 c0       	rjmp	.+12     	; 0xe1a <cc2420ReadFifo+0x22>
	while(nBytes--)
		*data++ = spiTransferByte(0x00);
     e0e:	80 e0       	ldi	r24, 0x00	; 0
     e10:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     e14:	f8 01       	movw	r30, r16
     e16:	81 93       	st	Z+, r24
     e18:	8f 01       	movw	r16, r30
     e1a:	21 97       	sbiw	r28, 0x01	; 1
     e1c:	ff ef       	ldi	r31, 0xFF	; 255
     e1e:	cf 3f       	cpi	r28, 0xFF	; 255
     e20:	df 07       	cpc	r29, r31
     e22:	a9 f7       	brne	.-22     	; 0xe0e <cc2420ReadFifo+0x16>
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     e24:	c4 9a       	sbi	0x18, 4	; 24
     e26:	df 91       	pop	r29
     e28:	cf 91       	pop	r28
     e2a:	1f 91       	pop	r17
     e2c:	0f 91       	pop	r16
     e2e:	08 95       	ret

00000e30 <cc2420DumpFifo>:
}

void cc2420DumpFifo(u16 nBytes)
{
     e30:	cf 93       	push	r28
     e32:	df 93       	push	r29
     e34:	ec 01       	movw	r28, r24
	// assert chip select
	cbi(PORTB, CC2420_PIN_CS);
     e36:	c4 98       	cbi	0x18, 4	; 24
	// send command
	spiTransferByte(CC2420_RXFIFO | 0x40);
     e38:	8f e7       	ldi	r24, 0x7F	; 127
     e3a:	01 c0       	rjmp	.+2      	; 0xe3e <cc2420DumpFifo+0xe>
	while(nBytes--)
		spiTransferByte(0x00);
     e3c:	80 e0       	ldi	r24, 0x00	; 0
     e3e:	0e 94 b1 03 	call	0x762	; 0x762 <spiTransferByte>
     e42:	21 97       	sbiw	r28, 0x01	; 1
     e44:	8f ef       	ldi	r24, 0xFF	; 255
     e46:	cf 3f       	cpi	r28, 0xFF	; 255
     e48:	d8 07       	cpc	r29, r24
     e4a:	c1 f7       	brne	.-16     	; 0xe3c <cc2420DumpFifo+0xc>
	// release chip select
	sbi(PORTB, CC2420_PIN_CS);
     e4c:	c4 9a       	sbi	0x18, 4	; 24
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	08 95       	ret

00000e54 <cc2420SendPck>:
#include "packetsend.h"


u08 cc2420SendPck(BASIC_RF_TX_INFO *pRTI)
	{
     e54:	0f 93       	push	r16
     e56:	1f 93       	push	r17
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	cd b7       	in	r28, 0x3d	; 61
     e5e:	de b7       	in	r29, 0x3e	; 62
     e60:	23 97       	sbiw	r28, 0x03	; 3
     e62:	0f b6       	in	r0, 0x3f	; 63
     e64:	f8 94       	cli
     e66:	de bf       	out	0x3e, r29	; 62
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	cd bf       	out	0x3d, r28	; 61
     e6c:	8c 01       	movw	r16, r24
     	
	u16 frameControlField;
    u08 packetLength;
    u08 success;
    u08 spiStatusByte;
	u08 status;
	u08 _count;

    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
     e6e:	83 99       	sbic	0x10, 3	; 16
     e70:	fe cf       	rjmp	.-4      	; 0xe6e <cc2420SendPck+0x1a>
     e72:	86 99       	sbic	0x10, 6	; 16
     e74:	fc cf       	rjmp	.-8      	; 0xe6e <cc2420SendPck+0x1a>
    //rprintf("inside send");


	// Flush the TX FIFO just in case...
	cc2420Command(CC2420_SFLUSHTX);
     e76:	89 e0       	ldi	r24, 0x09	; 9
     e78:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
	    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
     e7c:	f8 94       	cli

    // Turn on RX if necessary
    if (!rfSettings.receiveOn) cc2420Command(CC2420_SRXON);
     e7e:	80 91 c7 01 	lds	r24, 0x01C7
     e82:	88 23       	and	r24, r24
     e84:	19 f4       	brne	.+6      	; 0xe8c <cc2420SendPck+0x38>
     e86:	83 e0       	ldi	r24, 0x03	; 3
     e88:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>

    // Wait for the RSSI value to become valid
    do {
        status = cc2420GetStatus();
     e8c:	0e 94 f4 06 	call	0xde8	; 0xde8 <cc2420GetStatus>
    } while (!(status & (1 << CC2420_RSSI_VALID)));
     e90:	81 ff       	sbrs	r24, 1
     e92:	fc cf       	rjmp	.-8      	; 0xe8c <cc2420SendPck+0x38>
	  

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    packetLength = pRTI->length + BASIC_RF_PACKET_OVERHEAD_SIZE;
     e94:	f8 01       	movw	r30, r16
     e96:	84 81       	ldd	r24, Z+4	; 0x04
     e98:	85 5f       	subi	r24, 0xF5	; 245
     e9a:	89 83       	std	Y+1, r24	; 0x01
    cc2420WriteFifo((u08*)&packetLength, 1);               // Packet length
     e9c:	61 e0       	ldi	r22, 0x01	; 1
     e9e:	70 e0       	ldi	r23, 0x00	; 0
     ea0:	ce 01       	movw	r24, r28
     ea2:	01 96       	adiw	r24, 0x01	; 1
     ea4:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
    frameControlField = pRTI->ackRequest ? BASIC_RF_FCF_ACK : BASIC_RF_FCF_NOACK;
     ea8:	f8 01       	movw	r30, r16
     eaa:	87 81       	ldd	r24, Z+7	; 0x07
     eac:	88 23       	and	r24, r24
     eae:	19 f0       	breq	.+6      	; 0xeb6 <cc2420SendPck+0x62>
     eb0:	81 e6       	ldi	r24, 0x61	; 97
     eb2:	98 e8       	ldi	r25, 0x88	; 136
     eb4:	02 c0       	rjmp	.+4      	; 0xeba <cc2420SendPck+0x66>
     eb6:	81 e4       	ldi	r24, 0x41	; 65
     eb8:	98 e8       	ldi	r25, 0x88	; 136
     eba:	9b 83       	std	Y+3, r25	; 0x03
     ebc:	8a 83       	std	Y+2, r24	; 0x02
    cc2420WriteFifo((u08*) &frameControlField, 2);         // Frame control field
     ebe:	62 e0       	ldi	r22, 0x02	; 2
     ec0:	70 e0       	ldi	r23, 0x00	; 0
     ec2:	ce 01       	movw	r24, r28
     ec4:	02 96       	adiw	r24, 0x02	; 2
     ec6:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.txSeqNumber, 1);    // Sequence number
     eca:	61 e0       	ldi	r22, 0x01	; 1
     ecc:	70 e0       	ldi	r23, 0x00	; 0
     ece:	81 ec       	ldi	r24, 0xC1	; 193
     ed0:	91 e0       	ldi	r25, 0x01	; 1
     ed2:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.panId, 2);          // Dest. PAN ID
     ed6:	62 e0       	ldi	r22, 0x02	; 2
     ed8:	70 e0       	ldi	r23, 0x00	; 0
     eda:	83 ec       	ldi	r24, 0xC3	; 195
     edc:	91 e0       	ldi	r25, 0x01	; 1
     ede:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &pRTI->destAddr, 2);            // Dest. address
     ee2:	62 e0       	ldi	r22, 0x02	; 2
     ee4:	70 e0       	ldi	r23, 0x00	; 0
     ee6:	c8 01       	movw	r24, r16
     ee8:	02 96       	adiw	r24, 0x02	; 2
     eea:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
    cc2420WriteFifo((u08*) &rfSettings.nodeId, 2);         // Source address
     eee:	62 e0       	ldi	r22, 0x02	; 2
     ef0:	70 e0       	ldi	r23, 0x00	; 0
     ef2:	85 ec       	ldi	r24, 0xC5	; 197
     ef4:	91 e0       	ldi	r25, 0x01	; 1
     ef6:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>
	cc2420WriteFifo((u08*) pRTI->pPayload, pRTI->length);  // Payload
     efa:	f8 01       	movw	r30, r16
     efc:	64 81       	ldd	r22, Z+4	; 0x04
     efe:	77 27       	eor	r23, r23
     f00:	85 81       	ldd	r24, Z+5	; 0x05
     f02:	96 81       	ldd	r25, Z+6	; 0x06
     f04:	0e 94 c6 06 	call	0xd8c	; 0xd8c <cc2420WriteFifo>

// TX begins after the CCA check has passed
do {
		cc2420Command(CC2420_STXONCCA);
     f08:	85 e0       	ldi	r24, 0x05	; 5
     f0a:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
		status = cc2420GetStatus();
     f0e:	0e 94 f4 06 	call	0xde8	; 0xde8 <cc2420GetStatus>
		for(_count=0;_count<=100;_count++);
    } while (!(status & (1 << CC2420_TX_ACTIVE)));
     f12:	83 ff       	sbrs	r24, 3
     f14:	f9 cf       	rjmp	.-14     	; 0xf08 <cc2420SendPck+0xb4>

	// Wait for the transmission to begin before exiting (makes sure that this function cannot be called
	// a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
	while (!SFD_IS_1);
     f16:	86 9b       	sbis	0x10, 6	; 16
     f18:	fe cf       	rjmp	.-4      	; 0xf16 <cc2420SendPck+0xc2>
	success = TRUE;

	// Turn interrupts back on
	ENABLE_GLOBAL_INT();
     f1a:	78 94       	sei

    // Wait for the acknowledge to be received, if any
    if (pRTI->ackRequest) {
     f1c:	f8 01       	movw	r30, r16
     f1e:	87 81       	ldd	r24, Z+7	; 0x07
     f20:	88 23       	and	r24, r24
     f22:	11 f4       	brne	.+4      	; 0xf28 <cc2420SendPck+0xd4>
     f24:	1f ef       	ldi	r17, 0xFF	; 255
     f26:	0a c0       	rjmp	.+20     	; 0xf3c <cc2420SendPck+0xe8>
		rfSettings.ackReceived = FALSE;
     f28:	10 92 c2 01 	sts	0x01C2, r1

		// Wait for the SFD to go low again
		while (SFD_IS_1);
     f2c:	86 99       	sbic	0x10, 6	; 16
     f2e:	fe cf       	rjmp	.-4      	; 0xf2c <cc2420SendPck+0xd8>
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f30:	88 ea       	ldi	r24, 0xA8	; 168
     f32:	91 e6       	ldi	r25, 0x61	; 97
     f34:	01 97       	sbiw	r24, 0x01	; 1
     f36:	f1 f7       	brne	.-4      	; 0xf34 <cc2420SendPck+0xe0>

        // We'll enter RX automatically, so just wait until we can be sure that the ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration, and a small margin
        _delay_ms(100);

		// If an acknowledgment has been received (by the FIFOP interrupt), the ackReceived flag should be set
		success = rfSettings.ackReceived;
     f38:	10 91 c2 01 	lds	r17, 0x01C2
    }

	// Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
     f3c:	f8 94       	cli
	if (!rfSettings.receiveOn) cc2420Command(CC2420_SRFOFF);
     f3e:	80 91 c7 01 	lds	r24, 0x01C7
     f42:	88 23       	and	r24, r24
     f44:	19 f4       	brne	.+6      	; 0xf4c <cc2420SendPck+0xf8>
     f46:	86 e0       	ldi	r24, 0x06	; 6
     f48:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
    ENABLE_GLOBAL_INT();
     f4c:	78 94       	sei

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
     f4e:	80 91 c1 01 	lds	r24, 0x01C1
     f52:	8f 5f       	subi	r24, 0xFF	; 255
     f54:	80 93 c1 01 	sts	0x01C1, r24
    return success;

	}
     f58:	81 2f       	mov	r24, r17
     f5a:	99 27       	eor	r25, r25
     f5c:	23 96       	adiw	r28, 0x03	; 3
     f5e:	0f b6       	in	r0, 0x3f	; 63
     f60:	f8 94       	cli
     f62:	de bf       	out	0x3e, r29	; 62
     f64:	0f be       	out	0x3f, r0	; 63
     f66:	cd bf       	out	0x3d, r28	; 61
     f68:	df 91       	pop	r29
     f6a:	cf 91       	pop	r28
     f6c:	1f 91       	pop	r17
     f6e:	0f 91       	pop	r16
     f70:	08 95       	ret

00000f72 <__vector_2>:
#include "packetrecieve.h"


ISR(INT1_vect) 
{
     f72:	1f 92       	push	r1
     f74:	0f 92       	push	r0
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	0f 92       	push	r0
     f7a:	11 24       	eor	r1, r1
     f7c:	2f 93       	push	r18
     f7e:	3f 93       	push	r19
     f80:	4f 93       	push	r20
     f82:	5f 93       	push	r21
     f84:	6f 93       	push	r22
     f86:	7f 93       	push	r23
     f88:	8f 93       	push	r24
     f8a:	9f 93       	push	r25
     f8c:	af 93       	push	r26
     f8e:	bf 93       	push	r27
     f90:	ef 93       	push	r30
     f92:	ff 93       	push	r31
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	cd b7       	in	r28, 0x3d	; 61
     f9a:	de b7       	in	r29, 0x3e	; 62
     f9c:	25 97       	sbiw	r28, 0x05	; 5
     f9e:	de bf       	out	0x3e, r29	; 62
     fa0:	cd bf       	out	0x3d, r28	; 61
	u16 frameControlField;
	u08 length;
	u08 pFooter[2];

    // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
	if((FIFOP_IS_1) && (!(FIFO_IS_1))) {	   
     fa2:	83 9b       	sbis	0x10, 3	; 16
     fa4:	09 c0       	rjmp	.+18     	; 0xfb8 <__vector_2+0x46>
     fa6:	84 99       	sbic	0x10, 4	; 16
     fa8:	07 c0       	rjmp	.+14     	; 0xfb8 <__vector_2+0x46>
	    cc2420Command(CC2420_SFLUSHRX);
     faa:	88 e0       	ldi	r24, 0x08	; 8
     fac:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
	    cc2420Command(CC2420_SFLUSHRX);
     fb0:	88 e0       	ldi	r24, 0x08	; 8
     fb2:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
     fb6:	87 c0       	rjmp	.+270    	; 0x10c6 <__vector_2+0x154>
	    return;
	}

	// Payload length
	cc2420ReadFifo(&length,1);
     fb8:	61 e0       	ldi	r22, 0x01	; 1
     fba:	70 e0       	ldi	r23, 0x00	; 0
     fbc:	ce 01       	movw	r24, r28
     fbe:	01 96       	adiw	r24, 0x01	; 1
     fc0:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>
	length &= BASIC_RF_LENGTH_MASK; // Ignore MSB
     fc4:	89 81       	ldd	r24, Y+1	; 0x01
     fc6:	8f 77       	andi	r24, 0x7F	; 127
     fc8:	89 83       	std	Y+1, r24	; 0x01

    // Ignore the packet if the length is too short
    if (length < BASIC_RF_ACK_PACKET_SIZE) {
     fca:	85 30       	cpi	r24, 0x05	; 5
     fcc:	10 f4       	brcc	.+4      	; 0xfd2 <__vector_2+0x60>
    	cc2420DumpFifo(length);
     fce:	99 27       	eor	r25, r25
     fd0:	43 c0       	rjmp	.+134    	; 0x1058 <__vector_2+0xe6>

    // Otherwise, if the length is valid, then proceed with the rest of the packet
    } else {

        // Register the payload length
        rfSettings.pRxInfo->length = length - BASIC_RF_PACKET_OVERHEAD_SIZE;
     fd2:	e0 91 bf 01 	lds	r30, 0x01BF
     fd6:	f0 91 c0 01 	lds	r31, 0x01C0
     fda:	8b 50       	subi	r24, 0x0B	; 11
     fdc:	85 83       	std	Z+5, r24	; 0x05

        // Read the frame control field and the data sequence number
        cc2420ReadFifo((u08*) &frameControlField, 2);
     fde:	62 e0       	ldi	r22, 0x02	; 2
     fe0:	70 e0       	ldi	r23, 0x00	; 0
     fe2:	ce 01       	movw	r24, r28
     fe4:	04 96       	adiw	r24, 0x04	; 4
     fe6:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>
        rfSettings.pRxInfo->ackRequest = !!(frameControlField & BASIC_RF_FCF_ACK_BM);
     fea:	e0 91 bf 01 	lds	r30, 0x01BF
     fee:	f0 91 c0 01 	lds	r31, 0x01C0
     ff2:	8c 81       	ldd	r24, Y+4	; 0x04
     ff4:	9d 81       	ldd	r25, Y+5	; 0x05
     ff6:	a5 e0       	ldi	r26, 0x05	; 5
     ff8:	96 95       	lsr	r25
     ffa:	87 95       	ror	r24
     ffc:	aa 95       	dec	r26
     ffe:	e1 f7       	brne	.-8      	; 0xff8 <__vector_2+0x86>
    1000:	81 70       	andi	r24, 0x01	; 1
    1002:	80 87       	std	Z+8, r24	; 0x08
    	cc2420ReadFifo(&rfSettings.pRxInfo->seqNumber,1);
    1004:	80 91 bf 01 	lds	r24, 0x01BF
    1008:	90 91 c0 01 	lds	r25, 0x01C0
    100c:	61 e0       	ldi	r22, 0x01	; 1
    100e:	70 e0       	ldi	r23, 0x00	; 0
    1010:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>

		// Is this an acknowledgment packet?
    	if ((length == BASIC_RF_ACK_PACKET_SIZE) && (frameControlField == BASIC_RF_ACK_FCF) && (rfSettings.pRxInfo->seqNumber == rfSettings.txSeqNumber)) {
    1014:	29 81       	ldd	r18, Y+1	; 0x01
    1016:	25 30       	cpi	r18, 0x05	; 5
    1018:	d1 f4       	brne	.+52     	; 0x104e <__vector_2+0xdc>
    101a:	8c 81       	ldd	r24, Y+4	; 0x04
    101c:	9d 81       	ldd	r25, Y+5	; 0x05
    101e:	02 97       	sbiw	r24, 0x02	; 2
    1020:	c1 f4       	brne	.+48     	; 0x1052 <__vector_2+0xe0>
    1022:	e0 91 bf 01 	lds	r30, 0x01BF
    1026:	f0 91 c0 01 	lds	r31, 0x01C0
    102a:	90 91 c1 01 	lds	r25, 0x01C1
    102e:	80 81       	ld	r24, Z
    1030:	89 17       	cp	r24, r25
    1032:	79 f4       	brne	.+30     	; 0x1052 <__vector_2+0xe0>

 	       	// Read the footer and check for CRC OK
			cc2420ReadFifo((u08*) pFooter, 2);
    1034:	62 e0       	ldi	r22, 0x02	; 2
    1036:	70 e0       	ldi	r23, 0x00	; 0
    1038:	ce 01       	movw	r24, r28
    103a:	02 96       	adiw	r24, 0x02	; 2
    103c:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>

			// Indicate the successful ack reception (this flag is polled by the transmission routine)
			if (pFooter[1] & BASIC_RF_CRC_OK_BM) rfSettings.ackReceived = TRUE;
    1040:	8b 81       	ldd	r24, Y+3	; 0x03
    1042:	87 ff       	sbrs	r24, 7
    1044:	40 c0       	rjmp	.+128    	; 0x10c6 <__vector_2+0x154>
    1046:	8f ef       	ldi	r24, 0xFF	; 255
    1048:	80 93 c2 01 	sts	0x01C2, r24
    104c:	3c c0       	rjmp	.+120    	; 0x10c6 <__vector_2+0x154>
 
		// Too small to be a valid packet?
		} else if (length < BASIC_RF_PACKET_OVERHEAD_SIZE) {
    104e:	2b 30       	cpi	r18, 0x0B	; 11
    1050:	30 f4       	brcc	.+12     	; 0x105e <__vector_2+0xec>
			cc2420DumpFifo(length - 3);
    1052:	82 2f       	mov	r24, r18
    1054:	99 27       	eor	r25, r25
    1056:	03 97       	sbiw	r24, 0x03	; 3
    1058:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420DumpFifo>
    105c:	34 c0       	rjmp	.+104    	; 0x10c6 <__vector_2+0x154>
			return;

		// Receive the rest of the packet
		} else {

			// Skip the destination PAN and address (that's taken care of by harware address recognition!)
			cc2420DumpFifo(4);
    105e:	84 e0       	ldi	r24, 0x04	; 4
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	0e 94 18 07 	call	0xe30	; 0xe30 <cc2420DumpFifo>

			// Read the source address
			cc2420ReadFifo((u08*) &rfSettings.pRxInfo->srcAddr, 2);
    1066:	80 91 bf 01 	lds	r24, 0x01BF
    106a:	90 91 c0 01 	lds	r25, 0x01C0
    106e:	62 e0       	ldi	r22, 0x02	; 2
    1070:	70 e0       	ldi	r23, 0x00	; 0
    1072:	01 96       	adiw	r24, 0x01	; 1
    1074:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>

			// Read the packet payload
			cc2420ReadFifo(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1078:	e0 91 bf 01 	lds	r30, 0x01BF
    107c:	f0 91 c0 01 	lds	r31, 0x01C0
    1080:	a0 91 bf 01 	lds	r26, 0x01BF
    1084:	b0 91 c0 01 	lds	r27, 0x01C0
    1088:	65 81       	ldd	r22, Z+5	; 0x05
    108a:	77 27       	eor	r23, r23
    108c:	fd 01       	movw	r30, r26
    108e:	86 81       	ldd	r24, Z+6	; 0x06
    1090:	97 81       	ldd	r25, Z+7	; 0x07
    1092:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>

			// Read the footer to get the RSSI value
			cc2420ReadFifo((BYTE*) pFooter, 2);
    1096:	62 e0       	ldi	r22, 0x02	; 2
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	ce 01       	movw	r24, r28
    109c:	02 96       	adiw	r24, 0x02	; 2
    109e:	0e 94 fc 06 	call	0xdf8	; 0xdf8 <cc2420ReadFifo>
			rfSettings.pRxInfo->rssi = pFooter[0];
    10a2:	e0 91 bf 01 	lds	r30, 0x01BF
    10a6:	f0 91 c0 01 	lds	r31, 0x01C0
    10aa:	8a 81       	ldd	r24, Y+2	; 0x02
    10ac:	81 87       	std	Z+9, r24	; 0x09

			// Notify the application about the received _data_ packet if the CRC is OK
			if (((frameControlField & (BASIC_RF_FCF_BM)) == BASIC_RF_FCF_NOACK) && (pFooter[1] & BASIC_RF_CRC_OK_BM)) {
    10ae:	8c 81       	ldd	r24, Y+4	; 0x04
    10b0:	9d 81       	ldd	r25, Y+5	; 0x05
    10b2:	8f 7d       	andi	r24, 0xDF	; 223
    10b4:	81 54       	subi	r24, 0x41	; 65
    10b6:	98 48       	sbci	r25, 0x88	; 136
    10b8:	31 f4       	brne	.+12     	; 0x10c6 <__vector_2+0x154>
    10ba:	8b 81       	ldd	r24, Y+3	; 0x03
    10bc:	87 ff       	sbrs	r24, 7
    10be:	03 c0       	rjmp	.+6      	; 0x10c6 <__vector_2+0x154>
				//rfSettings.pRxInfo = basicRfReceivePacket(rfSettings.pRxInfo);
				flag=1;
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	80 93 72 00 	sts	0x0072, r24
    10c6:	25 96       	adiw	r28, 0x05	; 5
    10c8:	f8 94       	cli
    10ca:	de bf       	out	0x3e, r29	; 62
    10cc:	cd bf       	out	0x3d, r28	; 61
    10ce:	df 91       	pop	r29
    10d0:	cf 91       	pop	r28
    10d2:	ff 91       	pop	r31
    10d4:	ef 91       	pop	r30
    10d6:	bf 91       	pop	r27
    10d8:	af 91       	pop	r26
    10da:	9f 91       	pop	r25
    10dc:	8f 91       	pop	r24
    10de:	7f 91       	pop	r23
    10e0:	6f 91       	pop	r22
    10e2:	5f 91       	pop	r21
    10e4:	4f 91       	pop	r20
    10e6:	3f 91       	pop	r19
    10e8:	2f 91       	pop	r18
    10ea:	0f 90       	pop	r0
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	0f 90       	pop	r0
    10f0:	1f 90       	pop	r1
    10f2:	18 95       	reti

000010f4 <basicRfReceiveOn>:
			}
		}
    }

} // SIGNAL(SIG_INTERRUPT0)

void basicRfReceiveOn(void) 
{
    10f4:	8f ef       	ldi	r24, 0xFF	; 255
    10f6:	80 93 c7 01 	sts	0x01C7, r24
    rfSettings.receiveOn = TRUE;
	cc2420Command(CC2420_SRXON);
    10fa:	83 e0       	ldi	r24, 0x03	; 3
    10fc:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
	cc2420Command(CC2420_SFLUSHRX);
    1100:	88 e0       	ldi	r24, 0x08	; 8
    1102:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
	//rprintf("WW");
    ENABLE_FIFOP_INT();
    1106:	8b b7       	in	r24, 0x3b	; 59
    1108:	80 68       	ori	r24, 0x80	; 128
    110a:	8b bf       	out	0x3b, r24	; 59
    110c:	08 95       	ret

0000110e <basicRfReceiveOff>:
} // basicRfReceiveOn

void basicRfReceiveOff(void) 
{
    110e:	10 92 c7 01 	sts	0x01C7, r1
    rfSettings.receiveOn = FALSE;
	cc2420Command(CC2420_SRFOFF);
    1112:	86 e0       	ldi	r24, 0x06	; 6
    1114:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>
    DISABLE_FIFOP_INT();
    1118:	8b b7       	in	r24, 0x3b	; 59
    111a:	8f 77       	andi	r24, 0x7F	; 127
    111c:	8b bf       	out	0x3b, r24	; 59
    111e:	08 95       	ret

00001120 <portInit>:

}

void portInit(void)
{
    1120:	11 ba       	out	0x11, r1	; 17
    1122:	81 b3       	in	r24, 0x11	; 17
    1124:	84 bb       	out	0x14, r24	; 20
    1126:	84 b3       	in	r24, 0x14	; 20
    1128:	87 bb       	out	0x17, r24	; 23
    112a:	87 b3       	in	r24, 0x17	; 23
    112c:	8a bb       	out	0x1a, r24	; 26
	DDRA=DDRB=DDRC=DDRD=0;		// all inputs initially
	//sbi(DDRC,PC5);				// LDR current source enable
	sbi(DDRB,PB0);				// debug LED
    112e:	b8 9a       	sbi	0x17, 0	; 23

	sbi(DDRB,PB3);				// reset pin of cc2420	
    1130:	bb 9a       	sbi	0x17, 3	; 23
	sbi(DDRD,PD2);				// Vreg pin of cc2420
    1132:	8a 9a       	sbi	0x11, 2	; 17

	// disable the cc2420 while not in use 	
	DDRD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) | (1<<7));
    1134:	81 b3       	in	r24, 0x11	; 17
    1136:	8c 6f       	ori	r24, 0xFC	; 252
    1138:	81 bb       	out	0x11, r24	; 17
	PORTD |= ((1<<VREG)|(1<<3) |(1<<4) |(1<<5) |(1<<6) );
    113a:	82 b3       	in	r24, 0x12	; 18
    113c:	8c 67       	ori	r24, 0x7C	; 124
    113e:	82 bb       	out	0x12, r24	; 18
	PORTD &=  ~(1<<VREG); //Vreg OFF
    1140:	92 98       	cbi	0x12, 2	; 18
	DDRC &= ((1<<0) | (1<<1));		
    1142:	84 b3       	in	r24, 0x14	; 20
    1144:	83 70       	andi	r24, 0x03	; 3
    1146:	84 bb       	out	0x14, r24	; 20
	PORTC |= ((1<<0) | (1<<1));		//Pull up enabled for PortC 0 1
    1148:	85 b3       	in	r24, 0x15	; 21
    114a:	83 60       	ori	r24, 0x03	; 3
    114c:	85 bb       	out	0x15, r24	; 21
    114e:	08 95       	ret

00001150 <rprintf1RamRom>:
	}
}

#ifdef RPRINTF_FLOAT
// *** rprintfFloat ***
// floating-point print
void rprintfFloat(char numDigits, double x)
{
	unsigned char firstplace = FALSE;
	unsigned char negative;
	unsigned char i, digit;
	double place = 1.0;
	
	// save sign
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
	
	// find starting digit place
	for(i=0; i<15; i++)
	{
		if((x/place) < 10.0)
			break;
		else
			place *= 10.0;
	}
	// print polarity character
	if(negative)
		rprintfChar('-');
	else
		rprintfChar('+');

	// print digits
	for(i=0; i<numDigits; i++)
	{
		digit = (x/place);

		if(digit | firstplace | (place == 1.0))
		{
			firstplace = TRUE;
			rprintfChar(digit+0x30);
		}
		else
			rprintfChar(' ');
		
		if(place == 1.0)
		{
			rprintfChar('.');
		}
		
		x -= (digit*place);
		place /= 10.0;
	}
}
#endif

#ifdef RPRINTF_SIMPLE
// *** rprintf1RamRom ***
// called by rprintf() - does a simple printf (supports %d, %x, %c)
// Supports:
// %d - decimal
// %x - hex
// %c - character
int rprintf1RamRom(unsigned char stringInRom, const char *format, ...)
{
    1150:	9f 92       	push	r9
    1152:	af 92       	push	r10
    1154:	bf 92       	push	r11
    1156:	cf 92       	push	r12
    1158:	df 92       	push	r13
    115a:	ef 92       	push	r14
    115c:	ff 92       	push	r15
    115e:	0f 93       	push	r16
    1160:	1f 93       	push	r17
    1162:	cf 93       	push	r28
    1164:	df 93       	push	r29
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
    116a:	22 97       	sbiw	r28, 0x02	; 2
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	f8 94       	cli
    1170:	de bf       	out	0x3e, r29	; 62
    1172:	0f be       	out	0x3f, r0	; 63
    1174:	cd bf       	out	0x3d, r28	; 61
    1176:	98 88       	ldd	r9, Y+16	; 0x10
    1178:	c9 88       	ldd	r12, Y+17	; 0x11
    117a:	da 88       	ldd	r13, Y+18	; 0x12
	// simple printf routine
	// define a global HexChars or use line below
	//static char HexChars[16] = "0123456789ABCDEF";
	char format_flag;
	unsigned int u_val, div_val, base;
	va_list ap;

	va_start(ap, format);
    117c:	ce 01       	movw	r24, r28
    117e:	43 96       	adiw	r24, 0x13	; 19
    1180:	9a 83       	std	Y+2, r25	; 0x02
    1182:	89 83       	std	Y+1, r24	; 0x01
    1184:	05 c0       	rjmp	.+10     	; 0x1190 <rprintf1RamRom+0x40>
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
		{	// Until '%' or '\0'
			if (!format_flag)
    1186:	88 23       	and	r24, r24
    1188:	09 f4       	brne	.+2      	; 0x118c <rprintf1RamRom+0x3c>
    118a:	79 c0       	rjmp	.+242    	; 0x127e <rprintf1RamRom+0x12e>
			{
				va_end(ap);
				return(0);
			}
			rprintfChar(format_flag);
    118c:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
    1190:	96 01       	movw	r18, r12
    1192:	2f 5f       	subi	r18, 0xFF	; 255
    1194:	3f 4f       	sbci	r19, 0xFF	; 255
    1196:	99 20       	and	r9, r9
    1198:	21 f0       	breq	.+8      	; 0x11a2 <rprintf1RamRom+0x52>
    119a:	f6 01       	movw	r30, r12
    119c:	69 01       	movw	r12, r18
    119e:	84 91       	lpm	r24, Z
    11a0:	03 c0       	rjmp	.+6      	; 0x11a8 <rprintf1RamRom+0x58>
    11a2:	f6 01       	movw	r30, r12
    11a4:	80 81       	ld	r24, Z
    11a6:	69 01       	movw	r12, r18
    11a8:	85 32       	cpi	r24, 0x25	; 37
    11aa:	69 f7       	brne	.-38     	; 0x1186 <rprintf1RamRom+0x36>
    11ac:	2f 5f       	subi	r18, 0xFF	; 255
    11ae:	3f 4f       	sbci	r19, 0xFF	; 255
		}

		switch (format_flag = READMEMBYTE(stringInRom,format++) )
    11b0:	99 20       	and	r9, r9
    11b2:	21 f0       	breq	.+8      	; 0x11bc <rprintf1RamRom+0x6c>
    11b4:	f6 01       	movw	r30, r12
    11b6:	69 01       	movw	r12, r18
    11b8:	84 91       	lpm	r24, Z
    11ba:	03 c0       	rjmp	.+6      	; 0x11c2 <rprintf1RamRom+0x72>
    11bc:	f6 01       	movw	r30, r12
    11be:	80 81       	ld	r24, Z
    11c0:	69 01       	movw	r12, r18
    11c2:	84 36       	cpi	r24, 0x64	; 100
    11c4:	09 f4       	brne	.+2      	; 0x11c8 <rprintf1RamRom+0x78>
    11c6:	51 c0       	rjmp	.+162    	; 0x126a <rprintf1RamRom+0x11a>
    11c8:	88 37       	cpi	r24, 0x78	; 120
    11ca:	51 f0       	breq	.+20     	; 0x11e0 <rprintf1RamRom+0x90>
    11cc:	83 36       	cpi	r24, 0x63	; 99
    11ce:	f1 f6       	brne	.-68     	; 0x118c <rprintf1RamRom+0x3c>
		{
			case 'c': format_flag = va_arg(ap,int);
    11d0:	e9 81       	ldd	r30, Y+1	; 0x01
    11d2:	fa 81       	ldd	r31, Y+2	; 0x02
    11d4:	32 96       	adiw	r30, 0x02	; 2
    11d6:	fa 83       	std	Y+2, r31	; 0x02
    11d8:	e9 83       	std	Y+1, r30	; 0x01
    11da:	32 97       	sbiw	r30, 0x02	; 2
    11dc:	80 81       	ld	r24, Z
    11de:	d6 cf       	rjmp	.-84     	; 0x118c <rprintf1RamRom+0x3c>
			default:  rprintfChar(format_flag); continue;
			case 'd': base = 10; div_val = 10000; goto CONVERSION_LOOP;
			case 'x': base = 16; div_val = 0x10;

			CONVERSION_LOOP:
			u_val = va_arg(ap,int);
    11e0:	e9 81       	ldd	r30, Y+1	; 0x01
    11e2:	fa 81       	ldd	r31, Y+2	; 0x02
    11e4:	32 96       	adiw	r30, 0x02	; 2
    11e6:	fa 83       	std	Y+2, r31	; 0x02
    11e8:	e9 83       	std	Y+1, r30	; 0x01
    11ea:	12 91       	ld	r17, -Z
    11ec:	02 91       	ld	r16, -Z
    11ee:	20 e1       	ldi	r18, 0x10	; 16
    11f0:	e2 2e       	mov	r14, r18
    11f2:	f1 2c       	mov	r15, r1
    11f4:	90 e1       	ldi	r25, 0x10	; 16
    11f6:	a9 2e       	mov	r10, r25
    11f8:	b1 2c       	mov	r11, r1
    11fa:	1e c0       	rjmp	.+60     	; 0x1238 <rprintf1RamRom+0xe8>
			if (format_flag == 'd')
			{
				if (((int)u_val) < 0)
				{
					u_val = - u_val;
    11fc:	10 95       	com	r17
    11fe:	01 95       	neg	r16
    1200:	1f 4f       	sbci	r17, 0xFF	; 255
					rprintfChar('-');
    1202:	8d e2       	ldi	r24, 0x2D	; 45
    1204:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
    1208:	80 e1       	ldi	r24, 0x10	; 16
    120a:	e8 2e       	mov	r14, r24
    120c:	87 e2       	ldi	r24, 0x27	; 39
    120e:	f8 2e       	mov	r15, r24
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	0b c0       	rjmp	.+22     	; 0x122c <rprintf1RamRom+0xdc>
				}
				while (div_val > 1 && div_val > u_val) div_val /= 10;
    1216:	c7 01       	movw	r24, r14
    1218:	6a e0       	ldi	r22, 0x0A	; 10
    121a:	70 e0       	ldi	r23, 0x00	; 0
    121c:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
    1220:	7b 01       	movw	r14, r22
    1222:	2f 5f       	subi	r18, 0xFF	; 255
    1224:	3f 4f       	sbci	r19, 0xFF	; 255
    1226:	24 30       	cpi	r18, 0x04	; 4
    1228:	31 05       	cpc	r19, r1
    122a:	19 f0       	breq	.+6      	; 0x1232 <rprintf1RamRom+0xe2>
    122c:	0e 15       	cp	r16, r14
    122e:	1f 05       	cpc	r17, r15
    1230:	90 f3       	brcs	.-28     	; 0x1216 <rprintf1RamRom+0xc6>
    1232:	ba e0       	ldi	r27, 0x0A	; 10
    1234:	ab 2e       	mov	r10, r27
    1236:	b1 2c       	mov	r11, r1
			}
			do
			{
				rprintfChar(pgm_read_byte(HexChars+(u_val/div_val)));
    1238:	c8 01       	movw	r24, r16
    123a:	b7 01       	movw	r22, r14
    123c:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
    1240:	fb 01       	movw	r30, r22
    1242:	ef 52       	subi	r30, 0x2F	; 47
    1244:	ff 4f       	sbci	r31, 0xFF	; 255
    1246:	e4 91       	lpm	r30, Z
    1248:	8e 2f       	mov	r24, r30
    124a:	0e 94 14 01 	call	0x228	; 0x228 <rprintfChar>
				u_val %= div_val;
    124e:	c8 01       	movw	r24, r16
    1250:	b7 01       	movw	r22, r14
    1252:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
    1256:	8c 01       	movw	r16, r24
				div_val /= base;
    1258:	c7 01       	movw	r24, r14
    125a:	b5 01       	movw	r22, r10
    125c:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivmodhi4>
    1260:	7b 01       	movw	r14, r22
			} while (div_val);
    1262:	67 2b       	or	r22, r23
    1264:	09 f4       	brne	.+2      	; 0x1268 <rprintf1RamRom+0x118>
    1266:	94 cf       	rjmp	.-216    	; 0x1190 <rprintf1RamRom+0x40>
    1268:	e7 cf       	rjmp	.-50     	; 0x1238 <rprintf1RamRom+0xe8>
    126a:	e9 81       	ldd	r30, Y+1	; 0x01
    126c:	fa 81       	ldd	r31, Y+2	; 0x02
    126e:	32 96       	adiw	r30, 0x02	; 2
    1270:	fa 83       	std	Y+2, r31	; 0x02
    1272:	e9 83       	std	Y+1, r30	; 0x01
    1274:	12 91       	ld	r17, -Z
    1276:	02 91       	ld	r16, -Z
    1278:	11 23       	and	r17, r17
    127a:	34 f6       	brge	.-116    	; 0x1208 <rprintf1RamRom+0xb8>
    127c:	bf cf       	rjmp	.-130    	; 0x11fc <rprintf1RamRom+0xac>
		}
	}
	va_end(ap);
}
    127e:	80 e0       	ldi	r24, 0x00	; 0
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	22 96       	adiw	r28, 0x02	; 2
    1284:	0f b6       	in	r0, 0x3f	; 63
    1286:	f8 94       	cli
    1288:	de bf       	out	0x3e, r29	; 62
    128a:	0f be       	out	0x3f, r0	; 63
    128c:	cd bf       	out	0x3d, r28	; 61
    128e:	df 91       	pop	r29
    1290:	cf 91       	pop	r28
    1292:	1f 91       	pop	r17
    1294:	0f 91       	pop	r16
    1296:	ff 90       	pop	r15
    1298:	ef 90       	pop	r14
    129a:	df 90       	pop	r13
    129c:	cf 90       	pop	r12
    129e:	bf 90       	pop	r11
    12a0:	af 90       	pop	r10
    12a2:	9f 90       	pop	r9
    12a4:	08 95       	ret

000012a6 <nwkpacketsend>:

#include "nwkpacketsend.h"

u08 nwkpacketsend(u08 direction,u16 srcaddr,u16 dstaddr, u08 nod, u16 macdst)
{
    12a6:	0f 93       	push	r16
    12a8:	1f 93       	push	r17
u08 i_s,success=1;
packet.direction = direction;
    12aa:	80 93 42 01 	sts	0x0142, r24
packet.srcaddr= srcaddr;
    12ae:	70 93 44 01 	sts	0x0144, r23
    12b2:	60 93 43 01 	sts	0x0143, r22
packet.dstaddr= dstaddr;
    12b6:	50 93 46 01 	sts	0x0146, r21
    12ba:	40 93 45 01 	sts	0x0145, r20
packet.nod=nod;
    12be:	20 93 47 01 	sts	0x0147, r18

rfTxInfo.length  = 6+(packet.nod);
    12c2:	2a 5f       	subi	r18, 0xFA	; 250
    12c4:	20 93 59 02 	sts	0x0259, r18
    12c8:	26 50       	subi	r18, 0x06	; 6
rfTxInfo.destAddr = macdst;
    12ca:	10 93 58 02 	sts	0x0258, r17
    12ce:	00 93 57 02 	sts	0x0257, r16

pTxBuffer[0]=packet.direction;
    12d2:	80 93 67 02 	sts	0x0267, r24
pTxBuffer[1]=packet.srcaddr&0xFF;
    12d6:	60 93 68 02 	sts	0x0268, r22
pTxBuffer[2]=packet.srcaddr>>8;
    12da:	67 2f       	mov	r22, r23
    12dc:	77 27       	eor	r23, r23
    12de:	60 93 69 02 	sts	0x0269, r22
pTxBuffer[3]=packet.dstaddr&0xFF;
    12e2:	40 93 6a 02 	sts	0x026A, r20
pTxBuffer[4]=packet.dstaddr>>8;
    12e6:	85 2f       	mov	r24, r21
    12e8:	99 27       	eor	r25, r25
    12ea:	80 93 6b 02 	sts	0x026B, r24
pTxBuffer[5]=packet.nod;
    12ee:	20 93 6c 02 	sts	0x026C, r18
rprintf("send%d",packet.dstaddr);
    12f2:	5f 93       	push	r21
    12f4:	4f 93       	push	r20
    12f6:	86 ec       	ldi	r24, 0xC6	; 198
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	9f 93       	push	r25
    12fc:	8f 93       	push	r24
    12fe:	81 e0       	ldi	r24, 0x01	; 1
    1300:	8f 93       	push	r24
    1302:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
for(i_s=6;i_s<packet.nod+6;i_s++) 
    1306:	80 91 47 01 	lds	r24, 0x0147
    130a:	28 2f       	mov	r18, r24
    130c:	33 27       	eor	r19, r19
    130e:	2a 5f       	subi	r18, 0xFA	; 250
    1310:	3f 4f       	sbci	r19, 0xFF	; 255
    1312:	96 e0       	ldi	r25, 0x06	; 6
    1314:	0f 90       	pop	r0
    1316:	0f 90       	pop	r0
    1318:	0f 90       	pop	r0
    131a:	0f 90       	pop	r0
    131c:	0f 90       	pop	r0
    131e:	08 c0       	rjmp	.+16     	; 0x1330 <nwkpacketsend+0x8a>
 pTxBuffer[i_s]=packet.payload[i_s-6];
    1320:	fd 01       	movw	r30, r26
    1322:	ee 5b       	subi	r30, 0xBE	; 190
    1324:	fe 4f       	sbci	r31, 0xFE	; 254
    1326:	80 81       	ld	r24, Z
    1328:	a9 59       	subi	r26, 0x99	; 153
    132a:	bd 4f       	sbci	r27, 0xFD	; 253
    132c:	8c 93       	st	X, r24
    132e:	9f 5f       	subi	r25, 0xFF	; 255
    1330:	a9 2f       	mov	r26, r25
    1332:	bb 27       	eor	r27, r27
    1334:	a2 17       	cp	r26, r18
    1336:	b3 07       	cpc	r27, r19
    1338:	9c f3       	brlt	.-26     	; 0x1320 <nwkpacketsend+0x7a>
    133a:	10 e0       	ldi	r17, 0x00	; 0
    133c:	09 c0       	rjmp	.+18     	; 0x1350 <nwkpacketsend+0xaa>

i_s=0;
 while(!cc2420SendPck(&rfTxInfo))
 {
  i_s++;
    133e:	1f 5f       	subi	r17, 0xFF	; 255
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1340:	84 ed       	ldi	r24, 0xD4	; 212
    1342:	90 e3       	ldi	r25, 0x30	; 48
    1344:	01 97       	sbiw	r24, 0x01	; 1
    1346:	f1 f7       	brne	.-4      	; 0x1344 <nwkpacketsend+0x9e>
  _delay_ms(50);
  if(i_s>5)
    1348:	16 30       	cpi	r17, 0x06	; 6
    134a:	11 f4       	brne	.+4      	; 0x1350 <nwkpacketsend+0xaa>
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	07 c0       	rjmp	.+14     	; 0x135e <nwkpacketsend+0xb8>
    1350:	85 e5       	ldi	r24, 0x55	; 85
    1352:	92 e0       	ldi	r25, 0x02	; 2
    1354:	0e 94 2a 07 	call	0xe54	; 0xe54 <cc2420SendPck>
    1358:	88 23       	and	r24, r24
    135a:	89 f3       	breq	.-30     	; 0x133e <nwkpacketsend+0x98>
    135c:	81 e0       	ldi	r24, 0x01	; 1
   {
    success=0; 
    break;
   }
 }
return success;
}
    135e:	99 27       	eor	r25, r25
    1360:	1f 91       	pop	r17
    1362:	0f 91       	pop	r16
    1364:	08 95       	ret

00001366 <nwkpacketrec>:

#include "nwkpacketrec.h"

void nwkpacketrec(void)
{
    1366:	ff 92       	push	r15
    1368:	0f 93       	push	r16
    136a:	1f 93       	push	r17
u08 i;
            packet.direction   =rfSettings.pRxInfo->pPayload[0];
    136c:	e0 91 bf 01 	lds	r30, 0x01BF
    1370:	f0 91 c0 01 	lds	r31, 0x01C0
    1374:	06 80       	ldd	r0, Z+6	; 0x06
    1376:	f7 81       	ldd	r31, Z+7	; 0x07
    1378:	e0 2d       	mov	r30, r0
    137a:	80 81       	ld	r24, Z
    137c:	80 93 42 01 	sts	0x0142, r24
            packet.srcaddr     =rfSettings.pRxInfo->pPayload[1];
    1380:	e0 91 bf 01 	lds	r30, 0x01BF
    1384:	f0 91 c0 01 	lds	r31, 0x01C0
    1388:	06 80       	ldd	r0, Z+6	; 0x06
    138a:	f7 81       	ldd	r31, Z+7	; 0x07
    138c:	e0 2d       	mov	r30, r0
    138e:	21 81       	ldd	r18, Z+1	; 0x01
    1390:	33 27       	eor	r19, r19
    1392:	30 93 44 01 	sts	0x0144, r19
    1396:	20 93 43 01 	sts	0x0143, r18
            packet.srcaddr    |=(rfSettings.pRxInfo->pPayload[2]<<8);
    139a:	e0 91 bf 01 	lds	r30, 0x01BF
    139e:	f0 91 c0 01 	lds	r31, 0x01C0
    13a2:	06 80       	ldd	r0, Z+6	; 0x06
    13a4:	f7 81       	ldd	r31, Z+7	; 0x07
    13a6:	e0 2d       	mov	r30, r0
    13a8:	82 81       	ldd	r24, Z+2	; 0x02
    13aa:	99 27       	eor	r25, r25
    13ac:	98 2f       	mov	r25, r24
    13ae:	88 27       	eor	r24, r24
    13b0:	28 2b       	or	r18, r24
    13b2:	39 2b       	or	r19, r25
    13b4:	30 93 44 01 	sts	0x0144, r19
    13b8:	20 93 43 01 	sts	0x0143, r18
            packet.dstaddr     =rfSettings.pRxInfo->pPayload[3];
    13bc:	e0 91 bf 01 	lds	r30, 0x01BF
    13c0:	f0 91 c0 01 	lds	r31, 0x01C0
    13c4:	06 80       	ldd	r0, Z+6	; 0x06
    13c6:	f7 81       	ldd	r31, Z+7	; 0x07
    13c8:	e0 2d       	mov	r30, r0
    13ca:	23 81       	ldd	r18, Z+3	; 0x03
    13cc:	33 27       	eor	r19, r19
    13ce:	30 93 46 01 	sts	0x0146, r19
    13d2:	20 93 45 01 	sts	0x0145, r18
            packet.dstaddr    |=(rfSettings.pRxInfo->pPayload[4]<<8);
    13d6:	e0 91 bf 01 	lds	r30, 0x01BF
    13da:	f0 91 c0 01 	lds	r31, 0x01C0
    13de:	06 80       	ldd	r0, Z+6	; 0x06
    13e0:	f7 81       	ldd	r31, Z+7	; 0x07
    13e2:	e0 2d       	mov	r30, r0
    13e4:	84 81       	ldd	r24, Z+4	; 0x04
    13e6:	99 27       	eor	r25, r25
    13e8:	98 2f       	mov	r25, r24
    13ea:	88 27       	eor	r24, r24
    13ec:	28 2b       	or	r18, r24
    13ee:	39 2b       	or	r19, r25
    13f0:	30 93 46 01 	sts	0x0146, r19
    13f4:	20 93 45 01 	sts	0x0145, r18
            packet.nod         =rfSettings.pRxInfo->pPayload[5];
    13f8:	e0 91 bf 01 	lds	r30, 0x01BF
    13fc:	f0 91 c0 01 	lds	r31, 0x01C0
    1400:	06 80       	ldd	r0, Z+6	; 0x06
    1402:	f7 81       	ldd	r31, Z+7	; 0x07
    1404:	e0 2d       	mov	r30, r0
    1406:	85 81       	ldd	r24, Z+5	; 0x05
    1408:	80 93 47 01 	sts	0x0147, r24
    140c:	96 e0       	ldi	r25, 0x06	; 6
    140e:	10 c0       	rjmp	.+32     	; 0x1430 <nwkpacketrec+0xca>
              for(i=6;i<rfSettings.pRxInfo->length;i++)
               packet.payload[i-6]  =rfSettings.pRxInfo->pPayload[i];
    1410:	e0 91 bf 01 	lds	r30, 0x01BF
    1414:	f0 91 c0 01 	lds	r31, 0x01C0
    1418:	a9 2f       	mov	r26, r25
    141a:	bb 27       	eor	r27, r27
    141c:	06 80       	ldd	r0, Z+6	; 0x06
    141e:	f7 81       	ldd	r31, Z+7	; 0x07
    1420:	e0 2d       	mov	r30, r0
    1422:	ea 0f       	add	r30, r26
    1424:	fb 1f       	adc	r31, r27
    1426:	80 81       	ld	r24, Z
    1428:	ae 5b       	subi	r26, 0xBE	; 190
    142a:	be 4f       	sbci	r27, 0xFE	; 254
    142c:	8c 93       	st	X, r24
    142e:	9f 5f       	subi	r25, 0xFF	; 255
    1430:	e0 91 bf 01 	lds	r30, 0x01BF
    1434:	f0 91 c0 01 	lds	r31, 0x01C0
    1438:	85 81       	ldd	r24, Z+5	; 0x05
    143a:	98 17       	cp	r25, r24
    143c:	48 f3       	brcs	.-46     	; 0x1410 <nwkpacketrec+0xaa>
            //rprintf("Inside NPR %d",packet.srcaddr);
            rprintf("Inside NPR %d",packet.dstaddr);
    143e:	80 91 45 01 	lds	r24, 0x0145
    1442:	90 91 46 01 	lds	r25, 0x0146
    1446:	9f 93       	push	r25
    1448:	8f 93       	push	r24
    144a:	88 eb       	ldi	r24, 0xB8	; 184
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	9f 93       	push	r25
    1450:	8f 93       	push	r24
    1452:	f1 e0       	ldi	r31, 0x01	; 1
    1454:	ff 2e       	mov	r15, r31
    1456:	ff 92       	push	r15
    1458:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
            if(packet.dstaddr==NODEID)
    145c:	40 91 45 01 	lds	r20, 0x0145
    1460:	50 91 46 01 	lds	r21, 0x0146
    1464:	0f 90       	pop	r0
    1466:	0f 90       	pop	r0
    1468:	0f 90       	pop	r0
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	82 e1       	ldi	r24, 0x12	; 18
    1470:	42 33       	cpi	r20, 0x32	; 50
    1472:	58 07       	cpc	r21, r24
    1474:	a1 f4       	brne	.+40     	; 0x149e <nwkpacketrec+0x138>
			{
			//applay();
			  // see what is asked in the payload and then send the same
			#ifdef COORDINATOR
			//applay();
			rprintf("inside ifdef");
    1476:	8b ea       	ldi	r24, 0xAB	; 171
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	9f 93       	push	r25
    147c:	8f 93       	push	r24
    147e:	ff 92       	push	r15
    1480:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
			   //packet.payload[0]='C';
			   //packet.payload[1]='O';
			   
			   nwkpacketsend(DOWN,NODEID,packet.srcaddr,packet.nod,packet.srcaddr);
    1484:	40 91 43 01 	lds	r20, 0x0143
    1488:	50 91 44 01 	lds	r21, 0x0144
    148c:	8a 01       	movw	r16, r20
    148e:	20 91 47 01 	lds	r18, 0x0147
    1492:	62 e3       	ldi	r22, 0x32	; 50
    1494:	72 e1       	ldi	r23, 0x12	; 18
    1496:	82 e0       	ldi	r24, 0x02	; 2
    1498:	0e 94 53 09 	call	0x12a6	; 0x12a6 <nwkpacketsend>
    149c:	29 c0       	rjmp	.+82     	; 0x14f0 <nwkpacketrec+0x18a>
            #endif

			#ifdef  REMOTENODE
			applay();
			_delay_ms(100);
			   //packet.payload[0]='R';
			   //packet.payload[1]='N';
			   nwkpacketsend(DOWN,NODEID,packet.srcaddr,packet.nod,COORADDR);
            #endif
            #ifdef  MOBILENODE

			   //rprintf("Mobile Node");
			   for(i=0;i<packet.nod;i++)
			     rprintf("%d\n",packet.payload[i]);
			   //rprintfChar(packet.payload[1]);

            #endif
			   /*rprintfu16(packet.direction);
			   rprintfu16(packet.srcaddr);
		       rprintfu16(packet.dstaddr);
			   rprintfu16(packet.nod);
			   rprintfu16(packet.payload[0]);
		       rprintfu16(packet.payload[1]);*/
			}
			else
			{
			//rprintf("forwarding to %d",packet.dstaddr);
                if(nwkpacketsend(packet.direction,packet.srcaddr,packet.dstaddr, packet.nod, packet.dstaddr))
    149e:	60 91 43 01 	lds	r22, 0x0143
    14a2:	70 91 44 01 	lds	r23, 0x0144
    14a6:	8a 01       	movw	r16, r20
    14a8:	20 91 47 01 	lds	r18, 0x0147
    14ac:	80 91 42 01 	lds	r24, 0x0142
    14b0:	0e 94 53 09 	call	0x12a6	; 0x12a6 <nwkpacketsend>
    14b4:	88 23       	and	r24, r24
    14b6:	19 f0       	breq	.+6      	; 0x14be <nwkpacketrec+0x158>
				{
				 rprintf("SUCCESS");
    14b8:	83 ea       	ldi	r24, 0xA3	; 163
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	14 c0       	rjmp	.+40     	; 0x14e6 <nwkpacketrec+0x180>
				}
                else
				{
				  packet.payload[0]='N';
    14be:	8e e4       	ldi	r24, 0x4E	; 78
    14c0:	80 93 48 01 	sts	0x0148, r24
			      packet.payload[1]='A';
    14c4:	81 e4       	ldi	r24, 0x41	; 65
    14c6:	80 93 49 01 	sts	0x0149, r24
				  nwkpacketsend(NOTWORKING,NODEID,packet.srcaddr, packet.nod, packet.srcaddr);
    14ca:	40 91 43 01 	lds	r20, 0x0143
    14ce:	50 91 44 01 	lds	r21, 0x0144
    14d2:	8a 01       	movw	r16, r20
    14d4:	20 91 47 01 	lds	r18, 0x0147
    14d8:	62 e3       	ldi	r22, 0x32	; 50
    14da:	72 e1       	ldi	r23, 0x12	; 18
    14dc:	8f ef       	ldi	r24, 0xFF	; 255
    14de:	0e 94 53 09 	call	0x12a6	; 0x12a6 <nwkpacketsend>
				  rprintf("FAILURE");
    14e2:	8b e9       	ldi	r24, 0x9B	; 155
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	9f 93       	push	r25
    14e8:	8f 93       	push	r24
    14ea:	ff 92       	push	r15
    14ec:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
    14f0:	0f 90       	pop	r0
    14f2:	0f 90       	pop	r0
    14f4:	0f 90       	pop	r0
    14f6:	1f 91       	pop	r17
    14f8:	0f 91       	pop	r16
    14fa:	ff 90       	pop	r15
    14fc:	08 95       	ret

000014fe <cc2420Init>:

#include "cc2420init.h"

void cc2420Init(BASIC_RF_RX_INFO *pRRI,u08 channel, u16 panId, u16 nodeId)
	{
    14fe:	ff 92       	push	r15
    1500:	0f 93       	push	r16
    1502:	1f 93       	push	r17
    1504:	cf 93       	push	r28
    1506:	df 93       	push	r29
    1508:	cd b7       	in	r28, 0x3d	; 61
    150a:	de b7       	in	r29, 0x3e	; 62
    150c:	24 97       	sbiw	r28, 0x04	; 4
    150e:	0f b6       	in	r0, 0x3f	; 63
    1510:	f8 94       	cli
    1512:	de bf       	out	0x3e, r29	; 62
    1514:	0f be       	out	0x3f, r0	; 63
    1516:	cd bf       	out	0x3d, r28	; 61
    1518:	8c 01       	movw	r16, r24
    151a:	f6 2e       	mov	r15, r22
    151c:	5a 83       	std	Y+2, r21	; 0x02
    151e:	49 83       	std	Y+1, r20	; 0x01
    1520:	3c 83       	std	Y+4, r19	; 0x04
    1522:	2b 83       	std	Y+3, r18	; 0x03
	    FIFOP_INT_INIT();
    1524:	85 b7       	in	r24, 0x35	; 53
    1526:	8c 60       	ori	r24, 0x0C	; 12
    1528:	85 bf       	out	0x35, r24	; 53
    152a:	8a b7       	in	r24, 0x3a	; 58
    152c:	80 68       	ori	r24, 0x80	; 128
    152e:	8a bf       	out	0x3a, r24	; 58
        ENABLE_FIFOP_INT();
    1530:	8b b7       	in	r24, 0x3b	; 59
    1532:	80 68       	ori	r24, 0x80	; 128
    1534:	8b bf       	out	0x3b, r24	; 59

		DISABLE_GLOBAL_INT();
    1536:	f8 94       	cli
		spiInit();
    1538:	0e 94 9b 03 	call	0x736	; 0x736 <spiInit>
		sbi(DDRB,CC2420_PIN_CS);
    153c:	bc 9a       	sbi	0x17, 4	; 23
		sbi(PORTB,CC2420_PIN_CS);
    153e:	c4 9a       	sbi	0x18, 4	; 24

		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFO);
    1540:	8c 98       	cbi	0x11, 4	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_FIFOP);
    1542:	8b 98       	cbi	0x11, 3	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_CCA);
    1544:	8d 98       	cbi	0x11, 5	; 17
		cbi(CC2420_CTRL_DDR,CC2420_PIN_SFD);
    1546:	8e 98       	cbi	0x11, 6	; 17
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFO);
    1548:	94 9a       	sbi	0x12, 4	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_FIFOP);
    154a:	93 9a       	sbi	0x12, 3	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_CCA);
    154c:	95 9a       	sbi	0x12, 5	; 18
		sbi(CC2420_CTRL_PORT,CC2420_PIN_SFD);
    154e:	96 9a       	sbi	0x12, 6	; 18

		// soft-reset chip
		cc2420WriteReg(CC2420_MAIN,0x0000);
    1550:	60 e0       	ldi	r22, 0x00	; 0
    1552:	70 e0       	ldi	r23, 0x00	; 0
    1554:	80 e1       	ldi	r24, 0x10	; 16
    1556:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
		cc2420WriteReg(CC2420_MAIN,0xF800);
    155a:	60 e0       	ldi	r22, 0x00	; 0
    155c:	78 ef       	ldi	r23, 0xF8	; 248
    155e:	80 e1       	ldi	r24, 0x10	; 16
    1560:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
		// turn on oscillator
		cc2420Command(CC2420_SXOSCON);
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	0e 94 ef 06 	call	0xdde	; 0xdde <cc2420Command>

		// prepare registers

		cc2420WriteReg(CC2420_SYNCWORD, 0xA70F);	// Sync word...
    156a:	6f e0       	ldi	r22, 0x0F	; 15
    156c:	77 ea       	ldi	r23, 0xA7	; 167
    156e:	84 e1       	ldi	r24, 0x14	; 20
    1570:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>

	    cc2420WriteReg(CC2420_MDMCTRL0,	0x0AF2);	// Turn on automatic packet acknowledgment
    1574:	62 ef       	ldi	r22, 0xF2	; 242
    1576:	7a e0       	ldi	r23, 0x0A	; 10
    1578:	81 e1       	ldi	r24, 0x11	; 17
    157a:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AC2);	// Auto ack & crc turned off
	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x0AE2);	// Auto ack turned off & crc turned on

	//	cc2420WriteReg(CC2420_MDMCTRL0,	0x02E2);	//Addr Recognition is turned off

		cc2420WriteReg(CC2420_MDMCTRL1,	0x0500);	// Set the correlation threshold = 20
    157e:	60 e0       	ldi	r22, 0x00	; 0
    1580:	75 e0       	ldi	r23, 0x05	; 5
    1582:	82 e1       	ldi	r24, 0x12	; 18
    1584:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
		cc2420WriteReg(CC2420_DACTST  , 0x0000);
    1588:	60 e0       	ldi	r22, 0x00	; 0
    158a:	70 e0       	ldi	r23, 0x00	; 0
    158c:	8e e2       	ldi	r24, 0x2E	; 46
    158e:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_MDMCTRL1,	0x000C);	// Set the correlation threshold = 20 + infinte Tx.
	//	cc2420WriteReg(CC2420_DACTST,0x1800);

	//	cc2420WriteReg(CC2420_IOCFG0,	0x007F);	// Set the FIFOP threshold to maximum
	//	cc2420WriteReg(CC2420_IOCFG0,	0x0003);	// Set the FIFOP threshold to 3
		cc2420WriteReg(CC2420_IOCFG0,	0x0040);	// Set the FIFOP threshold to 64
    1592:	60 e4       	ldi	r22, 0x40	; 64
    1594:	70 e0       	ldi	r23, 0x00	; 0
    1596:	8c e1       	ldi	r24, 0x1C	; 28
    1598:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>

	//	cc2420WriteReg(CC2420_IOCFG0,	0x00A0);	// Set the FIFOP threshold to 64 & Inverted SFD Polarity


	//	cc2420WriteReg(CC2420_IOCFG0,	0x0001);	// Set the FIFOP threshold to minimum

		cc2420WriteReg(CC2420_SECCTRL0,	0x01C4);	// Turn off "Security enable"
    159c:	64 ec       	ldi	r22, 0xC4	; 196
    159e:	71 e0       	ldi	r23, 0x01	; 1
    15a0:	89 e1       	ldi	r24, 0x19	; 25
    15a2:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>
		cc2420WriteReg(CC2420_TXCTRL, 0xA0FF);
    15a6:	6f ef       	ldi	r22, 0xFF	; 255
    15a8:	70 ea       	ldi	r23, 0xA0	; 160
    15aa:	85 e1       	ldi	r24, 0x15	; 21
    15ac:	0e 94 91 06 	call	0xd22	; 0xd22 <cc2420WriteReg>


		// set radio channel
		cc2420SetChannel(channel);
    15b0:	8f 2d       	mov	r24, r15
    15b2:	0e 94 df 06 	call	0xdbe	; 0xdbe <cc2420SetChannel>
		ENABLE_GLOBAL_INT();
    15b6:	78 94       	sei
		    rfSettings.pRxInfo = pRRI;
    15b8:	10 93 c0 01 	sts	0x01C0, r17
    15bc:	00 93 bf 01 	sts	0x01BF, r16
	        rfSettings.panId = panId;
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	9a 81       	ldd	r25, Y+2	; 0x02
    15c4:	90 93 c4 01 	sts	0x01C4, r25
    15c8:	80 93 c3 01 	sts	0x01C3, r24
	        rfSettings.nodeId = nodeId;
    15cc:	8b 81       	ldd	r24, Y+3	; 0x03
    15ce:	9c 81       	ldd	r25, Y+4	; 0x04
    15d0:	90 93 c6 01 	sts	0x01C6, r25
    15d4:	80 93 c5 01 	sts	0x01C5, r24
	        rfSettings.txSeqNumber = 0;
    15d8:	10 92 c1 01 	sts	0x01C1, r1
            rfSettings.receiveOn = FALSE;
    15dc:	10 92 c7 01 	sts	0x01C7, r1
        rprintf("1");
    15e0:	8f ec       	ldi	r24, 0xCF	; 207
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	9f 93       	push	r25
    15e6:	8f 93       	push	r24
    15e8:	81 e0       	ldi	r24, 0x01	; 1
    15ea:	8f 93       	push	r24
    15ec:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
    15f0:	0f 90       	pop	r0
    15f2:	0f 90       	pop	r0
    15f4:	0f 90       	pop	r0
		// wait until oscillator stable
		while(!(cc2420GetStatus() & (1<<CC2420_XOSC16M_STABLE)));
    15f6:	0e 94 f4 06 	call	0xde8	; 0xde8 <cc2420GetStatus>
    15fa:	86 ff       	sbrs	r24, 6
    15fc:	fc cf       	rjmp	.-8      	; 0x15f6 <cc2420Init+0xf8>
        rprintf("2");
    15fe:	8d ec       	ldi	r24, 0xCD	; 205
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	9f 93       	push	r25
    1604:	8f 93       	push	r24
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	8f 93       	push	r24
    160a:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
		// set IDs
		DISABLE_GLOBAL_INT();
    160e:	f8 94       	cli
		cc2420WriteRam(CC2420RAM_SHORTADDR, (u08*)&nodeId, 2);
    1610:	42 e0       	ldi	r20, 0x02	; 2
    1612:	50 e0       	ldi	r21, 0x00	; 0
    1614:	be 01       	movw	r22, r28
    1616:	6d 5f       	subi	r22, 0xFD	; 253
    1618:	7f 4f       	sbci	r23, 0xFF	; 255
    161a:	8a e6       	ldi	r24, 0x6A	; 106
    161c:	91 e0       	ldi	r25, 0x01	; 1
    161e:	0e 94 a2 06 	call	0xd44	; 0xd44 <cc2420WriteRam>
		cc2420WriteRam(CC2420RAM_PANID, (u08*)&panId, 2);
    1622:	42 e0       	ldi	r20, 0x02	; 2
    1624:	50 e0       	ldi	r21, 0x00	; 0
    1626:	be 01       	movw	r22, r28
    1628:	6f 5f       	subi	r22, 0xFF	; 255
    162a:	7f 4f       	sbci	r23, 0xFF	; 255
    162c:	88 e6       	ldi	r24, 0x68	; 104
    162e:	91 e0       	ldi	r25, 0x01	; 1
    1630:	0e 94 a2 06 	call	0xd44	; 0xd44 <cc2420WriteRam>
        ENABLE_GLOBAL_INT();
    1634:	78 94       	sei
    1636:	0f 90       	pop	r0
    1638:	0f 90       	pop	r0
    163a:	0f 90       	pop	r0
    163c:	24 96       	adiw	r28, 0x04	; 4
    163e:	0f b6       	in	r0, 0x3f	; 63
    1640:	f8 94       	cli
    1642:	de bf       	out	0x3e, r29	; 62
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	cd bf       	out	0x3d, r28	; 61
    1648:	df 91       	pop	r29
    164a:	cf 91       	pop	r28
    164c:	1f 91       	pop	r17
    164e:	0f 91       	pop	r16
    1650:	ff 90       	pop	r15
    1652:	08 95       	ret

00001654 <initAll>:
    1654:	0e 94 90 08 	call	0x1120	; 0x1120 <portInit>
    1658:	bb 9a       	sbi	0x17, 3	; 23
    165a:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    165c:	8a ef       	ldi	r24, 0xFA	; 250
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	fc 01       	movw	r30, r24
    1662:	31 97       	sbiw	r30, 0x01	; 1
    1664:	f1 f7       	brne	.-4      	; 0x1662 <initAll+0xe>
    1666:	92 98       	cbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1668:	fc 01       	movw	r30, r24
    166a:	31 97       	sbiw	r30, 0x01	; 1
    166c:	f1 f7       	brne	.-4      	; 0x166a <initAll+0x16>
    166e:	c3 98       	cbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1670:	fc 01       	movw	r30, r24
    1672:	31 97       	sbiw	r30, 0x01	; 1
    1674:	f1 f7       	brne	.-4      	; 0x1672 <initAll+0x1e>
    1676:	92 9a       	sbi	0x12, 2	; 18
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1678:	fc 01       	movw	r30, r24
    167a:	31 97       	sbiw	r30, 0x01	; 1
    167c:	f1 f7       	brne	.-4      	; 0x167a <initAll+0x26>
    167e:	c3 9a       	sbi	0x18, 3	; 24
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1680:	01 97       	sbiw	r24, 0x01	; 1
    1682:	f1 f7       	brne	.-4      	; 0x1680 <initAll+0x2c>
    1684:	0e 94 d6 00 	call	0x1ac	; 0x1ac <uartInit>
    1688:	60 e6       	ldi	r22, 0x60	; 96
    168a:	79 e0       	ldi	r23, 0x09	; 9
    168c:	80 e0       	ldi	r24, 0x00	; 0
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	0e 94 bc 00 	call	0x178	; 0x178 <uartSetBaudRate>
    1694:	85 ef       	ldi	r24, 0xF5	; 245
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	90 93 f6 00 	sts	0x00F6, r25
    169c:	80 93 f5 00 	sts	0x00F5, r24
    16a0:	22 e3       	ldi	r18, 0x32	; 50
    16a2:	32 e1       	ldi	r19, 0x12	; 18
    16a4:	4d ec       	ldi	r20, 0xCD	; 205
    16a6:	5b ea       	ldi	r21, 0xAB	; 171
    16a8:	65 e1       	ldi	r22, 0x15	; 21
    16aa:	88 ec       	ldi	r24, 0xC8	; 200
    16ac:	91 e0       	ldi	r25, 0x01	; 1
    16ae:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <cc2420Init>
    16b2:	08 95       	ret

000016b4 <main>:
int main(void);			//main
	
	
int main(void)
{
    16b4:	ff 92       	push	r15
    16b6:	0f 93       	push	r16
    16b8:	1f 93       	push	r17
    unsigned char  i,j=0;	
	initAll();
    16ba:	0e 94 2a 0b 	call	0x1654	; 0x1654 <initAll>
	DDRC=0xff;
    16be:	9f ef       	ldi	r25, 0xFF	; 255
    16c0:	94 bb       	out	0x14, r25	; 20
	//rprintf("Hai");
	//rprintfCRLF();
	//rprintf("Hai");	
	PORTC=0xff;
    16c2:	95 bb       	out	0x15, r25	; 21
    
     //initI2c();

     /*if(ds1624_check())    
     rprintf("1624 working"); 
	else 
     rprintf("failed");

	 //if(ds1307_check())    
     //rprintf("1307 working"); 
	 //else 
     //rprintf("1307 failed");

    a2dInit();
	a2dSetPrescaler(ADC_PRESCALE_DIV128);
	a2dSetReference(ADC_REFERENCE_AVCC);


     //DS1307_settime(0x09,0x20,0x00);		// Set Time (hh:mm:ss) 
     //DS1307_setdate(0x23,0x06,0x07);     	//Set Date (dd/mm/yy) 
     //ds1624_config();
   	 //ds1624_startconvert();*/


	    rfTxInfo.length = 5;
    16c4:	85 e0       	ldi	r24, 0x05	; 5
    16c6:	80 93 59 02 	sts	0x0259, r24
        rfTxInfo.ackRequest = TRUE;
    16ca:	90 93 5c 02 	sts	0x025C, r25
        rfTxInfo.pPayload = pTxBuffer;
    16ce:	87 e6       	ldi	r24, 0x67	; 103
    16d0:	92 e0       	ldi	r25, 0x02	; 2
    16d2:	90 93 5b 02 	sts	0x025B, r25
    16d6:	80 93 5a 02 	sts	0x025A, r24
        rfRxInfo.pPayload = pRxBuffer;
    16da:	84 ed       	ldi	r24, 0xD4	; 212
    16dc:	91 e0       	ldi	r25, 0x01	; 1
    16de:	90 93 cf 01 	sts	0x01CF, r25
    16e2:	80 93 ce 01 	sts	0x01CE, r24
	basicRfReceiveOn();
    16e6:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <basicRfReceiveOn>

	while(1)
	{
	//sei();
	packet.payload[1]=TEMP;
    16ea:	11 e0       	ldi	r17, 0x01	; 1
    16ec:	f1 2e       	mov	r15, r17
    16ee:	f0 92 49 01 	sts	0x0149, r15
      packet.payload[0]=LIGHT;
    16f2:	82 e0       	ldi	r24, 0x02	; 2
    16f4:	80 93 48 01 	sts	0x0148, r24
	  if(nwkpacketsend(UP,0x1235,0x1245,0x02,0x1232))
    16f8:	02 e3       	ldi	r16, 0x32	; 50
    16fa:	12 e1       	ldi	r17, 0x12	; 18
    16fc:	22 e0       	ldi	r18, 0x02	; 2
    16fe:	45 e4       	ldi	r20, 0x45	; 69
    1700:	52 e1       	ldi	r21, 0x12	; 18
    1702:	65 e3       	ldi	r22, 0x35	; 53
    1704:	72 e1       	ldi	r23, 0x12	; 18
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	0e 94 53 09 	call	0x12a6	; 0x12a6 <nwkpacketsend>
    170c:	88 23       	and	r24, r24
    170e:	19 f0       	breq	.+6      	; 0x1716 <main+0x62>
	    rprintf("SUCCESS");
    1710:	85 e8       	ldi	r24, 0x85	; 133
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	02 c0       	rjmp	.+4      	; 0x171a <main+0x66>
      else
	    rprintf("Immediate Destination Error");
    1716:	89 e6       	ldi	r24, 0x69	; 105
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	9f 93       	push	r25
    171c:	8f 93       	push	r24
    171e:	ff 92       	push	r15
    1720:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	0f 90       	pop	r0
    172a:	20 e0       	ldi	r18, 0x00	; 0
    172c:	e8 ea       	ldi	r30, 0xA8	; 168
    172e:	f1 e6       	ldi	r31, 0x61	; 97
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1730:	cf 01       	movw	r24, r30
    1732:	01 97       	sbiw	r24, 0x01	; 1
    1734:	f1 f7       	brne	.-4      	; 0x1732 <main+0x7e>
		for(i=0;i<10;i++)
    1736:	2f 5f       	subi	r18, 0xFF	; 255
    1738:	2a 30       	cpi	r18, 0x0A	; 10
    173a:	d1 f7       	brne	.-12     	; 0x1730 <main+0x7c>
           _delay_ms(100);

 
	            if(flag==1)
    173c:	10 91 72 00 	lds	r17, 0x0072
    1740:	11 30       	cpi	r17, 0x01	; 1
    1742:	99 f6       	brne	.-90     	; 0x16ea <main+0x36>
			  {
			  rprintf("Interrupted");
    1744:	8d e5       	ldi	r24, 0x5D	; 93
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	9f 93       	push	r25
    174a:	8f 93       	push	r24
    174c:	1f 93       	push	r17
    174e:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
			  //for(i=0;i<rfSettings.pRxInfo->length;i++)
	           //rprintfu08(rfSettings.pRxInfo->pPayload[i]);
               nwkpacketrec();
    1752:	0e 94 b3 09 	call	0x1366	; 0x1366 <nwkpacketrec>
			   rprintf("returned");
    1756:	84 e5       	ldi	r24, 0x54	; 84
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	9f 93       	push	r25
    175c:	8f 93       	push	r24
    175e:	1f 93       	push	r17
    1760:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
               
			   flag=0;
    1764:	10 92 72 00 	sts	0x0072, r1
    1768:	8d b7       	in	r24, 0x3d	; 61
    176a:	9e b7       	in	r25, 0x3e	; 62
    176c:	06 96       	adiw	r24, 0x06	; 6
    176e:	0f b6       	in	r0, 0x3f	; 63
    1770:	f8 94       	cli
    1772:	9e bf       	out	0x3e, r25	; 62
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	8d bf       	out	0x3d, r24	; 61
    1778:	b8 cf       	rjmp	.-144    	; 0x16ea <main+0x36>

0000177a <uartSendTxBuffer>:
    177a:	8f ef       	ldi	r24, 0xFF	; 255
    177c:	80 93 d3 01 	sts	0x01D3, r24
    1780:	8d e5       	ldi	r24, 0x5D	; 93
    1782:	92 e0       	ldi	r25, 0x02	; 2
    1784:	0e 94 57 02 	call	0x4ae	; 0x4ae <bufferGetFromFront>
    1788:	98 2f       	mov	r25, r24
    178a:	80 91 41 01 	lds	r24, 0x0141
    178e:	88 23       	and	r24, r24
    1790:	e1 f3       	breq	.-8      	; 0x178a <uartSendTxBuffer+0x10>
    1792:	9c b9       	out	0x0c, r25	; 12
    1794:	10 92 41 01 	sts	0x0141, r1
    1798:	08 95       	ret

0000179a <applay>:
                }
            }
}

#if	defined(COORDINATOR) || \
	defined(REMOTENODE)
void applay(void)
{
    179a:	cf 93       	push	r28
    179c:	df 93       	push	r29
    179e:	cd b7       	in	r28, 0x3d	; 61
    17a0:	de b7       	in	r29, 0x3e	; 62
    17a2:	2a 97       	sbiw	r28, 0x0a	; 10
    17a4:	0f b6       	in	r0, 0x3f	; 63
    17a6:	f8 94       	cli
    17a8:	de bf       	out	0x3e, r29	; 62
    17aa:	0f be       	out	0x3f, r0	; 63
    17ac:	cd bf       	out	0x3d, r28	; 61
 u08 i,j,data,temp[10],payloadptr=0;
 u16 temper,k;

 //rprintf("inside applay");
  for(i=0;i<packet.nod;i++)
    17ae:	20 91 47 01 	lds	r18, 0x0147
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	ae 01       	movw	r20, r28
    17b6:	4f 5f       	subi	r20, 0xFF	; 255
    17b8:	5f 4f       	sbci	r21, 0xFF	; 255
    17ba:	0a c0       	rjmp	.+20     	; 0x17d0 <applay+0x36>
    temp[i]=packet.payload[i];
    17bc:	e9 2f       	mov	r30, r25
    17be:	ff 27       	eor	r31, r31
    17c0:	da 01       	movw	r26, r20
    17c2:	ae 0f       	add	r26, r30
    17c4:	bf 1f       	adc	r27, r31
    17c6:	ee 5b       	subi	r30, 0xBE	; 190
    17c8:	fe 4f       	sbci	r31, 0xFE	; 254
    17ca:	86 81       	ldd	r24, Z+6	; 0x06
    17cc:	8c 93       	st	X, r24
    17ce:	9f 5f       	subi	r25, 0xFF	; 255
    17d0:	92 17       	cp	r25, r18
    17d2:	a1 f7       	brne	.-24     	; 0x17bc <applay+0x22>

 // rprintfu08(packet.nod);
  for(i=0;i<packet.nod;i++)
    17d4:	22 23       	and	r18, r18
    17d6:	09 f4       	brne	.+2      	; 0x17da <applay+0x40>
    17d8:	8d c0       	rjmp	.+282    	; 0x18f4 <applay+0x15a>
   {
   // rprintf("inside case");
     data=temp[i];
	// rprintfu08(data);

	  switch (data)
    17da:	89 81       	ldd	r24, Y+1	; 0x01
    17dc:	83 30       	cpi	r24, 0x03	; 3
    17de:	81 f1       	breq	.+96     	; 0x1840 <applay+0xa6>
    17e0:	84 30       	cpi	r24, 0x04	; 4
    17e2:	30 f4       	brcc	.+12     	; 0x17f0 <applay+0x56>
    17e4:	81 30       	cpi	r24, 0x01	; 1
    17e6:	61 f0       	breq	.+24     	; 0x1800 <applay+0x66>
    17e8:	82 30       	cpi	r24, 0x02	; 2
    17ea:	09 f0       	breq	.+2      	; 0x17ee <applay+0x54>
    17ec:	83 c0       	rjmp	.+262    	; 0x18f4 <applay+0x15a>
    17ee:	0f c0       	rjmp	.+30     	; 0x180e <applay+0x74>
    17f0:	85 30       	cpi	r24, 0x05	; 5
    17f2:	c9 f1       	breq	.+114    	; 0x1866 <applay+0xcc>
    17f4:	85 30       	cpi	r24, 0x05	; 5
    17f6:	80 f1       	brcs	.+96     	; 0x1858 <applay+0xbe>
    17f8:	8a 3a       	cpi	r24, 0xAA	; 170
    17fa:	09 f0       	breq	.+2      	; 0x17fe <applay+0x64>
    17fc:	7b c0       	rjmp	.+246    	; 0x18f4 <applay+0x15a>
    17fe:	47 c0       	rjmp	.+142    	; 0x188e <applay+0xf4>
	   {

	    case TEMP:
		   temper=ds1624_readtemp();
    1800:	0e 94 78 05 	call	0xaf0	; 0xaf0 <ds1624_readtemp>
		   packet.payload[payloadptr]=temper>>8;
    1804:	29 2f       	mov	r18, r25
    1806:	33 27       	eor	r19, r19
    1808:	20 93 48 01 	sts	0x0148, r18
    180c:	21 c0       	rjmp	.+66     	; 0x1850 <applay+0xb6>
		   packet.payload[payloadptr+1]=temper&0xFF;
     	   payloadptr=payloadptr+2;
		   break;

        case LIGHT:
		   // rprintf("inside light");
		   j=a2dConvert8bit(A2DLIGHT);
    180e:	80 e0       	ldi	r24, 0x00	; 0
    1810:	0e 94 07 04 	call	0x80e	; 0x80e <a2dConvert8bit>
	       j=(255-j)*100/255;
		   packet.payload[payloadptr]=j;
    1814:	2f ef       	ldi	r18, 0xFF	; 255
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	28 1b       	sub	r18, r24
    181a:	31 09       	sbc	r19, r1
    181c:	84 e6       	ldi	r24, 0x64	; 100
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	ac 01       	movw	r20, r24
    1822:	24 9f       	mul	r18, r20
    1824:	c0 01       	movw	r24, r0
    1826:	25 9f       	mul	r18, r21
    1828:	90 0d       	add	r25, r0
    182a:	34 9f       	mul	r19, r20
    182c:	90 0d       	add	r25, r0
    182e:	11 24       	eor	r1, r1
    1830:	6f ef       	ldi	r22, 0xFF	; 255
    1832:	70 e0       	ldi	r23, 0x00	; 0
    1834:	0e 94 61 0e 	call	0x1cc2	; 0x1cc2 <__divmodhi4>
    1838:	60 93 48 01 	sts	0x0148, r22
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	5b c0       	rjmp	.+182    	; 0x18f6 <applay+0x15c>
		   payloadptr++;
           break;

		case DATE:                       
           packet.payload[payloadptr]  =DS1307_get(0x04);
    1840:	84 e0       	ldi	r24, 0x04	; 4
    1842:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <DS1307_get>
    1846:	80 93 48 01 	sts	0x0148, r24
           packet.payload[payloadptr+1]=DS1307_get(0x05);
    184a:	85 e0       	ldi	r24, 0x05	; 5
    184c:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <DS1307_get>
    1850:	80 93 49 01 	sts	0x0149, r24
    1854:	82 e0       	ldi	r24, 0x02	; 2
    1856:	4f c0       	rjmp	.+158    	; 0x18f6 <applay+0x15c>
     	   payloadptr=payloadptr+2;
		   break;

        case TIME:
		   packet.payload[payloadptr]  =DS1307_get(0x01);
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <DS1307_get>
    185e:	80 93 48 01 	sts	0x0148, r24
           packet.payload[payloadptr+1]=DS1307_get(0x02);
    1862:	82 e0       	ldi	r24, 0x02	; 2
    1864:	f3 cf       	rjmp	.-26     	; 0x184c <applay+0xb2>
     	   payloadptr=payloadptr+2;
		   break;

		case ROOMLIST:
		  strcpy(&packet.payload[payloadptr],"ROOM1");
    1866:	60 e6       	ldi	r22, 0x60	; 96
    1868:	70 e0       	ldi	r23, 0x00	; 0
    186a:	88 e4       	ldi	r24, 0x48	; 72
    186c:	91 e0       	ldi	r25, 0x01	; 1
    186e:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <strcpy>
		  payloadptr=payloadptr+6;
          strcpy(&packet.payload[payloadptr],"ROOM2");
    1872:	66 e6       	ldi	r22, 0x66	; 102
    1874:	70 e0       	ldi	r23, 0x00	; 0
    1876:	8e e4       	ldi	r24, 0x4E	; 78
    1878:	91 e0       	ldi	r25, 0x01	; 1
    187a:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <strcpy>
          payloadptr=payloadptr+6;
          strcpy(&packet.payload[payloadptr],"ROOM3");
    187e:	6c e6       	ldi	r22, 0x6C	; 108
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	84 e5       	ldi	r24, 0x54	; 84
    1884:	91 e0       	ldi	r25, 0x01	; 1
    1886:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <strcpy>
    188a:	82 e1       	ldi	r24, 0x12	; 18
    188c:	34 c0       	rjmp	.+104    	; 0x18f6 <applay+0x15c>
		  payloadptr=payloadptr+6;
		  break;
		   
        case CHGTIME:
		  //call the function set time and set date  in DS1307
		  break;

       //list of switches in any room
      
      case SWTCH:
	  rprintf("---hello---  ");
    188e:	8d e8       	ldi	r24, 0x8D	; 141
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	9f 93       	push	r25
    1894:	8f 93       	push	r24
    1896:	81 e0       	ldi	r24, 0x01	; 1
    1898:	8f 93       	push	r24
    189a:	0e 94 a8 08 	call	0x1150	; 0x1150 <rprintf1RamRom>
    189e:	0f 90       	pop	r0
    18a0:	0f 90       	pop	r0
    18a2:	0f 90       	pop	r0
    18a4:	80 91 41 01 	lds	r24, 0x0141
    18a8:	88 23       	and	r24, r24
    18aa:	e1 f3       	breq	.-8      	; 0x18a4 <applay+0x10a>
    18ac:	85 e5       	ldi	r24, 0x55	; 85
    18ae:	8c b9       	out	0x0c, r24	; 12
    18b0:	10 92 41 01 	sts	0x0141, r1
    18b4:	80 91 41 01 	lds	r24, 0x0141
    18b8:	88 23       	and	r24, r24
    18ba:	e1 f3       	breq	.-8      	; 0x18b4 <applay+0x11a>
    18bc:	8a ea       	ldi	r24, 0xAA	; 170
    18be:	8c b9       	out	0x0c, r24	; 12
    18c0:	10 92 41 01 	sts	0x0141, r1
     //   while(1)
//		 {
		uartSendByte(0x55);
       	uartSendByte(0xaa);
        uartSendByte(temp[1]);
    18c4:	9a 81       	ldd	r25, Y+2	; 0x02
    18c6:	80 91 41 01 	lds	r24, 0x0141
    18ca:	88 23       	and	r24, r24
    18cc:	e1 f3       	breq	.-8      	; 0x18c6 <applay+0x12c>
    18ce:	9c b9       	out	0x0c, r25	; 12
    18d0:	10 92 41 01 	sts	0x0141, r1
         uartSendByte(temp[2]);
    18d4:	9b 81       	ldd	r25, Y+3	; 0x03
    18d6:	80 91 41 01 	lds	r24, 0x0141
    18da:	88 23       	and	r24, r24
    18dc:	e1 f3       	breq	.-8      	; 0x18d6 <applay+0x13c>
    18de:	9c b9       	out	0x0c, r25	; 12
    18e0:	10 92 41 01 	sts	0x0141, r1
		  uartSendByte(temp[3]);
    18e4:	9c 81       	ldd	r25, Y+4	; 0x04
    18e6:	80 91 41 01 	lds	r24, 0x0141
    18ea:	88 23       	and	r24, r24
    18ec:	e1 f3       	breq	.-8      	; 0x18e6 <applay+0x14c>
    18ee:	9c b9       	out	0x0c, r25	; 12
    18f0:	10 92 41 01 	sts	0x0141, r1
    18f4:	80 e0       	ldi	r24, 0x00	; 0
		  	//uartSendByte(0x55);

		 /*
          for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0x55);
		  for(i=0;i<5;i++)
 		  _delay_ms(100);
		  uartSendByte(0xaa);*/

		   i=i+3;
		  //i=i+3;
		  //break;
//		  }
 		
        break;//break for case SWITCHLIST
	  }
	  break;
   }
   packet.nod=payloadptr+1;
    18f6:	8f 5f       	subi	r24, 0xFF	; 255
    18f8:	80 93 47 01 	sts	0x0147, r24
    18fc:	2a 96       	adiw	r28, 0x0a	; 10
    18fe:	0f b6       	in	r0, 0x3f	; 63
    1900:	f8 94       	cli
    1902:	de bf       	out	0x3e, r29	; 62
    1904:	0f be       	out	0x3f, r0	; 63
    1906:	cd bf       	out	0x3d, r28	; 61
    1908:	df 91       	pop	r29
    190a:	cf 91       	pop	r28
    190c:	08 95       	ret

0000190e <i2cMasterReceive>:
    190e:	98 2f       	mov	r25, r24
    1910:	da 01       	movw	r26, r20
    1912:	80 91 f7 00 	lds	r24, 0x00F7
    1916:	88 23       	and	r24, r24
    1918:	e1 f7       	brne	.-8      	; 0x1912 <i2cMasterReceive+0x4>
    191a:	83 e0       	ldi	r24, 0x03	; 3
    191c:	80 93 f7 00 	sts	0x00F7, r24
    1920:	91 60       	ori	r25, 0x01	; 1
    1922:	90 93 f8 00 	sts	0x00F8, r25
    1926:	10 92 3b 01 	sts	0x013B, r1
    192a:	60 93 3c 01 	sts	0x013C, r22
    192e:	86 b7       	in	r24, 0x36	; 54
    1930:	8f 70       	andi	r24, 0x0F	; 15
    1932:	80 6a       	ori	r24, 0xA0	; 160
    1934:	86 bf       	out	0x36, r24	; 54
    1936:	80 91 f7 00 	lds	r24, 0x00F7
    193a:	88 23       	and	r24, r24
    193c:	e1 f7       	brne	.-8      	; 0x1936 <i2cMasterReceive+0x28>
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	07 c0       	rjmp	.+14     	; 0x1950 <i2cMasterReceive+0x42>
    1942:	e9 2f       	mov	r30, r25
    1944:	ff 27       	eor	r31, r31
    1946:	e5 5e       	subi	r30, 0xE5	; 229
    1948:	fe 4f       	sbci	r31, 0xFE	; 254
    194a:	80 81       	ld	r24, Z
    194c:	8d 93       	st	X+, r24
    194e:	9f 5f       	subi	r25, 0xFF	; 255
    1950:	96 17       	cp	r25, r22
    1952:	b9 f7       	brne	.-18     	; 0x1942 <i2cMasterReceive+0x34>
    1954:	08 95       	ret

00001956 <i2cMasterSend>:
    1956:	98 2f       	mov	r25, r24
    1958:	da 01       	movw	r26, r20
    195a:	80 91 f7 00 	lds	r24, 0x00F7
    195e:	88 23       	and	r24, r24
    1960:	e1 f7       	brne	.-8      	; 0x195a <i2cMasterSend+0x4>
    1962:	82 e0       	ldi	r24, 0x02	; 2
    1964:	80 93 f7 00 	sts	0x00F7, r24
    1968:	9e 7f       	andi	r25, 0xFE	; 254
    196a:	90 93 f8 00 	sts	0x00F8, r25
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	07 c0       	rjmp	.+14     	; 0x1980 <i2cMasterSend+0x2a>
    1972:	8d 91       	ld	r24, X+
    1974:	e9 2f       	mov	r30, r25
    1976:	ff 27       	eor	r31, r31
    1978:	e7 50       	subi	r30, 0x07	; 7
    197a:	ff 4f       	sbci	r31, 0xFF	; 255
    197c:	80 83       	st	Z, r24
    197e:	9f 5f       	subi	r25, 0xFF	; 255
    1980:	96 17       	cp	r25, r22
    1982:	b9 f7       	brne	.-18     	; 0x1972 <i2cMasterSend+0x1c>
    1984:	10 92 19 01 	sts	0x0119, r1
    1988:	60 93 1a 01 	sts	0x011A, r22
    198c:	86 b7       	in	r24, 0x36	; 54
    198e:	8f 70       	andi	r24, 0x0F	; 15
    1990:	80 6a       	ori	r24, 0xA0	; 160
    1992:	86 bf       	out	0x36, r24	; 54
    1994:	08 95       	ret

00001996 <__vector_17>:
    1996:	1f 92       	push	r1
    1998:	0f 92       	push	r0
    199a:	0f b6       	in	r0, 0x3f	; 63
    199c:	0f 92       	push	r0
    199e:	11 24       	eor	r1, r1
    19a0:	2f 93       	push	r18
    19a2:	3f 93       	push	r19
    19a4:	4f 93       	push	r20
    19a6:	5f 93       	push	r21
    19a8:	6f 93       	push	r22
    19aa:	7f 93       	push	r23
    19ac:	8f 93       	push	r24
    19ae:	9f 93       	push	r25
    19b0:	af 93       	push	r26
    19b2:	bf 93       	push	r27
    19b4:	ef 93       	push	r30
    19b6:	ff 93       	push	r31
    19b8:	81 b1       	in	r24, 0x01	; 1
    19ba:	88 7f       	andi	r24, 0xF8	; 248
    19bc:	80 36       	cpi	r24, 0x60	; 96
    19be:	09 f4       	brne	.+2      	; 0x19c2 <__vector_17+0x2c>
    19c0:	9f c0       	rjmp	.+318    	; 0x1b00 <__vector_17+0x16a>
    19c2:	81 36       	cpi	r24, 0x61	; 97
    19c4:	70 f5       	brcc	.+92     	; 0x1a22 <__vector_17+0x8c>
    19c6:	88 32       	cpi	r24, 0x28	; 40
    19c8:	09 f4       	brne	.+2      	; 0x19cc <__vector_17+0x36>
    19ca:	5f c0       	rjmp	.+190    	; 0x1a8a <__vector_17+0xf4>
    19cc:	89 32       	cpi	r24, 0x29	; 41
    19ce:	98 f4       	brcc	.+38     	; 0x19f6 <__vector_17+0x60>
    19d0:	80 31       	cpi	r24, 0x10	; 16
    19d2:	09 f4       	brne	.+2      	; 0x19d6 <__vector_17+0x40>
    19d4:	57 c0       	rjmp	.+174    	; 0x1a84 <__vector_17+0xee>
    19d6:	81 31       	cpi	r24, 0x11	; 17
    19d8:	38 f4       	brcc	.+14     	; 0x19e8 <__vector_17+0x52>
    19da:	88 23       	and	r24, r24
    19dc:	09 f4       	brne	.+2      	; 0x19e0 <__vector_17+0x4a>
    19de:	e2 c0       	rjmp	.+452    	; 0x1ba4 <__vector_17+0x20e>
    19e0:	88 30       	cpi	r24, 0x08	; 8
    19e2:	09 f0       	breq	.+2      	; 0x19e6 <__vector_17+0x50>
    19e4:	e5 c0       	rjmp	.+458    	; 0x1bb0 <__vector_17+0x21a>
    19e6:	4e c0       	rjmp	.+156    	; 0x1a84 <__vector_17+0xee>
    19e8:	88 31       	cpi	r24, 0x18	; 24
    19ea:	09 f4       	brne	.+2      	; 0x19ee <__vector_17+0x58>
    19ec:	4e c0       	rjmp	.+156    	; 0x1a8a <__vector_17+0xf4>
    19ee:	80 32       	cpi	r24, 0x20	; 32
    19f0:	09 f0       	breq	.+2      	; 0x19f4 <__vector_17+0x5e>
    19f2:	de c0       	rjmp	.+444    	; 0x1bb0 <__vector_17+0x21a>
    19f4:	d7 c0       	rjmp	.+430    	; 0x1ba4 <__vector_17+0x20e>
    19f6:	80 34       	cpi	r24, 0x40	; 64
    19f8:	09 f4       	brne	.+2      	; 0x19fc <__vector_17+0x66>
    19fa:	77 c0       	rjmp	.+238    	; 0x1aea <__vector_17+0x154>
    19fc:	81 34       	cpi	r24, 0x41	; 65
    19fe:	38 f4       	brcc	.+14     	; 0x1a0e <__vector_17+0x78>
    1a00:	80 33       	cpi	r24, 0x30	; 48
    1a02:	09 f4       	brne	.+2      	; 0x1a06 <__vector_17+0x70>
    1a04:	cf c0       	rjmp	.+414    	; 0x1ba4 <__vector_17+0x20e>
    1a06:	88 33       	cpi	r24, 0x38	; 56
    1a08:	09 f0       	breq	.+2      	; 0x1a0c <__vector_17+0x76>
    1a0a:	d2 c0       	rjmp	.+420    	; 0x1bb0 <__vector_17+0x21a>
    1a0c:	5f c0       	rjmp	.+190    	; 0x1acc <__vector_17+0x136>
    1a0e:	80 35       	cpi	r24, 0x50	; 80
    1a10:	09 f4       	brne	.+2      	; 0x1a14 <__vector_17+0x7e>
    1a12:	60 c0       	rjmp	.+192    	; 0x1ad4 <__vector_17+0x13e>
    1a14:	88 35       	cpi	r24, 0x58	; 88
    1a16:	09 f4       	brne	.+2      	; 0x1a1a <__vector_17+0x84>
    1a18:	4d c0       	rjmp	.+154    	; 0x1ab4 <__vector_17+0x11e>
    1a1a:	88 34       	cpi	r24, 0x48	; 72
    1a1c:	09 f0       	breq	.+2      	; 0x1a20 <__vector_17+0x8a>
    1a1e:	c8 c0       	rjmp	.+400    	; 0x1bb0 <__vector_17+0x21a>
    1a20:	c1 c0       	rjmp	.+386    	; 0x1ba4 <__vector_17+0x20e>
    1a22:	88 39       	cpi	r24, 0x98	; 152
    1a24:	09 f4       	brne	.+2      	; 0x1a28 <__vector_17+0x92>
    1a26:	81 c0       	rjmp	.+258    	; 0x1b2a <__vector_17+0x194>
    1a28:	89 39       	cpi	r24, 0x99	; 153
    1a2a:	b0 f4       	brcc	.+44     	; 0x1a58 <__vector_17+0xc2>
    1a2c:	88 37       	cpi	r24, 0x78	; 120
    1a2e:	09 f4       	brne	.+2      	; 0x1a32 <__vector_17+0x9c>
    1a30:	67 c0       	rjmp	.+206    	; 0x1b00 <__vector_17+0x16a>
    1a32:	89 37       	cpi	r24, 0x79	; 121
    1a34:	38 f4       	brcc	.+14     	; 0x1a44 <__vector_17+0xae>
    1a36:	88 36       	cpi	r24, 0x68	; 104
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <__vector_17+0xa6>
    1a3a:	62 c0       	rjmp	.+196    	; 0x1b00 <__vector_17+0x16a>
    1a3c:	80 37       	cpi	r24, 0x70	; 112
    1a3e:	09 f0       	breq	.+2      	; 0x1a42 <__vector_17+0xac>
    1a40:	b7 c0       	rjmp	.+366    	; 0x1bb0 <__vector_17+0x21a>
    1a42:	5e c0       	rjmp	.+188    	; 0x1b00 <__vector_17+0x16a>
    1a44:	88 38       	cpi	r24, 0x88	; 136
    1a46:	09 f4       	brne	.+2      	; 0x1a4a <__vector_17+0xb4>
    1a48:	70 c0       	rjmp	.+224    	; 0x1b2a <__vector_17+0x194>
    1a4a:	80 39       	cpi	r24, 0x90	; 144
    1a4c:	09 f4       	brne	.+2      	; 0x1a50 <__vector_17+0xba>
    1a4e:	5e c0       	rjmp	.+188    	; 0x1b0c <__vector_17+0x176>
    1a50:	80 38       	cpi	r24, 0x80	; 128
    1a52:	09 f0       	breq	.+2      	; 0x1a56 <__vector_17+0xc0>
    1a54:	ad c0       	rjmp	.+346    	; 0x1bb0 <__vector_17+0x21a>
    1a56:	5a c0       	rjmp	.+180    	; 0x1b0c <__vector_17+0x176>
    1a58:	80 3b       	cpi	r24, 0xB0	; 176
    1a5a:	09 f4       	brne	.+2      	; 0x1a5e <__vector_17+0xc8>
    1a5c:	7a c0       	rjmp	.+244    	; 0x1b52 <__vector_17+0x1bc>
    1a5e:	81 3b       	cpi	r24, 0xB1	; 177
    1a60:	38 f4       	brcc	.+14     	; 0x1a70 <__vector_17+0xda>
    1a62:	80 3a       	cpi	r24, 0xA0	; 160
    1a64:	09 f4       	brne	.+2      	; 0x1a68 <__vector_17+0xd2>
    1a66:	65 c0       	rjmp	.+202    	; 0x1b32 <__vector_17+0x19c>
    1a68:	88 3a       	cpi	r24, 0xA8	; 168
    1a6a:	09 f0       	breq	.+2      	; 0x1a6e <__vector_17+0xd8>
    1a6c:	a1 c0       	rjmp	.+322    	; 0x1bb0 <__vector_17+0x21a>
    1a6e:	71 c0       	rjmp	.+226    	; 0x1b52 <__vector_17+0x1bc>
    1a70:	80 3c       	cpi	r24, 0xC0	; 192
    1a72:	09 f4       	brne	.+2      	; 0x1a76 <__vector_17+0xe0>
    1a74:	93 c0       	rjmp	.+294    	; 0x1b9c <__vector_17+0x206>
    1a76:	88 3c       	cpi	r24, 0xC8	; 200
    1a78:	09 f4       	brne	.+2      	; 0x1a7c <__vector_17+0xe6>
    1a7a:	90 c0       	rjmp	.+288    	; 0x1b9c <__vector_17+0x206>
    1a7c:	88 3b       	cpi	r24, 0xB8	; 184
    1a7e:	09 f0       	breq	.+2      	; 0x1a82 <__vector_17+0xec>
    1a80:	97 c0       	rjmp	.+302    	; 0x1bb0 <__vector_17+0x21a>
    1a82:	78 c0       	rjmp	.+240    	; 0x1b74 <__vector_17+0x1de>
    1a84:	80 91 f8 00 	lds	r24, 0x00F8
    1a88:	0f c0       	rjmp	.+30     	; 0x1aa8 <__vector_17+0x112>
    1a8a:	90 91 19 01 	lds	r25, 0x0119
    1a8e:	80 91 1a 01 	lds	r24, 0x011A
    1a92:	98 17       	cp	r25, r24
    1a94:	08 f0       	brcs	.+2      	; 0x1a98 <__vector_17+0x102>
    1a96:	86 c0       	rjmp	.+268    	; 0x1ba4 <__vector_17+0x20e>
    1a98:	e9 2f       	mov	r30, r25
    1a9a:	ff 27       	eor	r31, r31
    1a9c:	e7 50       	subi	r30, 0x07	; 7
    1a9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa0:	80 81       	ld	r24, Z
    1aa2:	9f 5f       	subi	r25, 0xFF	; 255
    1aa4:	90 93 19 01 	sts	0x0119, r25
    1aa8:	83 b9       	out	0x03, r24	; 3
    1aaa:	86 b7       	in	r24, 0x36	; 54
    1aac:	8f 70       	andi	r24, 0x0F	; 15
    1aae:	80 68       	ori	r24, 0x80	; 128
    1ab0:	86 bf       	out	0x36, r24	; 54
    1ab2:	7e c0       	rjmp	.+252    	; 0x1bb0 <__vector_17+0x21a>
    1ab4:	80 91 3b 01 	lds	r24, 0x013B
    1ab8:	93 b1       	in	r25, 0x03	; 3
    1aba:	e8 2f       	mov	r30, r24
    1abc:	ff 27       	eor	r31, r31
    1abe:	e5 5e       	subi	r30, 0xE5	; 229
    1ac0:	fe 4f       	sbci	r31, 0xFE	; 254
    1ac2:	90 83       	st	Z, r25
    1ac4:	8f 5f       	subi	r24, 0xFF	; 255
    1ac6:	80 93 3b 01 	sts	0x013B, r24
    1aca:	6c c0       	rjmp	.+216    	; 0x1ba4 <__vector_17+0x20e>
    1acc:	86 b7       	in	r24, 0x36	; 54
    1ace:	8f 70       	andi	r24, 0x0F	; 15
    1ad0:	80 68       	ori	r24, 0x80	; 128
    1ad2:	6b c0       	rjmp	.+214    	; 0x1baa <__vector_17+0x214>
    1ad4:	80 91 3b 01 	lds	r24, 0x013B
    1ad8:	93 b1       	in	r25, 0x03	; 3
    1ada:	e8 2f       	mov	r30, r24
    1adc:	ff 27       	eor	r31, r31
    1ade:	e5 5e       	subi	r30, 0xE5	; 229
    1ae0:	fe 4f       	sbci	r31, 0xFE	; 254
    1ae2:	90 83       	st	Z, r25
    1ae4:	8f 5f       	subi	r24, 0xFF	; 255
    1ae6:	80 93 3b 01 	sts	0x013B, r24
    1aea:	20 91 3b 01 	lds	r18, 0x013B
    1aee:	33 27       	eor	r19, r19
    1af0:	80 91 3c 01 	lds	r24, 0x013C
    1af4:	99 27       	eor	r25, r25
    1af6:	01 97       	sbiw	r24, 0x01	; 1
    1af8:	28 17       	cp	r18, r24
    1afa:	39 07       	cpc	r19, r25
    1afc:	a4 f0       	brlt	.+40     	; 0x1b26 <__vector_17+0x190>
    1afe:	15 c0       	rjmp	.+42     	; 0x1b2a <__vector_17+0x194>
    1b00:	85 e0       	ldi	r24, 0x05	; 5
    1b02:	80 93 f7 00 	sts	0x00F7, r24
    1b06:	10 92 3b 01 	sts	0x013B, r1
    1b0a:	44 c0       	rjmp	.+136    	; 0x1b94 <__vector_17+0x1fe>
    1b0c:	80 91 3b 01 	lds	r24, 0x013B
    1b10:	93 b1       	in	r25, 0x03	; 3
    1b12:	e8 2f       	mov	r30, r24
    1b14:	ff 27       	eor	r31, r31
    1b16:	e5 5e       	subi	r30, 0xE5	; 229
    1b18:	fe 4f       	sbci	r31, 0xFE	; 254
    1b1a:	90 83       	st	Z, r25
    1b1c:	8f 5f       	subi	r24, 0xFF	; 255
    1b1e:	80 93 3b 01 	sts	0x013B, r24
    1b22:	80 32       	cpi	r24, 0x20	; 32
    1b24:	10 f4       	brcc	.+4      	; 0x1b2a <__vector_17+0x194>
    1b26:	8f ef       	ldi	r24, 0xFF	; 255
    1b28:	01 c0       	rjmp	.+2      	; 0x1b2c <__vector_17+0x196>
    1b2a:	80 e0       	ldi	r24, 0x00	; 0
    1b2c:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
    1b30:	3f c0       	rjmp	.+126    	; 0x1bb0 <__vector_17+0x21a>
    1b32:	86 b7       	in	r24, 0x36	; 54
    1b34:	8f 70       	andi	r24, 0x0F	; 15
    1b36:	80 6c       	ori	r24, 0xC0	; 192
    1b38:	86 bf       	out	0x36, r24	; 54
    1b3a:	e0 91 3d 01 	lds	r30, 0x013D
    1b3e:	f0 91 3e 01 	lds	r31, 0x013E
    1b42:	30 97       	sbiw	r30, 0x00	; 0
    1b44:	99 f1       	breq	.+102    	; 0x1bac <__vector_17+0x216>
    1b46:	6b e1       	ldi	r22, 0x1B	; 27
    1b48:	71 e0       	ldi	r23, 0x01	; 1
    1b4a:	80 91 3b 01 	lds	r24, 0x013B
    1b4e:	09 95       	icall
    1b50:	2d c0       	rjmp	.+90     	; 0x1bac <__vector_17+0x216>
    1b52:	84 e0       	ldi	r24, 0x04	; 4
    1b54:	80 93 f7 00 	sts	0x00F7, r24
    1b58:	e0 91 3f 01 	lds	r30, 0x013F
    1b5c:	f0 91 40 01 	lds	r31, 0x0140
    1b60:	30 97       	sbiw	r30, 0x00	; 0
    1b62:	31 f0       	breq	.+12     	; 0x1b70 <__vector_17+0x1da>
    1b64:	69 ef       	ldi	r22, 0xF9	; 249
    1b66:	70 e0       	ldi	r23, 0x00	; 0
    1b68:	80 e2       	ldi	r24, 0x20	; 32
    1b6a:	09 95       	icall
    1b6c:	80 93 1a 01 	sts	0x011A, r24
    1b70:	10 92 19 01 	sts	0x0119, r1
    1b74:	90 91 19 01 	lds	r25, 0x0119
    1b78:	e9 2f       	mov	r30, r25
    1b7a:	ff 27       	eor	r31, r31
    1b7c:	e7 50       	subi	r30, 0x07	; 7
    1b7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b80:	80 81       	ld	r24, Z
    1b82:	83 b9       	out	0x03, r24	; 3
    1b84:	9f 5f       	subi	r25, 0xFF	; 255
    1b86:	90 93 19 01 	sts	0x0119, r25
    1b8a:	80 91 1a 01 	lds	r24, 0x011A
    1b8e:	98 17       	cp	r25, r24
    1b90:	08 f0       	brcs	.+2      	; 0x1b94 <__vector_17+0x1fe>
    1b92:	8b cf       	rjmp	.-234    	; 0x1aaa <__vector_17+0x114>
    1b94:	86 b7       	in	r24, 0x36	; 54
    1b96:	8f 70       	andi	r24, 0x0F	; 15
    1b98:	80 6c       	ori	r24, 0xC0	; 192
    1b9a:	8a cf       	rjmp	.-236    	; 0x1ab0 <__vector_17+0x11a>
    1b9c:	86 b7       	in	r24, 0x36	; 54
    1b9e:	8f 70       	andi	r24, 0x0F	; 15
    1ba0:	80 6c       	ori	r24, 0xC0	; 192
    1ba2:	03 c0       	rjmp	.+6      	; 0x1baa <__vector_17+0x214>
    1ba4:	86 b7       	in	r24, 0x36	; 54
    1ba6:	8f 70       	andi	r24, 0x0F	; 15
    1ba8:	80 6d       	ori	r24, 0xD0	; 208
    1baa:	86 bf       	out	0x36, r24	; 54
    1bac:	10 92 f7 00 	sts	0x00F7, r1
    1bb0:	ff 91       	pop	r31
    1bb2:	ef 91       	pop	r30
    1bb4:	bf 91       	pop	r27
    1bb6:	af 91       	pop	r26
    1bb8:	9f 91       	pop	r25
    1bba:	8f 91       	pop	r24
    1bbc:	7f 91       	pop	r23
    1bbe:	6f 91       	pop	r22
    1bc0:	5f 91       	pop	r21
    1bc2:	4f 91       	pop	r20
    1bc4:	3f 91       	pop	r19
    1bc6:	2f 91       	pop	r18
    1bc8:	0f 90       	pop	r0
    1bca:	0f be       	out	0x3f, r0	; 63
    1bcc:	0f 90       	pop	r0
    1bce:	1f 90       	pop	r1
    1bd0:	18 95       	reti

00001bd2 <i2cMasterReceiveNI>:
    1bd2:	1f 93       	push	r17
    1bd4:	cf 93       	push	r28
    1bd6:	df 93       	push	r29
    1bd8:	98 2f       	mov	r25, r24
    1bda:	16 2f       	mov	r17, r22
    1bdc:	ea 01       	movw	r28, r20
    1bde:	86 b7       	in	r24, 0x36	; 54
    1be0:	8e 7f       	andi	r24, 0xFE	; 254
    1be2:	86 bf       	out	0x36, r24	; 54
    1be4:	86 b7       	in	r24, 0x36	; 54
    1be6:	8f 70       	andi	r24, 0x0F	; 15
    1be8:	80 6a       	ori	r24, 0xA0	; 160
    1bea:	86 bf       	out	0x36, r24	; 54
    1bec:	06 b6       	in	r0, 0x36	; 54
    1bee:	07 fe       	sbrs	r0, 7
    1bf0:	fd cf       	rjmp	.-6      	; 0x1bec <i2cMasterReceiveNI+0x1a>
    1bf2:	91 60       	ori	r25, 0x01	; 1
    1bf4:	93 b9       	out	0x03, r25	; 3
    1bf6:	86 b7       	in	r24, 0x36	; 54
    1bf8:	8f 70       	andi	r24, 0x0F	; 15
    1bfa:	80 68       	ori	r24, 0x80	; 128
    1bfc:	86 bf       	out	0x36, r24	; 54
    1bfe:	06 b6       	in	r0, 0x36	; 54
    1c00:	07 fe       	sbrs	r0, 7
    1c02:	fd cf       	rjmp	.-6      	; 0x1bfe <i2cMasterReceiveNI+0x2c>
    1c04:	81 b1       	in	r24, 0x01	; 1
    1c06:	80 34       	cpi	r24, 0x40	; 64
    1c08:	59 f0       	breq	.+22     	; 0x1c20 <i2cMasterReceiveNI+0x4e>
    1c0a:	91 e0       	ldi	r25, 0x01	; 1
    1c0c:	14 c0       	rjmp	.+40     	; 0x1c36 <i2cMasterReceiveNI+0x64>
    1c0e:	8f ef       	ldi	r24, 0xFF	; 255
    1c10:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
    1c14:	06 b6       	in	r0, 0x36	; 54
    1c16:	07 fe       	sbrs	r0, 7
    1c18:	fd cf       	rjmp	.-6      	; 0x1c14 <i2cMasterReceiveNI+0x42>
    1c1a:	83 b1       	in	r24, 0x03	; 3
    1c1c:	89 93       	st	Y+, r24
    1c1e:	11 50       	subi	r17, 0x01	; 1
    1c20:	12 30       	cpi	r17, 0x02	; 2
    1c22:	a8 f7       	brcc	.-22     	; 0x1c0e <i2cMasterReceiveNI+0x3c>
    1c24:	80 e0       	ldi	r24, 0x00	; 0
    1c26:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2cReceiveByte>
    1c2a:	06 b6       	in	r0, 0x36	; 54
    1c2c:	07 fe       	sbrs	r0, 7
    1c2e:	fd cf       	rjmp	.-6      	; 0x1c2a <i2cMasterReceiveNI+0x58>
    1c30:	83 b1       	in	r24, 0x03	; 3
    1c32:	88 83       	st	Y, r24
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	86 b7       	in	r24, 0x36	; 54
    1c38:	8f 70       	andi	r24, 0x0F	; 15
    1c3a:	80 6d       	ori	r24, 0xD0	; 208
    1c3c:	86 bf       	out	0x36, r24	; 54
    1c3e:	86 b7       	in	r24, 0x36	; 54
    1c40:	81 60       	ori	r24, 0x01	; 1
    1c42:	86 bf       	out	0x36, r24	; 54
    1c44:	89 2f       	mov	r24, r25
    1c46:	99 27       	eor	r25, r25
    1c48:	df 91       	pop	r29
    1c4a:	cf 91       	pop	r28
    1c4c:	1f 91       	pop	r17
    1c4e:	08 95       	ret

00001c50 <initUart>:
    1c50:	0e 94 d6 00 	call	0x1ac	; 0x1ac <uartInit>
    1c54:	85 ef       	ldi	r24, 0xF5	; 245
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	90 93 f6 00 	sts	0x00F6, r25
    1c5c:	80 93 f5 00 	sts	0x00F5, r24
    1c60:	60 e6       	ldi	r22, 0x60	; 96
    1c62:	79 e0       	ldi	r23, 0x09	; 9
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	0e 94 bc 00 	call	0x178	; 0x178 <uartSetBaudRate>
    1c6c:	08 95       	ret

00001c6e <a2dInit>:
    1c6e:	37 9a       	sbi	0x06, 7	; 6
    1c70:	35 98       	cbi	0x06, 5	; 6
    1c72:	86 b1       	in	r24, 0x06	; 6
    1c74:	88 7f       	andi	r24, 0xF8	; 248
    1c76:	86 60       	ori	r24, 0x06	; 6
    1c78:	86 b9       	out	0x06, r24	; 6
    1c7a:	81 e0       	ldi	r24, 0x01	; 1
    1c7c:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <a2dSetReference>
    1c80:	3d 98       	cbi	0x07, 5	; 7
    1c82:	33 9a       	sbi	0x06, 3	; 6
    1c84:	10 92 54 02 	sts	0x0254, r1
    1c88:	78 94       	sei
    1c8a:	08 95       	ret

00001c8c <strcpy>:
    1c8c:	fb 01       	movw	r30, r22
    1c8e:	dc 01       	movw	r26, r24
    1c90:	01 90       	ld	r0, Z+
    1c92:	0d 92       	st	X+, r0
    1c94:	00 20       	and	r0, r0
    1c96:	e1 f7       	brne	.-8      	; 0x1c90 <strcpy+0x4>
    1c98:	08 95       	ret

00001c9a <__udivmodhi4>:
    1c9a:	aa 1b       	sub	r26, r26
    1c9c:	bb 1b       	sub	r27, r27
    1c9e:	51 e1       	ldi	r21, 0x11	; 17
    1ca0:	07 c0       	rjmp	.+14     	; 0x1cb0 <__udivmodhi4_ep>

00001ca2 <__udivmodhi4_loop>:
    1ca2:	aa 1f       	adc	r26, r26
    1ca4:	bb 1f       	adc	r27, r27
    1ca6:	a6 17       	cp	r26, r22
    1ca8:	b7 07       	cpc	r27, r23
    1caa:	10 f0       	brcs	.+4      	; 0x1cb0 <__udivmodhi4_ep>
    1cac:	a6 1b       	sub	r26, r22
    1cae:	b7 0b       	sbc	r27, r23

00001cb0 <__udivmodhi4_ep>:
    1cb0:	88 1f       	adc	r24, r24
    1cb2:	99 1f       	adc	r25, r25
    1cb4:	5a 95       	dec	r21
    1cb6:	a9 f7       	brne	.-22     	; 0x1ca2 <__udivmodhi4_loop>
    1cb8:	80 95       	com	r24
    1cba:	90 95       	com	r25
    1cbc:	bc 01       	movw	r22, r24
    1cbe:	cd 01       	movw	r24, r26
    1cc0:	08 95       	ret

00001cc2 <__divmodhi4>:
    1cc2:	97 fb       	bst	r25, 7
    1cc4:	09 2e       	mov	r0, r25
    1cc6:	07 26       	eor	r0, r23
    1cc8:	0a d0       	rcall	.+20     	; 0x1cde <__divmodhi4_neg1>
    1cca:	77 fd       	sbrc	r23, 7
    1ccc:	04 d0       	rcall	.+8      	; 0x1cd6 <__divmodhi4_neg2>
    1cce:	e5 df       	rcall	.-54     	; 0x1c9a <__udivmodhi4>
    1cd0:	06 d0       	rcall	.+12     	; 0x1cde <__divmodhi4_neg1>
    1cd2:	00 20       	and	r0, r0
    1cd4:	1a f4       	brpl	.+6      	; 0x1cdc <__divmodhi4_exit>

00001cd6 <__divmodhi4_neg2>:
    1cd6:	70 95       	com	r23
    1cd8:	61 95       	neg	r22
    1cda:	7f 4f       	sbci	r23, 0xFF	; 255

00001cdc <__divmodhi4_exit>:
    1cdc:	08 95       	ret

00001cde <__divmodhi4_neg1>:
    1cde:	f6 f7       	brtc	.-4      	; 0x1cdc <__divmodhi4_exit>
    1ce0:	90 95       	com	r25
    1ce2:	81 95       	neg	r24
    1ce4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ce6:	08 95       	ret

00001ce8 <__udivmodsi4>:
    1ce8:	a1 e2       	ldi	r26, 0x21	; 33
    1cea:	1a 2e       	mov	r1, r26
    1cec:	aa 1b       	sub	r26, r26
    1cee:	bb 1b       	sub	r27, r27
    1cf0:	fd 01       	movw	r30, r26
    1cf2:	0d c0       	rjmp	.+26     	; 0x1d0e <__udivmodsi4_ep>

00001cf4 <__udivmodsi4_loop>:
    1cf4:	aa 1f       	adc	r26, r26
    1cf6:	bb 1f       	adc	r27, r27
    1cf8:	ee 1f       	adc	r30, r30
    1cfa:	ff 1f       	adc	r31, r31
    1cfc:	a2 17       	cp	r26, r18
    1cfe:	b3 07       	cpc	r27, r19
    1d00:	e4 07       	cpc	r30, r20
    1d02:	f5 07       	cpc	r31, r21
    1d04:	20 f0       	brcs	.+8      	; 0x1d0e <__udivmodsi4_ep>
    1d06:	a2 1b       	sub	r26, r18
    1d08:	b3 0b       	sbc	r27, r19
    1d0a:	e4 0b       	sbc	r30, r20
    1d0c:	f5 0b       	sbc	r31, r21

00001d0e <__udivmodsi4_ep>:
    1d0e:	66 1f       	adc	r22, r22
    1d10:	77 1f       	adc	r23, r23
    1d12:	88 1f       	adc	r24, r24
    1d14:	99 1f       	adc	r25, r25
    1d16:	1a 94       	dec	r1
    1d18:	69 f7       	brne	.-38     	; 0x1cf4 <__udivmodsi4_loop>
    1d1a:	60 95       	com	r22
    1d1c:	70 95       	com	r23
    1d1e:	80 95       	com	r24
    1d20:	90 95       	com	r25
    1d22:	9b 01       	movw	r18, r22
    1d24:	ac 01       	movw	r20, r24
    1d26:	bd 01       	movw	r22, r26
    1d28:	cf 01       	movw	r24, r30
    1d2a:	08 95       	ret

00001d2c <_exit>:
    1d2c:	ff cf       	rjmp	.-2      	; 0x1d2c <_exit>
