Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 18:23:46 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.291        0.000                      0                   41        0.128        0.000                      0                   41        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.291        0.000                      0                   41        0.128        0.000                      0                   41        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 2.203ns (59.928%)  route 1.473ns (40.072%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    count1s_reg[20]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.684 r  count1s_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.542    count1s_reg[24]_i_2_n_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.307     8.849 r  count1s[24]_i_1/O
                         net (fo=1, routed)           0.000     8.849    count1s[24]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  count1s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  count1s_reg[24]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y63         FDCE (Setup_fdce_C_D)        0.031    15.140    count1s_reg[24]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 2.210ns (60.956%)  route 1.416ns (39.044%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    count1s_reg[20]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.692 r  count1s_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.801     8.493    count1s_reg[24]_i_2_n_6
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.306     8.799 r  count1s[22]_i_1/O
                         net (fo=1, routed)           0.000     8.799    count1s[22]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  count1s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  count1s_reg[22]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.029    15.138    count1s_reg[22]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 2.212ns (63.460%)  route 1.274ns (36.540%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    count1s_reg[20]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    count1s_reg[24]_i_2_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.705 r  count1s_reg[26]_i_6/O[0]
                         net (fo=1, routed)           0.659     8.364    count1s_reg[26]_i_6_n_7
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.295     8.659 r  count1s[25]_i_1/O
                         net (fo=1, routed)           0.000     8.659    count1s[25]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  count1s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  count1s_reg[25]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.031    15.140    count1s_reg[25]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 count5us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.796ns (25.187%)  route 2.364ns (74.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.621     5.172    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.518     5.690 f  count5us_reg[7]/Q
                         net (fo=4, routed)           0.982     6.673    count5us[7]
    SLICE_X64Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.797 r  count5us[6]_i_2/O
                         net (fo=3, routed)           0.818     7.614    count5us[6]_i_2_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I3_O)        0.154     7.768 r  count5us[6]_i_1/O
                         net (fo=1, routed)           0.565     8.333    p_0_in[6]
    SLICE_X65Y61         FDCE                                         r  count5us_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.503    14.874    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[6]/C
                         clock pessimism              0.276    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y61         FDCE (Setup_fdce_C_D)       -0.265    14.850    count5us_reg[6]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 2.327ns (67.642%)  route 1.113ns (32.358%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    count1s_reg[20]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  count1s_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    count1s_reg[24]_i_2_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  count1s_reg[26]_i_6/O[1]
                         net (fo=1, routed)           0.499     8.308    count1s_reg[26]_i_6_n_6
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.306     8.614 r  count1s[26]_i_1/O
                         net (fo=1, routed)           0.000     8.614    count1s[26]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  count1s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  count1s_reg[26]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y64         FDCE (Setup_fdce_C_D)        0.032    15.141    count1s_reg[26]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 2.095ns (61.620%)  route 1.305ns (38.380%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  count1s_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    count1s_reg[20]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.588 r  count1s_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.690     8.278    count1s_reg[24]_i_2_n_7
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.295     8.573 r  count1s[21]_i_1/O
                         net (fo=1, routed)           0.000     8.573    count1s[21]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  count1s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  count1s_reg[21]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y63         FDCE (Setup_fdce_C_D)        0.031    15.140    count1s_reg[21]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.887ns (57.286%)  route 1.407ns (42.714%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.374 r  count1s_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.793     8.166    count1s_reg[16]_i_2_n_5
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.301     8.467 r  count1s[15]_i_1/O
                         net (fo=1, routed)           0.000     8.467    count1s[15]_i_1_n_0
    SLICE_X59Y61         FDCE                                         r  count1s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X59Y61         FDCE                                         r  count1s_reg[15]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X59Y61         FDCE (Setup_fdce_C_D)        0.031    15.142    count1s_reg[15]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 2.093ns (63.722%)  route 1.192ns (36.278%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.575 r  count1s_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.152    count1s_reg[20]_i_2_n_6
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.306     8.458 r  count1s[18]_i_1/O
                         net (fo=1, routed)           0.000     8.458    count1s[18]_i_1_n_0
    SLICE_X61Y62         FDCE                                         r  count1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.501    14.872    clk_IBUF_BUFG
    SLICE_X61Y62         FDCE                                         r  count1s_reg[18]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X61Y62         FDCE (Setup_fdce_C_D)        0.031    15.141    count1s_reg[18]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.859ns (56.615%)  route 1.425ns (43.385%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.341 r  count1s_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.810     8.151    count1s_reg[12]_i_2_n_6
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.306     8.457 r  count1s[10]_i_1/O
                         net (fo=1, routed)           0.000     8.457    count1s[10]_i_1_n_0
    SLICE_X61Y61         FDCE                                         r  count1s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.502    14.873    clk_IBUF_BUFG
    SLICE_X61Y61         FDCE                                         r  count1s_reg[10]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X61Y61         FDCE (Setup_fdce_C_D)        0.029    15.140    count1s_reg[10]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 count1s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 2.086ns (63.612%)  route 1.193ns (36.388%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.622     5.173    clk_IBUF_BUFG
    SLICE_X61Y58         FDCE                                         r  count1s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  count1s_reg[2]/Q
                         net (fo=1, routed)           0.614     6.244    count1s[2]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.901 r  count1s_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.901    count1s_reg[4]_i_2_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.018 r  count1s_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    count1s_reg[8]_i_2_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  count1s_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    count1s_reg[12]_i_2_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  count1s_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    count1s_reg[16]_i_2_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.567 r  count1s_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.579     8.146    count1s_reg[20]_i_2_n_4
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.307     8.453 r  count1s[20]_i_1/O
                         net (fo=1, routed)           0.000     8.453    count1s[20]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  count1s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.500    14.871    clk_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  count1s_reg[20]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y63         FDCE (Setup_fdce_C_D)        0.029    15.138    count1s_reg[20]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 count5us_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  count5us_reg[8]/Q
                         net (fo=4, routed)           0.076     1.720    count5us[8]
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  count5us[7]_i_1/O
                         net (fo=1, routed)           0.000     1.765    p_0_in[7]
    SLICE_X64Y61         FDCE                                         r  count5us_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[7]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.121     1.636    count5us_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.204%)  route 0.111ns (32.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.128     1.629 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.111     1.740    state[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.099     1.839 r  rgb_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    rgb_led[2]_i_1_n_0
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[2]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.092     1.593    rgb_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (67.005%)  route 0.112ns (32.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.128     1.629 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.112     1.741    state[0]
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.099     1.840 r  rgb_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    rgb_led[1]_i_1_n_0
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.091     1.592    rgb_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  count1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.141     1.643 f  count1s_reg[0]/Q
                         net (fo=2, routed)           0.168     1.812    count1s[0]
    SLICE_X59Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  count1s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    count1s[0]_i_1_n_0
    SLICE_X59Y58         FDCE                                         r  count1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  count1s_reg[0]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X59Y58         FDCE (Hold_fdce_C_D)         0.091     1.593    count1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count1s_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count1s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.066%)  route 0.171ns (47.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.499    clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  count1s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  count1s_reg[26]/Q
                         net (fo=29, routed)          0.171     1.812    count1s[26]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  count1s[25]_i_1/O
                         net (fo=1, routed)           0.000     1.857    count1s[25]_i_1_n_0
    SLICE_X61Y64         FDCE                                         r  count1s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  count1s_reg[25]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X61Y64         FDCE (Hold_fdce_C_D)         0.092     1.591    count1s_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.608%)  route 0.160ns (41.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.128     1.629 r  FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.160     1.789    state[1]
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.098     1.887 r  rgb_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    rgb_led[0]_i_1_n_0
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X65Y62         FDCE                                         r  rgb_led_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X65Y62         FDCE (Hold_fdce_C_D)         0.092     1.593    rgb_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count5us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.134%)  route 0.218ns (53.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  count5us_reg[4]/Q
                         net (fo=5, routed)           0.218     1.862    count5us[4]
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.046     1.908 r  count5us[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    p_0_in[5]
    SLICE_X65Y61         FDCE                                         r  count5us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[5]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.107     1.609    count5us_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.489%)  route 0.192ns (43.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.148     1.650 r  count5us_reg[1]/Q
                         net (fo=5, routed)           0.192     1.842    count5us[1]
    SLICE_X64Y61         LUT5 (Prop_lut5_I4_O)        0.101     1.943 r  count5us[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    p_0_in[1]
    SLICE_X64Y61         FDCE                                         r  count5us_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[1]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.131     1.633    count5us_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count5us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  count5us_reg[4]/Q
                         net (fo=5, routed)           0.218     1.862    count5us[4]
    SLICE_X65Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.907 r  count5us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    p_0_in[4]
    SLICE_X65Y61         FDCE                                         r  count5us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X65Y61         FDCE                                         r  count5us_reg[4]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X65Y61         FDCE (Hold_fdce_C_D)         0.091     1.593    count5us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 count5us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count5us_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.981%)  route 0.196ns (44.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.148     1.650 r  count5us_reg[1]/Q
                         net (fo=5, routed)           0.196     1.846    count5us[1]
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.101     1.947 r  count5us[3]_i_1/O
                         net (fo=1, routed)           0.000     1.947    p_0_in[3]
    SLICE_X64Y61         FDCE                                         r  count5us_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X64Y61         FDCE                                         r  count5us_reg[3]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.131     1.633    count5us_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y62    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y62    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62    count1s_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58    count1s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    count1s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60    count1s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y60    count1s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61    count1s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y61    count1s_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    count1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    count1s_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y60    count1s_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    count1s_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61    count1s_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61    count1s_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61    count1s_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    count1s_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    count1s_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    count1s_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y62    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y62    count1s_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y62    count1s_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y62    count1s_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y62    count1s_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    count1s_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y63    count1s_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    count1s_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y64    count1s_reg[23]/C



