QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 16:46:43 on Apr 13,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/mux/mux2t1_N.vhd proj/src/mux/mux32t1_32.vhd proj/src/mux/mux32_8_1.vhd proj/src/mux/mux2t1.vhd proj/src/Control/controlModule.vhd proj/src/fetch/fetch.vhd proj/src/fetch/pc.vhd proj/src/fetch/pc_Full.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/ALU/ALU.vhd proj/src/ALU/barrelShifter.vhd proj/src/reg/decoder_5to32.vhd proj/src/reg/decoder5t32.vhd proj/src/reg/regFile.vhd proj/src/logic/dffg_N.vhd proj/src/logic/add_sub.vhd proj/src/logic/extender16t32.vhd proj/src/logic/nbit_ripple_adder.vhd proj/src/logic/full_adder_N.vhd proj/src/logic/full_adder.vhd proj/src/logic/org2.vhd proj/src/logic/dffg.vhd proj/src/logic/xorg2.vhd proj/src/logic/bne_beq.vhd proj/src/logic/invg.vhd proj/src/logic/andg2.vhd proj/src/logic/n_addsub.vhd proj/src/logic/onesComp.vhd proj/src/logic/my_package.vhd proj/src/logic/Adder.vhd proj/src/logic/adder_N.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(29): (vcom-1615) Existing package body 'MIPS_types(body)' at line 29 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux32t1_32
-- Compiling architecture mixed of mux32t1_32
-- Compiling entity mux32_8_1
-- Compiling architecture dataflow of mux32_8_1
-- Compiling entity mux2t1
-- Compiling architecture structure of mux2t1
-- Compiling entity controlModule
-- Compiling architecture dataflow of controlModule
-- Compiling entity fetch
-- Compiling architecture mixed of fetch
-- Compiling entity pc
-- Compiling architecture mixed of pc
-- Compiling entity pc_Full
-- Compiling architecture mixed of pc_Full
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Loading package std_logic_arith
-- Compiling entity ALU
-- Compiling architecture structure of ALU
-- Compiling entity barrelShifter
-- Compiling architecture mixed of barrelShifter
-- Compiling entity decoder_5to32
-- Compiling architecture dataflow of decoder_5to32
-- Compiling entity decoder5t32
-- Compiling architecture dataflow of decoder5t32
** Error: (vcom-11) Could not find work.my_package.
** Error (suppressible): proj/src/reg/regFile.vhd(16): (vcom-1195) Cannot find expanded name "work.my_package".
** Error: proj/src/reg/regFile.vhd(16): Unknown expanded name.
** Note: proj/src/reg/regFile.vhd(18): VHDL Compiler exiting
End time: 16:46:43 on Apr 13,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 2
