# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/adder_6bit.vhd" \
"../../../../Lab2.srcs/sim_1/new/adder_6bit_testbench.vhd" \

# Do not sort compile order
nosort
