<stg><name>dut_knn_vote</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="6">
<condition id="75">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="7">
<condition id="77">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="7">
<condition id="79">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="81">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="8" to="13">
<condition id="83">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="9">
<condition id="85">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="9" to="8">
<condition id="87">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="9" to="10">
<condition id="88">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="10" to="11">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="9">
<condition id="93">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="94">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="12" to="11">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="13" to="22">
<condition id="99">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="13" to="14">
<condition id="101">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="14" to="13">
<condition id="103">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="14" to="15">
<condition id="104">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="15" to="16">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="14">
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="16" to="16">
<condition id="111">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="16" to="17">
<condition id="112">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="17" to="18">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="18" to="19">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="19" to="16">
<condition id="120">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="118">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="20" to="16">
<condition id="122">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="20" to="21">
<condition id="123">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="21" to="20">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="22" to="23">
<condition id="127">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="22" to="24">
<condition id="133">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="22" to="26">
<condition id="131">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="23" to="22">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="24" to="25">
<condition id="136">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="24" to="28">
<condition id="135">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="25" to="24">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="26" to="27">
<condition id="142">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="28">
<condition id="141">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="27" to="26">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="6" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %voteArray_V = alloca [10 x i6], align 1

]]></node>
<StgValue><ssdm name="voteArray_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="6" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %sumArr_0_V = alloca [10 x i6], align 1

]]></node>
<StgValue><ssdm name="sumArr_0_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %voteArray_V_addr = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="voteArray_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:3  store i6 0, i6* %voteArray_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %voteArray_V_addr_1 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 1

]]></node>
<StgValue><ssdm name="voteArray_V_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:5  store i6 0, i6* %voteArray_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %voteArray_V_addr_2 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 2

]]></node>
<StgValue><ssdm name="voteArray_V_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:7  store i6 0, i6* %voteArray_V_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %voteArray_V_addr_3 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 3

]]></node>
<StgValue><ssdm name="voteArray_V_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:9  store i6 0, i6* %voteArray_V_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %voteArray_V_addr_4 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 4

]]></node>
<StgValue><ssdm name="voteArray_V_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:11  store i6 0, i6* %voteArray_V_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %voteArray_V_addr_5 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 5

]]></node>
<StgValue><ssdm name="voteArray_V_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:13  store i6 0, i6* %voteArray_V_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %voteArray_V_addr_6 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 6

]]></node>
<StgValue><ssdm name="voteArray_V_addr_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:15  store i6 0, i6* %voteArray_V_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %voteArray_V_addr_7 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 7

]]></node>
<StgValue><ssdm name="voteArray_V_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:17  store i6 0, i6* %voteArray_V_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %voteArray_V_addr_8 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 8

]]></node>
<StgValue><ssdm name="voteArray_V_addr_8"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:19  store i6 0, i6* %voteArray_V_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %voteArray_V_addr_9 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 9

]]></node>
<StgValue><ssdm name="voteArray_V_addr_9"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
arrayctor.loop1.preheader:21  store i6 0, i6* %voteArray_V_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:22  br label %.preheader318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader318:0  %i = phi i4 [ %i_2, %0 ], [ 0, %arrayctor.loop1.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader318:1  %exitcond2 = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader318:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader318:3  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader318:4  br i1 %exitcond2, label %.preheader317.preheader, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sumArr_0_V_addr = getelementptr [10 x i6]* %sumArr_0_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="sumArr_0_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
:2  store i6 0, i6* %sumArr_0_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="32">
<![CDATA[
.preheader317.preheader:0  %minArray_0_V = alloca i6

]]></node>
<StgValue><ssdm name="minArray_0_V"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="32">
<![CDATA[
.preheader317.preheader:1  %minArray_1_V = alloca i6

]]></node>
<StgValue><ssdm name="minArray_1_V"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="32">
<![CDATA[
.preheader317.preheader:2  %minArray_2_V = alloca i6

]]></node>
<StgValue><ssdm name="minArray_2_V"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader317.preheader:3  br label %.preheader317

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader317:0  %k = phi i2 [ %k_1, %_ifconv ], [ 0, %.preheader317.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader317:1  %exitcond3 = icmp eq i2 %k, -1

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader317:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader317:3  %k_1 = add i2 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader317:4  br i1 %exitcond3, label %.preheader316.preheader, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:0  %minArray_0_V_load_1 = load i6* %minArray_0_V

]]></node>
<StgValue><ssdm name="minArray_0_V_load_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:1  %minArray_1_V_load_1 = load i6* %minArray_1_V

]]></node>
<StgValue><ssdm name="minArray_1_V_load_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6">
<![CDATA[
_ifconv:2  %minArray_2_V_load_1 = load i6* %minArray_2_V

]]></node>
<StgValue><ssdm name="minArray_2_V_load_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:3  %sel_tmp = icmp eq i2 %k, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:4  %sel_tmp2 = select i1 %sel_tmp, i6 %minArray_2_V_load_1, i6 -14

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:5  %sel_tmp3 = icmp eq i2 %k, 0

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:6  %minArray_2_V_1 = select i1 %sel_tmp3, i6 %minArray_2_V_load_1, i6 %sel_tmp2

]]></node>
<StgValue><ssdm name="minArray_2_V_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:7  %sel_tmp6 = select i1 %sel_tmp, i6 -14, i6 %minArray_1_V_load_1

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:8  %minArray_1_V_1 = select i1 %sel_tmp3, i6 %minArray_1_V_load_1, i6 %sel_tmp6

]]></node>
<StgValue><ssdm name="minArray_1_V_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:9  %minArray_0_V_1 = select i1 %sel_tmp3, i6 -14, i6 %minArray_0_V_load_1

]]></node>
<StgValue><ssdm name="minArray_0_V_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10  store i6 %minArray_2_V_1, i6* %minArray_2_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:11  store i6 %minArray_1_V_1, i6* %minArray_1_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12  store i6 %minArray_0_V_1, i6* %minArray_0_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:13  br label %.preheader317

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="6">
<![CDATA[
.preheader316.preheader:0  %minArray_0_V_load = load i6* %minArray_0_V

]]></node>
<StgValue><ssdm name="minArray_0_V_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="6">
<![CDATA[
.preheader316.preheader:1  %minArray_1_V_load = load i6* %minArray_1_V

]]></node>
<StgValue><ssdm name="minArray_1_V_load"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="6">
<![CDATA[
.preheader316.preheader:2  %minArray_2_V_load = load i6* %minArray_2_V

]]></node>
<StgValue><ssdm name="minArray_2_V_load"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="32">
<![CDATA[
.preheader316.preheader:3  %minArray_2_V_3 = alloca i6

]]></node>
<StgValue><ssdm name="minArray_2_V_3"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32">
<![CDATA[
.preheader316.preheader:4  %minArray_2_V_4 = alloca i6

]]></node>
<StgValue><ssdm name="minArray_2_V_4"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="32">
<![CDATA[
.preheader316.preheader:5  %minArray_2_V_2 = alloca i6

]]></node>
<StgValue><ssdm name="minArray_2_V_2"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader316.preheader:6  store i6 %minArray_2_V_load, i6* %minArray_2_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader316.preheader:7  store i6 %minArray_1_V_load, i6* %minArray_2_V_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader316.preheader:8  store i6 %minArray_0_V_load, i6* %minArray_2_V_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader316.preheader:9  br label %.preheader316

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader316:0  %i5 = phi i4 [ 0, %.preheader316.preheader ], [ %i_3, %.preheader315 ]

]]></node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader316:1  %exitcond4 = icmp eq i4 %i5, -6

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader316:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader316:3  %i_3 = add i4 %i5, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader316:4  br i1 %exitcond4, label %.preheader313, label %.preheader315.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="6" op_0_bw="4">
<![CDATA[
.preheader315.preheader:0  %tmp_cast = zext i4 %i5 to i6

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader315.preheader:1  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i5, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader315.preheader:2  %tmp_2 = sub i6 %tmp_s, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader315.preheader:3  br label %.preheader315

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader315:0  %j = phi i2 [ 0, %.preheader315.preheader ], [ %j_1, %.preheader314 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader315:1  %exitcond6 = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader315:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader315:3  %j_1 = add i2 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader315:4  br i1 %exitcond6, label %.preheader316, label %.preheader314.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="2">
<![CDATA[
.preheader314.preheader:0  %tmp_2_cast = zext i2 %j to i6

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader314.preheader:1  %tmp_23 = add i6 %tmp_2, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="6">
<![CDATA[
.preheader314.preheader:2  %tmp_28_cast = sext i6 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader314.preheader:3  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_28_cast

]]></node>
<StgValue><ssdm name="knn_set_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="5">
<![CDATA[
.preheader314.preheader:4  %minArray_2_V_17 = load i6* %knn_set_V_addr, align 1

]]></node>
<StgValue><ssdm name="minArray_2_V_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="5">
<![CDATA[
.preheader314.preheader:4  %minArray_2_V_17 = load i6* %knn_set_V_addr, align 1

]]></node>
<StgValue><ssdm name="minArray_2_V_17"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
.preheader314.preheader:5  br label %.preheader314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader314:0  %p_0166_2 = phi i4 [ 0, %.preheader314.preheader ], [ %p_0166_5, %_ifconv13 ]

]]></node>
<StgValue><ssdm name="p_0166_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader314:1  %k6 = phi i2 [ 0, %.preheader314.preheader ], [ %k_2, %_ifconv13 ]

]]></node>
<StgValue><ssdm name="k6"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader314:2  %exitcond9 = icmp eq i2 %k6, -1

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader314:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader314:4  %k_2 = add i2 %k6, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader314:5  br i1 %exitcond9, label %.preheader315, label %_ifconv13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="6">
<![CDATA[
_ifconv13:0  %minArray_2_V_3_load = load i6* %minArray_2_V_3

]]></node>
<StgValue><ssdm name="minArray_2_V_3_load"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="6" op_0_bw="6">
<![CDATA[
_ifconv13:1  %minArray_2_V_4_load = load i6* %minArray_2_V_4

]]></node>
<StgValue><ssdm name="minArray_2_V_4_load"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="6" op_0_bw="6">
<![CDATA[
_ifconv13:2  %minArray_2_V_2_load_1 = load i6* %minArray_2_V_2

]]></node>
<StgValue><ssdm name="minArray_2_V_2_load_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv13:3  %tmp_6 = icmp eq i4 %p_0166_2, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="2">
<![CDATA[
_ifconv13:4  %tmp_18 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %minArray_2_V_3_load, i6 %minArray_2_V_4_load, i6 %minArray_2_V_2_load_1, i2 %k6)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv13:5  %tmp_8 = icmp eq i6 %minArray_2_V_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv13:6  %tmp_11 = icmp ult i6 %minArray_2_V_17, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv13:7  %sel_tmp1 = icmp eq i2 %k6, 1

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:8  %minArray_2_V_8 = select i1 %sel_tmp1, i6 %minArray_2_V_2_load_1, i6 %minArray_2_V_17

]]></node>
<StgValue><ssdm name="minArray_2_V_8"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv13:9  %sel_tmp5 = icmp eq i2 %k6, 0

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:10  %minArray_2_V_5 = select i1 %sel_tmp5, i6 %minArray_2_V_2_load_1, i6 %minArray_2_V_8

]]></node>
<StgValue><ssdm name="minArray_2_V_5"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:11  %minArray_2_V_9 = select i1 %sel_tmp1, i6 %minArray_2_V_17, i6 %minArray_2_V_4_load

]]></node>
<StgValue><ssdm name="minArray_2_V_9"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:12  %minArray_2_V_10 = select i1 %sel_tmp5, i6 %minArray_2_V_4_load, i6 %minArray_2_V_9

]]></node>
<StgValue><ssdm name="minArray_2_V_10"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:13  %minArray_2_V_11 = select i1 %sel_tmp5, i6 %minArray_2_V_17, i6 %minArray_2_V_3_load

]]></node>
<StgValue><ssdm name="minArray_2_V_11"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:14  %sel_tmp8 = xor i1 %tmp_8, true

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:15  %tmp19 = and i1 %tmp_11, %sel_tmp8

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:16  %sel_tmp9 = and i1 %tmp19, %tmp_6

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:17  %minArray_2_V_12 = select i1 %sel_tmp9, i6 %minArray_2_V_5, i6 %minArray_2_V_2_load_1

]]></node>
<StgValue><ssdm name="minArray_2_V_12"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:18  %minArray_2_V_6 = select i1 %tmp_6, i6 %minArray_2_V_12, i6 %minArray_2_V_2_load_1

]]></node>
<StgValue><ssdm name="minArray_2_V_6"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:19  %minArray_2_V_13 = select i1 %sel_tmp9, i6 %minArray_2_V_10, i6 %minArray_2_V_4_load

]]></node>
<StgValue><ssdm name="minArray_2_V_13"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:20  %minArray_2_V_14 = select i1 %tmp_6, i6 %minArray_2_V_13, i6 %minArray_2_V_4_load

]]></node>
<StgValue><ssdm name="minArray_2_V_14"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:21  %minArray_2_V_15 = select i1 %sel_tmp9, i6 %minArray_2_V_11, i6 %minArray_2_V_3_load

]]></node>
<StgValue><ssdm name="minArray_2_V_15"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv13:22  %minArray_2_V_16 = select i1 %tmp_6, i6 %minArray_2_V_15, i6 %minArray_2_V_3_load

]]></node>
<StgValue><ssdm name="minArray_2_V_16"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="4" op_0_bw="1">
<![CDATA[
_ifconv13:23  %sel_tmp4 = zext i1 %sel_tmp9 to i4

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv13:24  %sel_tmp7 = select i1 %tmp_6, i4 %sel_tmp4, i4 %p_0166_2

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv13:25  %sel_tmp10 = and i1 %tmp_6, %tmp_8

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv13:26  %p_0166_5 = select i1 %sel_tmp10, i4 1, i4 %sel_tmp7

]]></node>
<StgValue><ssdm name="p_0166_5"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv13:27  store i6 %minArray_2_V_6, i6* %minArray_2_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv13:28  store i6 %minArray_2_V_14, i6* %minArray_2_V_4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv13:29  store i6 %minArray_2_V_16, i6* %minArray_2_V_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
_ifconv13:30  br label %.preheader314

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader313:0  %i7 = phi i4 [ 0, %.preheader316 ], [ %i_5, %.preheader312 ]

]]></node>
<StgValue><ssdm name="i7"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader313:1  %exitcond5 = icmp eq i4 %i7, -6

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader313:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader313:3  %i_5 = add i4 %i7, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader313:4  br i1 %exitcond5, label %.preheader308, label %.preheader312.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="4">
<![CDATA[
.preheader312.preheader:0  %tmp_1 = zext i4 %i7 to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="6" op_0_bw="4">
<![CDATA[
.preheader312.preheader:1  %tmp_1_cast = zext i4 %i7 to i6

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader312.preheader:2  %tmp_5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i7, i2 0)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader312.preheader:3  %tmp_21 = sub i6 %tmp_5, %tmp_1_cast

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader312.preheader:4  %voteArray_V_addr_10 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="voteArray_V_addr_10"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader312.preheader:5  %sumArr_0_V_addr_1 = getelementptr [10 x i6]* %sumArr_0_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="sumArr_0_V_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader312.preheader:6  br label %.preheader312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader312:0  %j8 = phi i2 [ 0, %.preheader312.preheader ], [ %j_2, %.preheader311 ]

]]></node>
<StgValue><ssdm name="j8"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader312:1  %exitcond8 = icmp eq i2 %j8, -1

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader312:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader312:3  %j_2 = add i2 %j8, 1

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader312:4  br i1 %exitcond8, label %.preheader313, label %.preheader311.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="6" op_0_bw="2">
<![CDATA[
.preheader311.preheader:0  %tmp_5_cast = zext i2 %j8 to i6

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader311.preheader:1  %tmp_25 = add i6 %tmp_21, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="6">
<![CDATA[
.preheader311.preheader:2  %tmp_29_cast = sext i6 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader311.preheader:3  %knn_set_V_addr_1 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_29_cast

]]></node>
<StgValue><ssdm name="knn_set_V_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="5">
<![CDATA[
.preheader311.preheader:4  %knn_set_V_load_1 = load i6* %knn_set_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="174" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="5">
<![CDATA[
.preheader311.preheader:4  %knn_set_V_load_1 = load i6* %knn_set_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_load_1"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader311.preheader:5  br label %.preheader311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader311:0  %p_0162_2 = phi i2 [ 0, %.preheader311.preheader ], [ %p_0162_2, %1 ], [ 0, %._crit_edge324 ], [ 1, %.preheader309 ]

]]></node>
<StgValue><ssdm name="p_0162_2"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader311:1  %k9 = phi i2 [ 0, %.preheader311.preheader ], [ %k_3, %.preheader309 ], [ %k_3, %._crit_edge324 ], [ %k_3, %1 ]

]]></node>
<StgValue><ssdm name="k9"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader311:2  %exitcond1 = icmp eq i2 %k9, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader311:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader311:4  %k_3 = add i2 %k9, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader311:5  br i1 %exitcond1, label %.preheader312, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_10 = icmp eq i2 %p_0162_2, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_10, label %2, label %.preheader311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="6" op_0_bw="6">
<![CDATA[
:0  %minArray_2_V_3_load_1 = load i6* %minArray_2_V_3

]]></node>
<StgValue><ssdm name="minArray_2_V_3_load_1"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="6" op_0_bw="6">
<![CDATA[
:1  %minArray_2_V_4_load_1 = load i6* %minArray_2_V_4

]]></node>
<StgValue><ssdm name="minArray_2_V_4_load_1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="6" op_0_bw="6">
<![CDATA[
:2  %minArray_2_V_2_load = load i6* %minArray_2_V_2

]]></node>
<StgValue><ssdm name="minArray_2_V_2_load"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="2">
<![CDATA[
:3  %tmp_24 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %minArray_2_V_3_load_1, i6 %minArray_2_V_4_load_1, i6 %minArray_2_V_2_load, i2 %k9)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_16 = icmp eq i6 %knn_set_V_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_16, label %3, label %._crit_edge324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="6" op_0_bw="4">
<![CDATA[
:0  %voteArray_V_load_2 = load i6* %voteArray_V_addr_10, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="6" op_0_bw="4">
<![CDATA[
:0  %voteArray_V_load_2 = load i6* %voteArray_V_addr_10, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load_2"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_19 = add i6 %voteArray_V_load_2, 1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
:2  store i6 %tmp_19, i6* %voteArray_V_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge324

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="195" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge324:0  %voteArray_V_load_3 = load i6* %voteArray_V_addr_10, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="196" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge324:0  %voteArray_V_load_3 = load i6* %voteArray_V_addr_10, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load_3"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge324:1  %tmp_20 = icmp eq i6 %voteArray_V_load_3, 3

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge324:2  br i1 %tmp_20, label %.preheader309, label %.preheader311

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader309:0  %l = phi i2 [ %l_1, %4 ], [ 0, %._crit_edge324 ]

]]></node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader309:1  %exitcond11 = icmp eq i2 %l, -1

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader309:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader309:3  %l_1 = add i2 %l, 1

]]></node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader309:4  br i1 %exitcond11, label %.preheader311, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="6" op_0_bw="2">
<![CDATA[
:0  %tmp_21_cast = zext i2 %l to i6

]]></node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp_27 = add i6 %tmp_21, %tmp_21_cast

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_30_cast = sext i6 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %knn_set_V_addr_2 = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_30_cast

]]></node>
<StgValue><ssdm name="knn_set_V_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="6" op_0_bw="5">
<![CDATA[
:4  %knn_set_V_load = load i6* %knn_set_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_load"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="6" op_0_bw="4">
<![CDATA[
:5  %sumArr_0_V_load_2 = load i6* %sumArr_0_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="sumArr_0_V_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="210" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="6" op_0_bw="5">
<![CDATA[
:4  %knn_set_V_load = load i6* %knn_set_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="knn_set_V_load"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="6" op_0_bw="4">
<![CDATA[
:5  %sumArr_0_V_load_2 = load i6* %sumArr_0_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="sumArr_0_V_load_2"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_22 = add i6 %sumArr_0_V_load_2, %knn_set_V_load

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="6" op_1_bw="4">
<![CDATA[
:7  store i6 %tmp_22, i6* %sumArr_0_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader309

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader308:0  %p_s = phi i6 [ %sum_V, %5 ], [ 0, %.preheader313 ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader308:1  %i4 = phi i4 [ %i_4, %5 ], [ 0, %.preheader313 ]

]]></node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader308:2  %exitcond7 = icmp eq i4 %i4, -6

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader308:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader308:4  %i_4 = add i4 %i4, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader308:5  br i1 %exitcond7, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_4 = zext i4 %i4 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sumArr_0_V_addr_2 = getelementptr [10 x i6]* %sumArr_0_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="sumArr_0_V_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="6" op_0_bw="4">
<![CDATA[
:2  %sumArr_0_V_load = load i6* %sumArr_0_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="sumArr_0_V_load"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_3 = icmp eq i6 %p_s, 0

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %.preheader, label %.preheader306

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="226" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="6" op_0_bw="4">
<![CDATA[
:2  %sumArr_0_V_load = load i6* %sumArr_0_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="sumArr_0_V_load"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %sum_V = add i6 %sumArr_0_V_load, %p_s

]]></node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader308

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader306:0  %p_4 = phi i6 [ %p_0182_1, %_ifconv58 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader306:1  %p_5 = phi i6 [ %p_0174_1, %_ifconv58 ], [ -1, %6 ]

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader306:2  %val_assign_1 = phi i4 [ %i_6, %_ifconv58 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader306:3  %exitcond10 = icmp eq i4 %val_assign_1, -6

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader306:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader306:5  %i_6 = add i4 %val_assign_1, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader306:6  br i1 %exitcond10, label %.loopexit, label %_ifconv58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="64" op_0_bw="4">
<![CDATA[
_ifconv58:0  %tmp_9 = zext i4 %val_assign_1 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv58:1  %voteArray_V_addr_11 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="voteArray_V_addr_11"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="6" op_0_bw="4">
<![CDATA[
_ifconv58:2  %voteArray_V_load = load i6* %voteArray_V_addr_11, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv58:4  %sumArr_0_V_addr_3 = getelementptr [10 x i6]* %sumArr_0_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="sumArr_0_V_addr_3"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="6" op_0_bw="4">
<![CDATA[
_ifconv58:5  %minSum_V = load i6* %sumArr_0_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="minSum_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="241" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="6" op_0_bw="4">
<![CDATA[
_ifconv58:2  %voteArray_V_load = load i6* %voteArray_V_addr_11, align 1

]]></node>
<StgValue><ssdm name="voteArray_V_load"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv58:3  %tmp_12 = icmp eq i6 %voteArray_V_load, 3

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="6" op_0_bw="4">
<![CDATA[
_ifconv58:5  %minSum_V = load i6* %sumArr_0_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="minSum_V"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv58:6  %tmp_17 = icmp ult i6 %minSum_V, %p_5

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="6" op_0_bw="4">
<![CDATA[
_ifconv58:7  %maxIndex_V_1 = zext i4 %val_assign_1 to i6

]]></node>
<StgValue><ssdm name="maxIndex_V_1"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv58:8  %maxIndex_V_1_4 = select i1 %tmp_17, i6 %maxIndex_V_1, i6 %p_4

]]></node>
<StgValue><ssdm name="maxIndex_V_1_4"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv58:9  %minSum_V_5 = select i1 %tmp_17, i6 %minSum_V, i6 %p_5

]]></node>
<StgValue><ssdm name="minSum_V_5"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv58:10  %p_0182_1 = select i1 %tmp_12, i6 %maxIndex_V_1_4, i6 %p_4

]]></node>
<StgValue><ssdm name="p_0182_1"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv58:11  %p_0174_1 = select i1 %tmp_12, i6 %minSum_V_5, i6 %p_5

]]></node>
<StgValue><ssdm name="p_0174_1"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
_ifconv58:12  br label %.preheader306

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %p_2 = phi i6 [ %p_0186_2, %_ifconv61 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %p_0182_2 = phi i6 [ %p_0182_4, %_ifconv61 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="p_0182_2"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:2  %p_3 = phi i4 [ %p_0158_2, %_ifconv61 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %val_assign = phi i4 [ %i_7, %_ifconv61 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %exitcond = icmp eq i4 %val_assign, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:6  %i_7 = add i4 %val_assign, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %.loopexit, label %_ifconv61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv61:0  %tmp_7 = icmp eq i4 %p_3, 0

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv61:1  %tmp_13 = icmp eq i6 %p_2, 3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="4" op_0_bw="1">
<![CDATA[
_ifconv61:2  %p_s_16 = zext i1 %tmp_13 to i4

]]></node>
<StgValue><ssdm name="p_s_16"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="4">
<![CDATA[
_ifconv61:3  %tmp_14 = zext i4 %val_assign to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv61:4  %voteArray_V_addr_12 = getelementptr [10 x i6]* %voteArray_V, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="voteArray_V_addr_12"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="4">
<![CDATA[
_ifconv61:5  %maxVal_V = load i6* %voteArray_V_addr_12, align 1

]]></node>
<StgValue><ssdm name="maxVal_V"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv61:12  %p_0158_2 = select i1 %tmp_7, i4 %p_s_16, i4 %p_3

]]></node>
<StgValue><ssdm name="p_0158_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="266" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="4">
<![CDATA[
_ifconv61:5  %maxVal_V = load i6* %voteArray_V_addr_12, align 1

]]></node>
<StgValue><ssdm name="maxVal_V"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv61:6  %tmp_15 = icmp ult i6 %maxVal_V, %p_2

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="6" op_0_bw="4">
<![CDATA[
_ifconv61:7  %maxIndex_V = zext i4 %val_assign to i6

]]></node>
<StgValue><ssdm name="maxIndex_V"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv61:8  %p_2_maxVal_V = select i1 %tmp_15, i6 %p_2, i6 %maxVal_V

]]></node>
<StgValue><ssdm name="p_2_maxVal_V"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv61:9  %p_0182_2_maxIndex_V = select i1 %tmp_15, i6 %p_0182_2, i6 %maxIndex_V

]]></node>
<StgValue><ssdm name="p_0182_2_maxIndex_V"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv61:10  %p_0186_2 = select i1 %tmp_7, i6 %p_2_maxVal_V, i6 %p_2

]]></node>
<StgValue><ssdm name="p_0186_2"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv61:11  %p_0182_4 = select i1 %tmp_7, i6 %p_0182_2_maxIndex_V, i6 %p_0182_2

]]></node>
<StgValue><ssdm name="p_0182_4"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="0">
<![CDATA[
_ifconv61:13  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="274" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_0182_5 = phi i6 [ %p_0182_2, %.preheader ], [ %p_4, %.preheader306 ]

]]></node>
<StgValue><ssdm name="p_0182_5"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="4" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_26 = trunc i6 %p_0182_5 to i4

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="4">
<![CDATA[
.loopexit:2  ret i4 %tmp_26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
