# Reading D:/modelsim_ase/tcl/vsim/pref.tcl
file delete -force work
vlib work
vlog -sv -work work -f scripts/files.f
# ** Error: (vlog-7) Failed to open -f file "scripts/files.f" in read mode.
# No such file or directory. (errno = ENOENT)
# Errors: 1, Warnings: 0
# D:/modelsim_ase/win32aloem/vlog failed.
vsim -c top_tb
# vsim -c top_tb 
# Start time: 16:33:39 on Jan 01,2026
# ** Error: (vsim-3170) Could not find 'top_tb'.
#         Searched libraries:
#             D:/work
# Error loading design
run 2 us
# End time: 16:33:39 on Jan 01,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
C:/Users/Komal/Downloads/uvm-refresh
# invalid command name "C:/Users/Komal/Downloads/uvm-refresh"

pwd
# D:/
cd C:/Users/Komal/Downloads/uvm-refresh
file delete -force work
vlib work
vlog -sv -work work -f scripts/files.f
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:20 on Jan 01,2026
# vlog -reportprogress 300 -sv -work work -f scripts/files.f 
# -- Compiling module fifo_sync
# -- Compiling interface fifo_if
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 16:36:21 on Jan 01,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -c top_tb
# vsim -c top_tb 
# Start time: 16:36:22 on Jan 01,2026
# Loading sv_std.std
# Loading work.top_tb
# Loading work.fifo_if
# Loading work.fifo_sync
run 2 us
# TEST PASSED
# ** Note: $finish    : tb/top_tb.sv(115)
#    Time: 2745 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at tb/top_tb.sv line 115
