Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 23 16:59:32 2018
| Host         : DESKTOP-H9DK5VV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           34 |
| Yes          | No                    | No                     |              24 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------+----------------------------------+------------------+----------------+
|             Clock Signal            |        Enable Signal        |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------+----------------------------------+------------------+----------------+
|  c2/I11                             |                             |                                  |                1 |              1 |
|  u2/CLK                             |                             |                                  |                1 |              2 |
|  u2/CLK                             | u2/shiftCounter[3]_i_1_n_0  | u2/temp1[15]_i_1_n_0             |                1 |              4 |
|  u2/CLK                             | u2/temp2                    | u2/temp1[15]_i_1_n_0             |                1 |              4 |
|  CLK_IBUF_BUFG                      |                             |                                  |                5 |              6 |
|  CLK_IBUF_BUFG                      |                             | c1/COUNT[11]_i_1_n_0             |                3 |             11 |
|  u2/CLK                             | u2/temp2                    |                                  |                4 |             12 |
| ~u1/J_MIC3_Pin4_OBUF                |                             |                                  |                8 |             12 |
|  nolabel_line73/nolabel_line73/_n_0 |                             | nolabel_line73/speaker_out_n_0   |                5 |             12 |
|  CLK_IBUF_BUFG                      |                             | J_MIC3_Pin1_OBUF_BUFG            |                3 |             12 |
|  CLK_IBUF_BUFG                      | nolabel_line71/SPEAKER_OUT0 |                                  |                9 |             12 |
|  CLK_IBUF_BUFG                      |                             | nolabel_line71/limit[16]_i_1_n_0 |               10 |             17 |
|  CLK_IBUF_BUFG                      |                             | nolabel_line71/clear             |                5 |             18 |
|  J_MIC3_Pin1_OBUF_BUFG              |                             |                                  |               16 |             22 |
|  J_MIC3_Pin1_OBUF_BUFG              |                             | md1/i[1]_i_1_n_0                 |                8 |             31 |
+-------------------------------------+-----------------------------+----------------------------------+------------------+----------------+


