Microchip MPLAB XC8 Compiler V2.10 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.10\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\Receiver.X.production.sym \
  --cmf=dist/default/production\Receiver.X.production.cmf -z -Q16F877A \
  -oC:\Users\20102\AppData\Local\Temp\sbcs.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Receiver.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\20102\AppData\Local\Temp\sbcs.o \
  dist/default/production\Receiver.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\20102\AppData\Local\Temp\sbcs.o
                end_init                              E        E        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1     400E       0
dist/default/production\Receiver.X.production.o
                cinit                                11       11       13        8       0
                intentry                              4        4        A        8       0
                text2                                24       24       1A        8       0
                text1                                3E       3E       14        8       0
                maintext                             65       65        F        8       0
                cstackCOMMON                         70       70        4       70       1
                inittext                             52       52       13        8       0
                dataBANK0                            20       20        A       20       1
                bssCOMMON                            74       74        1       70       1
                idataBANK0                           74       74        A        8       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              E        E        3         0
                cinit                                11       11       13         0
                intentry                              4        4        A         0
                reset_vec                             0        0        3         0
                text2                                24       24       1A         0
                text1                                3E       3E       14         0
                maintext                             65       65        F         0
                inittext                             52       52       13         0
                idataBANK0                           74       74        A         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        4         1
                bssCOMMON                            74       74        1         1

        CLASS   BANK0          
                dataBANK0                            20       20        A         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  00007A  00007E         8       0  CODE        2
                dataBANK0                      000020  00000A  00002A        20       1  BANK0       1
                cstackCOMMON                   000070  000005  000075        70       1  COMMON      1
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002A-006F             46           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         007E-1FFF            800
        COMMON           0075-007D              9           1
        CONST            0003-0003              1           2
                         007E-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         007E-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              002A-006F             46           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         007E-1FFF           1F82
        STRING           0003-0003              1           2
                         007E-1FFF            100

                                  Symbol Table

_BRGH                    (abs)        04C2
_CREN                    (abs)        00C4
_GIE                     (abs)        005F
_ISR                     text2        0024
_PEIE                    (abs)        005E
_PORTB                   (abs)        0006
_RCIE                    (abs)        0465
_RCIF                    (abs)        0065
_RCREG                   (abs)        001A
_SPBRG                   (abs)        0099
_SPEN                    (abs)        00C7
_SYNC                    (abs)        04C4
_TRISB                   (abs)        0086
_TRISC6                  (abs)        043E
_TRISC7                  (abs)        043F
_UART_Buffer             bssCOMMON    0074
_UART_RX_Init            text1        003E
__CFG_BOREN$ON           (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FOSC$XT            (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_PWRTE$ON           (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        0024
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0011
__Hfunctab               functab      0000
__HidataBANK0            idataBANK0   0000
__Hidloc                 idloc        0000
__Hinit                  init         000E
__Hinittext              inittext     0000
__Hintentry              intentry     000E
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        0075
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        0011
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000E
__Lfunctab               functab      0000
__LidataBANK0            idataBANK0   0000
__Lidloc                 idloc        0000
__Linit                  init         000E
__Linittext              inittext     0000
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        0075
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_ISR             text2        003E
__end_of_UART_RX_Init    text1        0052
__end_of__initialization cinit        0020
__end_of_main            maintext     0074
__initialization         cinit        0011
__pbssCOMMON             bssCOMMON    0074
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    0020
__pidataBANK0            idataBANK0   0074
__pintentry              intentry     0004
__pmaintext              maintext     0065
__ptext1                 text1        003E
__ptext2                 text2        0024
__size_of_ISR            (abs)        0000
__size_of_UART_RX_Init   (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     0065
_segment_code            dataBANK0    0020
btemp                    (abs)        007E
end_of_initialization    cinit        0020
init_fetch0              inittext     0052
init_ram0                inittext     0056
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         000E
start_initialization     cinit        0011
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 18 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_UART_RX_Init
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_RX_Init *****************
 Defined at:
		line 31 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _ISR *****************
 Defined at:
		line 48 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          4       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	0011	0000	16

shared estimated size: 16

main.c
		_ISR           		CODE           	0024	0000	27
		_UART_RX_Init  		CODE           	003E	0000	21
		_main          		CODE           	0065	0000	16

main.c estimated size: 64

