// Seed: 3647965725
module module_0 #(
    parameter id_3 = 32'd5
) (
    output supply0 id_0,
    input wor id_1
);
  wand _id_3 = -1;
  wire [id_3 : 1] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd44,
    parameter id_7 = 32'd2
) (
    input  tri0 _id_0,
    output wand id_1,
    output tri0 id_2,
    input  wand id_3,
    output tri1 id_4
);
  logic [7:0] id_6;
  wire _id_7;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1._id_3 = 0;
  logic [1 'b0 : id_0] id_8;
  assign id_6[id_7] = id_3;
endmodule
