Warning (10273): Verilog HDL warning at CPU_RISCV.sv(182): extended using "x" or "z" File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 182
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(37): object "rs1" differs only in case from object "RS1" in the same scope File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 37
Info (10281): Verilog HDL Declaration information at CPU_RISCV.sv(39): object "rs2" differs only in case from object "RS2" in the same scope File: /home/martins/Documents/BUILD-RISC-V/RISCV_GOL/CPU_RISCV.sv Line: 39
