$date
	Sun Jun 15 16:58:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q_tb $end
$var reg 1 " clk_tb $end
$var reg 1 # d_tb $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
