strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_36:AL"	 [def_var="['ShiftCount', 'rdaddress', 'ShiftData']",
		label="Leaf_36:AL"];
	"36:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4b0d41e610>",
		clk_sens=True,
		fillcolor=gold,
		label="36:AL",
		sens="['clk20']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['pkt_data', 'readram', 'rdaddress', 'ShiftData', 'SendingPacket', 'ShiftCount']"];
	"Leaf_36:AL" -> "36:AL";
	"53:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4b0d837c90>",
		clk_sens=True,
		fillcolor=gold,
		label="53:AL",
		sens="['clk20']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ShiftCount', 'idlecount', 'LinkPulse', 'SendingPacketData', 'qoe', 'dataout', 'SendingPacket', 'qo']"];
	"Leaf_36:AL" -> "53:AL";
	"50:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d837ad0>",
		def_var="['dataout']",
		fillcolor=deepskyblue,
		label="50:AS
dataout = (CRCflush)? CRC : ShiftData[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CRCflush', 'CRC', 'ShiftData']"];
	"Leaf_36:AL" -> "50:AS";
	"21:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d879610>",
		def_var="['readram']",
		fillcolor=deepskyblue,
		label="21:AS
readram = ShiftCount == 15;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ShiftCount']"];
	"Leaf_36:AL" -> "21:AS";
	"27:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fcbd0>",
		def_var="['qo']",
		fillcolor=deepskyblue,
		label="27:AS
qo = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"27:AS" -> "53:AL";
	"45:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4b0d837590>",
		fillcolor=turquoise,
		label="45:BL
LinkPulseCount <= (SendingPacket)? 0 : LinkPulseCount + 1;
LinkPulse <= &LinkPulseCount[17:1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d837410>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4b0d8377d0>]",
		style=filled,
		typ=Block];
	"Leaf_45:AL"	 [def_var="['LinkPulse', 'LinkPulseCount']",
		label="Leaf_45:AL"];
	"45:BL" -> "Leaf_45:AL"	 [cond="[]",
		lineno=None];
	"30:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d41e450>",
		def_var="['Ethernet_TDm']",
		fillcolor=deepskyblue,
		label="30:AS
Ethernet_TDm = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"Leaf_45:AL" -> "53:AL";
	"45:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4b0d837250>",
		clk_sens=True,
		fillcolor=gold,
		label="45:AL",
		sens="['clk20']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['SendingPacket', 'LinkPulseCount']"];
	"Leaf_45:AL" -> "45:AL";
	"36:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4b0d41ed50>",
		fillcolor=turquoise,
		label="36:BL
ShiftCount <= (SendingPacket)? ShiftCount + 1 : 15;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d41e810>]",
		style=filled,
		typ=Block];
	"36:AL" -> "36:BL"	 [cond="[]",
		lineno=None];
	"19:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d845850>",
		def_var="['rdaddress']",
		fillcolor=deepskyblue,
		label="19:AS
rdaddress = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"19:AS" -> "36:AL";
	"53:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4b0d82dc90>",
		fillcolor=turquoise,
		label="53:BL
SendingPacketData <= SendingPacket;
qo <= (SendingPacketData)? ~dataout ^ ShiftCount[0] : 1;
qoe <= SendingPacketData | LinkPulse | (\
idlecount < 6);
Ethernet_TDp <= (qoe)? qo : 1'b0;
Ethernet_TDm <= (qoe)? ~qo : 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d837e10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4b0d82d550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82d990>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4b0d82dc10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82ded0>]",
		style=filled,
		typ=Block];
	"53:AL" -> "53:BL"	 [cond="[]",
		lineno=None];
	"50:AS" -> "53:AL";
	"58:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82d450>",
		fillcolor=firebrick,
		label="58:NS
idlecount <= idlecount + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82d450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_53:AL"	 [def_var="['Ethernet_TDp', 'idlecount', 'SendingPacketData', 'qoe', 'Ethernet_TDm', 'qo']",
		label="Leaf_53:AL"];
	"58:NS" -> "Leaf_53:AL"	 [cond="[]",
		lineno=None];
	"38:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4b0d41ea10>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d41ec50>",
		fillcolor=firebrick,
		label="39:NS
rdaddress <= (SendingPacket)? rdaddress + 1 : 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d41ec50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:IF" -> "39:NS"	 [cond="['ShiftCount']",
		label="(ShiftCount == 15)",
		lineno=38];
	"55:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4b0d82d0d0>",
		fillcolor=springgreen,
		label="55:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"57:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4b0d82d290>",
		fillcolor=springgreen,
		label="57:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"55:IF" -> "57:IF"	 [cond="['SendingPacketData']",
		label="!(SendingPacketData)",
		lineno=55];
	"56:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82d110>",
		fillcolor=firebrick,
		label="56:NS
idlecount <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d82d110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"55:IF" -> "56:NS"	 [cond="['SendingPacketData']",
		label=SendingPacketData,
		lineno=55];
	"45:AL" -> "45:BL"	 [cond="[]",
		lineno=None];
	"21:AS" -> "36:AL";
	"39:NS" -> "Leaf_36:AL"	 [cond="[]",
		lineno=None];
	"40:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4b0d41edd0>",
		fillcolor=springgreen,
		label="40:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"41:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d41ef50>",
		fillcolor=firebrick,
		label="41:NS
ShiftData <= (readram)? pkt_data : { 1'b0, ShiftData[7:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4b0d41ef50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"40:IF" -> "41:NS"	 [cond="['ShiftCount']",
		label="ShiftCount[0]",
		lineno=40];
	"20:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0db91c90>",
		def_var="['ShiftCount']",
		fillcolor=deepskyblue,
		label="20:AS
ShiftCount = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"20:AS" -> "36:AL";
	"20:AS" -> "53:AL";
	"20:AS" -> "21:AS";
	"22:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fc910>",
		def_var="['ShiftData']",
		fillcolor=deepskyblue,
		label="22:AS
ShiftData = 8'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"22:AS" -> "36:AL";
	"22:AS" -> "50:AS";
	"53:BL" -> "55:IF"	 [cond="[]",
		lineno=None];
	"28:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d41e050>",
		def_var="['qoe']",
		fillcolor=deepskyblue,
		label="28:AS
qoe = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"28:AS" -> "53:AL";
	"24:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fc950>",
		def_var="['LinkPulse']",
		fillcolor=deepskyblue,
		label="24:AS
LinkPulse = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"24:AS" -> "53:AL";
	"23:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fcb50>",
		def_var="['LinkPulseCount']",
		fillcolor=deepskyblue,
		label="23:AS
LinkPulseCount = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"23:AS" -> "45:AL";
	"57:IF" -> "58:NS"	 [cond="['idlecount']",
		label="(~&idlecount)",
		lineno=57];
	"56:NS" -> "Leaf_53:AL"	 [cond="[]",
		lineno=None];
	"Leaf_53:AL" -> "53:AL";
	"29:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d41e250>",
		def_var="['Ethernet_TDp']",
		fillcolor=deepskyblue,
		label="29:AS
Ethernet_TDp = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"26:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fca10>",
		def_var="['idlecount']",
		fillcolor=deepskyblue,
		label="26:AS
idlecount = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"26:AS" -> "53:AL";
	"36:BL" -> "38:IF"	 [cond="[]",
		lineno=None];
	"36:BL" -> "40:IF"	 [cond="[]",
		lineno=None];
	"41:NS" -> "Leaf_36:AL"	 [cond="[]",
		lineno=None];
	"25:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4b0d6fc3d0>",
		def_var="['SendingPacketData']",
		fillcolor=deepskyblue,
		label="25:AS
SendingPacketData = 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="[]"];
	"25:AS" -> "53:AL";
}
