$date
2025-06-19T19:53+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module InverseS_gate $end
 $var wire 1 ! io_out_valid $end
 $var wire 32 # io_in_0 $end
 $var wire 32 $ io_in_1 $end
 $var wire 1 % flipC $end
 $var wire 1 & clock $end
 $var wire 1 ' io_in_en $end
 $var wire 1 ( io_out_valid_r $end
 $var wire 32 ) io_out_0 $end
 $var wire 1 * reset $end
 $var wire 32 + io_out_1 $end
  $scope module flipC $end
   $var wire 16 " io_in $end
   $var wire 16 , io_out $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 +
b00000000000000000000000000000000 )
b0000000000000000 "
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b0000000000000000 ,
0!
0%
0&
0'
0(
0*
$end
#0
1*
#1
1&
#6
b0100000000000000 "
b00111100000000000000000000000000 #
b01000000000000000011110000000000 $
0&
b00111100000000000000000000000000 )
0*
b00111100000000001100000000000000 +
b1100000000000000 ,
#11
1&
#16
0&
1'
#21
1!
1&
1(
#26
0&
