DSCH 3.5
VERSION 2013-11-10 14:13:30
BB(-25,-113,200,75)
SYM  #button
BB(66,-44,75,-36)
TITLE 70 -40  #adr2
MODEL 59
PROP                                                                                                                                    
REC(67,-43,6,6,r)
VIS 1
PIN(75,-40,0.000,0.000)adr2
LIG(74,-40,75,-40)
LIG(66,-36,66,-44)
LIG(74,-36,66,-36)
LIG(74,-44,74,-36)
LIG(66,-44,74,-44)
LIG(67,-37,67,-43)
LIG(73,-37,67,-37)
LIG(73,-43,73,-37)
LIG(67,-43,73,-43)
FSYM
SYM  #button
BB(66,-34,75,-26)
TITLE 70 -30  #adr1
MODEL 59
PROP                                                                                                                                    
REC(67,-33,6,6,r)
VIS 1
PIN(75,-30,0.000,0.000)adr1
LIG(74,-30,75,-30)
LIG(66,-26,66,-34)
LIG(74,-26,66,-26)
LIG(74,-34,74,-26)
LIG(66,-34,74,-34)
LIG(67,-27,67,-33)
LIG(73,-27,67,-27)
LIG(73,-33,73,-27)
LIG(67,-33,73,-33)
FSYM
SYM  #display
BB(145,-50,200,-15)
TITLE 145 -18  #display1
MODEL 81
PROP                                                                                                                                    
REC(150,-45,45,21,g)
VIS 260
PIN(155,-15,0.000,0.000)display1[7]
PIN(160,-15,0.000,0.000)display1[6]
PIN(165,-15,0.000,0.000)display1[5]
PIN(170,-15,0.000,0.000)display1[4]
PIN(175,-15,0.000,0.000)display1[3]
PIN(180,-15,0.000,0.000)display1[2]
PIN(185,-15,0.000,0.000)display1[1]
PIN(190,-15,0.000,0.000)display1[0]
LIG(145,-50,145,-20)
LIG(200,-50,145,-50)
LIG(200,-20,200,-50)
LIG(145,-20,200,-20)
LIG(155,-20,155,-15)
LIG(160,-20,160,-15)
LIG(165,-20,165,-15)
LIG(170,-20,170,-15)
LIG(175,-20,175,-15)
LIG(180,-20,180,-15)
LIG(185,-20,185,-15)
LIG(190,-20,190,-15)
FSYM
SYM  #clock
BB(-25,2,-10,8)
TITLE -20 5  #clock1
MODEL 69
PROP   1 1 0                                                                                                                               
REC(-23,3,6,4,r)
VIS 1
PIN(-10,5,0.150,0.002)czujnik_silnika
LIG(-15,5,-10,5)
LIG(-20,3,-22,3)
LIG(-16,3,-18,3)
LIG(-15,2,-15,8)
LIG(-25,8,-25,2)
LIG(-20,7,-20,3)
LIG(-18,3,-18,7)
LIG(-18,7,-20,7)
LIG(-22,7,-24,7)
LIG(-22,3,-22,7)
LIG(-15,8,-25,8)
LIG(-15,2,-25,2)
FSYM
SYM  #mem8x8
BB(95,-60,145,60)
TITLE 107 -45  #Mem8x8
MODEL 865
PROP   00101110 00000000 00000000 00000000                                                                                                                              
REC(107,-35,20,40,r)
VIS 3
PIN(95,-40,0.000,0.000)Addr2
PIN(95,-30,0.000,0.000)Addr1
PIN(95,-20,0.000,0.000)Addr0
PIN(95,-5,0.000,0.000)Din7
PIN(95,5,0.000,0.000)Din6
PIN(95,15,0.000,0.000)Din5
PIN(95,25,0.000,0.000)Din4
PIN(95,35,0.000,0.000)Din3
PIN(95,45,0.000,0.000)Din2
PIN(95,55,0.000,0.000)Din1
PIN(95,65,0.000,0.000)Din0
PIN(115,-60,0.000,0.000)WriteMem
PIN(125,-60,0.000,0.000)ReadMem
PIN(145,-5,0.003,0.002)Dout7
PIN(145,5,0.003,0.002)Dout6
PIN(145,15,0.003,0.002)Dout5
PIN(145,25,0.003,0.002)Dout4
PIN(145,35,0.003,0.002)Dout3
PIN(145,45,0.003,0.002)Dout2
PIN(145,55,0.003,0.002)Dout1
PIN(145,65,0.003,0.002)Dout0
LIG(145,55,135,55)
LIG(135,45,135,55)
LIG(145,45,135,45)
LIG(135,35,135,45)
LIG(145,35,135,35)
LIG(135,55,135,65)
LIG(105,70,135,70)
LIG(105,65,105,70)
LIG(145,65,135,65)
LIG(95,65,105,65)
LIG(125,-50,135,-50)
LIG(125,-60,125,-50)
LIG(115,-50,125,-50)
LIG(115,-60,115,-50)
LIG(135,25,135,35)
LIG(145,25,135,25)
LIG(135,15,135,25)
LIG(135,15,145,15)
LIG(135,5,135,15)
LIG(145,5,135,5)
LIG(135,-5,135,5)
LIG(135,-5,145,-5)
LIG(135,-50,135,-5)
LIG(105,-50,115,-50)
LIG(105,55,105,65)
LIG(95,55,105,55)
LIG(105,45,105,55)
LIG(95,45,105,45)
LIG(105,35,105,45)
LIG(95,35,105,35)
LIG(105,25,105,35)
LIG(95,25,105,25)
LIG(105,15,105,25)
LIG(95,15,105,15)
LIG(105,5,105,15)
LIG(95,5,105,5)
LIG(105,-5,105,5)
LIG(105,-20,105,-5)
LIG(105,-30,105,-20)
LIG(105,-40,105,-30)
LIG(105,-50,105,-40)
LIG(95,-5,105,-5)
LIG(95,-20,105,-20)
LIG(95,-30,105,-30)
LIG(135,65,135,70)
LIG(95,-40,105,-40)
FSYM
SYM  #clock
BB(90,-113,105,-107)
TITLE 95 -110  #clock3
MODEL 69
PROP   50 100 0                                                                                                                               
REC(92,-112,6,4,r)
VIS 1
PIN(105,-110,0.150,0.003)clk_T
LIG(100,-110,105,-110)
LIG(95,-112,93,-112)
LIG(99,-112,97,-112)
LIG(100,-113,100,-107)
LIG(90,-107,90,-113)
LIG(95,-108,95,-112)
LIG(97,-112,97,-108)
LIG(97,-108,95,-108)
LIG(93,-108,91,-108)
LIG(93,-112,93,-108)
LIG(100,-107,90,-107)
LIG(100,-113,90,-113)
FSYM
SYM  #inv
BB(115,-105,135,-70)
TITLE 125 -90  #~
MODEL 101
PROP                                                                                                                                    
REC(35,-270,0,0, )
VIS 0
PIN(125,-105,0.000,0.000)in
PIN(125,-70,0.003,0.014)out
LIG(125,-105,125,-95)
LIG(135,-95,115,-95)
LIG(135,-95,125,-80)
LIG(115,-95,125,-80)
LIG(125,-78,125,-78)
LIG(125,-76,125,-70)
VLG not not1(out,in);
FSYM
SYM  #button
BB(66,-24,75,-16)
TITLE 70 -20  #adr0
MODEL 59
PROP                                                                                                                                    
REC(67,-23,6,6,r)
VIS 1
PIN(75,-20,0.000,0.000)adr0
LIG(74,-20,75,-20)
LIG(66,-16,66,-24)
LIG(74,-16,66,-16)
LIG(74,-24,74,-16)
LIG(66,-24,74,-24)
LIG(67,-17,67,-23)
LIG(73,-17,67,-17)
LIG(73,-23,73,-17)
LIG(67,-23,73,-23)
FSYM
SYM  #licz8b_D
BB(50,-15,70,75)
TITLE 60 -22  #licz8b_D
MODEL 6000
PROP                                                                                                                                    
REC(55,-10,10,80,r)
VIS 5
PIN(50,5,0.000,0.000)clk
PIN(50,-5,0.000,0.000)rst
PIN(70,65,0.006,0.005)out0
PIN(70,45,0.006,0.005)out2
PIN(70,55,0.006,0.005)out1
PIN(70,35,0.006,0.005)out3
PIN(70,25,0.006,0.005)out4
PIN(70,15,0.006,0.005)out5
PIN(70,5,0.006,0.005)out6
PIN(70,-5,0.006,0.003)out7
LIG(50,5,55,5)
LIG(50,-5,55,-5)
LIG(65,65,70,65)
LIG(65,45,70,45)
LIG(65,55,70,55)
LIG(65,35,70,35)
LIG(65,25,70,25)
LIG(65,15,70,15)
LIG(65,5,70,5)
LIG(65,-5,70,-5)
LIG(55,-10,55,70)
LIG(55,-10,65,-10)
LIG(65,-10,65,70)
LIG(65,70,55,70)
VLG module licz8b_D( clk,rst,out0,out2,out1,out3,out4,out5,
VLG out6,out7);
VLG input clk,rst;
VLG output out0,out2,out1,out3,out4,out5,out6,out7;
VLG wire w8,w11,w12,w13,w14,w15,w16,w18;
VLG wire ;
VLG dreg #(3) dreg_1(out0,w8,w8,rst,clk);
VLG dreg #(3) dreg_2(out1,w11,w11,rst,out0);
VLG dreg #(3) dreg_3(out2,w12,w12,rst,out1);
VLG dreg #(3) dreg_4(out3,w13,w13,rst,out2);
VLG dreg #(3) dreg_5(out4,w14,w14,rst,out3);
VLG dreg #(3) dreg_6(out5,w15,w15,rst,out4);
VLG dreg #(3) dreg_7(out6,w16,w16,rst,out5);
VLG dreg #(3) dreg_8(out7,w18,w18,rst,out6);
VLG endmodule
FSYM
CNC(115 -110)
CNC(125 -65)
LIG(105,-110,115,-110)
LIG(-10,5,50,5)
LIG(115,-110,115,-60)
LIG(45,-5,50,-5)
LIG(170,25,170,-15)
LIG(145,25,170,25)
LIG(165,15,165,-15)
LIG(145,15,165,15)
LIG(175,35,145,35)
LIG(175,-15,175,35)
LIG(70,-5,95,-5)
LIG(70,5,95,5)
LIG(70,15,95,15)
LIG(70,25,95,25)
LIG(70,35,95,35)
LIG(70,45,95,45)
LIG(70,55,95,55)
LIG(70,65,95,65)
LIG(145,65,190,65)
LIG(190,65,190,-15)
LIG(185,-15,185,55)
LIG(185,55,145,55)
LIG(145,45,180,45)
LIG(180,45,180,-15)
LIG(160,5,160,-15)
LIG(145,5,160,5)
LIG(145,-5,155,-5)
LIG(155,-5,155,-15)
LIG(125,-105,125,-110)
LIG(125,-110,115,-110)
LIG(75,-40,95,-40)
LIG(75,-20,95,-20)
LIG(75,-30,95,-30)
LIG(45,-5,45,-65)
LIG(125,-65,125,-60)
LIG(125,-70,125,-65)
LIG(45,-65,125,-65)
FFIG D:\dane\chmura\Dropbox\Moje\rozne\liczenie\na studia\Uk³ady Cyfrowe i Mikroprocesorowe\w trakcie\zwierzchowski\mier_pr_obr\mie_pr_o.sch
