-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component a
    port (
          a0 : in boolean;
          a1 : in boolean;
          a2 : in boolean
         );
  end component;


begin
  a_0 : a
    port map (
      a0 => pre_0b,
      a1 => pre_1b,
      a2 => pre_2b);

end rtl;
