%@article{SCARV:Gro:03,
%  author       = {J. Gro{\ss}sch\"{a}dl},
%  title        = {Architectural Support for Long Integer Modulo Arithmetic on {RISC}-Based Smart Cards},
%  journal      = {IJHPCA},
%  volume       = {17},
%  number       = {2},
%  pages        = {135--146},
%  year         = {2003}
%}

%
% author       = {T. Vejda and D. Page and J. Gro{\ss}sch\"{a}dl:}
% title        = {Instruction Set Extensions for Pairing-Based Cryptography}
%Pairing 
% pages        = {208--224}
% year         = {2007}

% =============================================================================
% EUROCRYPT

@inproceedings{SCARV:LaiMas:90,
  author       = {X. Lai and J.L. Massey},
  title        = {A Proposal for a New Block Encryption Standard}, 
  booktitle    = {Advances in Cryptology (EUROCRYPT)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 473},
  pages        = {389--404},
  year         = {1990}
}

% -----------------------------------------------------------------------------
% CHES

@inproceedings{SCARV:GGHJPTW:11,
  author       = {P. Grabher and J. Gro{\ss}sch\"{a}dl and S. Hoerder and K. J\"{a}rvinen and D. Page and S. Tillich and M. W\'{o}jcik},
  title        = {An exploration of mechanisms for dynamic cryptographic instruction set extension},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)}, 
  publisher    = {Springer-Verlag},
  series       = {LNCS 6917}, 
  pages        = {1--16}, 
  year         = {2011}
}

@inproceedings{SCARV:KasSch:09,
  author       = {E. K\"{a}sper and P. Schwabe},
  title        = {Faster and Timing-attack Resistant {AES-GCM}},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag LNCS 5747}, 
  pages        = {1--17}, 
  year         = {2009}
}

@inproceedings{SCARV:GraGroPag:08,
  author       = {P. Grabher and J. Gro{\ss}sch\"{a}dl and D. Page},
  title        = {Light-weight instruction set extensions for bit-sliced cryptography},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5154}, 
  pages        = {331--345}, 
  year         = {2008}
}

@inproceedings{SCARV:TilGro:07:a,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {Power Analysis Resistant {AES} Implementation with Instruction Set Extensions},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher    = {Springer-Verlag},
  series       = {LNCS 4727}, 
  pages        = {303--319},
  year         = {2007}
}

@inproceedings{SCARV:KLWGSTW:06,
  author       = {M. Koschuch and J. Lechner and A. Weitzer and J. Gro{\ss}sch\"{a}dl and A. Szekely and S. Tillich and J. Wolkerstorfer},
  title        = {Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)}, 
  publisher    = {Springer-Verlag},
  series       = {LNCS 4249}, 
  pages        = {430--444},
  year         = {2006}
}

@inproceedings{SCARV:TilGro:06,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {Instruction Set Extensions for Efficient {AES} Implementation on {32-bit} Processors},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4249},
  pages        = {270--284},
  year         = {2006}
}

@inproceedings{SCARV:GAST:05,
  author       = {J. Gro{\ss}sch\"{a}dl and R.M. Avanzi and E. Savas and S. Tillich},
  title        = {Energy-Efficient Software Implementation of Long Integer Modular Arithmetic},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher    = {Springer-Verlag},
  series       = {LNCS 3659}, 
  pages        = {75--90},
  year         = {2005}
}

@inproceedings{SCARV:GroSav:04,
  author       = {J. Gro{\ss}sch\"{a}dl and E. Savas},
  title        = {Instruction Set Extensions for Fast Arithmetic in Finite Fields {GF(p)} and {GF(2m)}},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher    = {Springer-Verlag},
  series       = {LNCS 3156}, 
  pages        = {133--147},
  year         = {2004}
}

@inproceedings{SCARV:MTRGS:99,
  author       = {E. Mosanya and C. Teuscher and H. Restrepo and P. Galley and E. Sanchez}, 
  title        = {{CryptoBooster}: A Reconfigurable and Modular Cryptographic Coprocessor},
  booktitle    = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1717},
  pages        = {246--256},
  year         = {1999}
}

% -----------------------------------------------------------------------------
% FSE

@inproceedings{SCARV:HilYinLee:08,
  author       = {Y. Hilewitz and Y.L. Yin and R.B. Lee},
  title        = {Accelerating the {Whirlpool} Hash Function Using Parallel Table Lookup and Fast Cyclical Permutation},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 5086}, 
  pages        = {173-188},
  year         = {2008}
}

@inproceedings{SCARV:BihAndKnu:98,
  author       = {E. Biham and R. Anderson and L. Knudsen},
  title        = {{Serpent}: A New Block Cipher Proposal},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1372}, 
  pages        = {222--238}, 
  year         = {1998}
}


@inproceedings{SCARV:Biham:97,
  author       = {E. Biham},
  title        = {A fast new {DES} implementation in software},
  booktitle    = {Fast Software Encryption (FSE)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 1267},
  pages        = {260--272},
  year         = {1997}
}

% -----------------------------------------------------------------------------
% ASAP

@inproceedings{SCARV:FisLee:05:a,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {On-Chip Lookup Tables for Fast Symmetric-Key Encryption},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {356--363},
  year         = {2005}
}

@inproceedings{SCARV:FisLee:04,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {Evaluating Instruction Set Extensions for Fast Arithmetic on Binary Finite Fields},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {125--136},
  year         = {2004}
}

@inproceedings{SCARV:GKP:04,
  author       = {J. Gro{\ss}sch\"{a}dl and S.S. Kumar and C. Paar},
  title        = {Architectural Support for Arithmetic in Optimal Extension Fields},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {111--124},
  year         = {2004}
}

@inproceedings{SCARV:ShiYanLee:03,
  author       = {Z. Shi and X. Yang and R.B. Lee},
  title        = {Arbitrary Bit Permutations in One or Two Cycles},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {237--247},
  year         = {2003}
}

@inproceedings{SCARV:Lee:03,
  author       = {R.B. Lee},
  title        = {Challenges in the design of security-aware processors},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {1--2},
  year         = {2003}
}

@inproceedings{SCARV:GroKam:03:b,
  author       = {J. Gro{\ss}sch\"{a}dl and G.-A. Kamendje},
  title        = {Instruction Set Extension for Fast Elliptic Curve Cryptography over Binary Finite Fields {GF(2m)}},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {455--468},
  year         = {2003}
}

@inproceedings{SCARV:ShiLee:00,
  author       = {Z. Shi and R.B. Lee},
  title        = {Bit Permutation Instructions for Accelerating Software Cryptography},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {138--148},
  year         = {2000}
}

@inproceedings{SCARV:Lee:00,
  author       = {R.B. Lee},
  title        = {Subword Permutation Instructions for Two-Dimensional Multimedia Processing in {MicroSIMD} Architectures},
  booktitle    = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages        = {3--14},
  year         = {2000}
}

% -----------------------------------------------------------------------------
% ITCC

@inproceedings{SCARV:FisLee:05:b,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {Fast Parallel Table Lookups to Accelerate Symmetric-Key Cryptography},
  booktitle    = {Information Technology: Coding and Computing (ITCC)},
  volume       = {1},
  pages        = {526--531},
  year         = {2005}
}

@inproceedings{SCARV:LSYRR:04,
  author       = {R.B. Lee and Z. Shi and Y.L. Yin and R.L. Rivest and M.J.B. Robshaw},
  title        = {On Permutation Operations in Cipher Design},
  booktitle    = {Information Technology: Coding and Computing (ITCC)},
  volume       = {2},
  pages        = {569--577},
  year         = {2004}
}

% -----------------------------------------------------------------------------
% ICCD

@inproceedings{SCARV:ShiLee:02,
  author       = {Z. Shi and R.B. Lee},
  title        = {Subword Sorting with Versatile Permutation Instructions},
  booktitle    = {International Conference on Computer Design (ICCD)},
  pages        = {234--241},
  year         = {2002}
}

@inproceedings{SCARV:McGLee:01,
  author       = {J.P. McGregor and R.B. Lee},
  title        = {Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications},
  booktitle    = {International Conference on Computer Design (ICCD)},
  pages        = {453--461},
  year         = {2001}
}

@inproceedings{SCARV:FisLee:01,
  author       = {A.M. Fiskiran and R.B. Lee},
  title        = {Performance Impact of Addressing Modes on Encryption Algorithms},
  booktitle    = {International Conference on Computer Design (ICCD)},
  pages        = {542--545},
  year         = {2001}
}

@inproceedings{SCARV:YanLee:00,
  author       = {X. Yang and R.B. Lee},
  title        = {Fast Subword Permutation Instructions Using Omega and Flip Network Stages},
  booktitle    = {International Conference on Computer Design (ICCD)},
  pages        = {15--21},
  year         = {2000}
}

% -----------------------------------------------------------------------------
% DAC

@inproceedings{SCARV:RKLMR:03,
  author       = {S. Ravi and P.C. Kocher and R.B. Lee and G. McGraw and A. Raghunathan},
  title        = {Security as a new dimension in embedded system design},
  booktitle    = {Design Automation Conference (DAC)},
  pages        = {753--760},
  year         = {2004}
}

@inproceedings{SCARV:BurMutTiw:16,
  author       = {W. Burleson and O. Mutlu and M. Tiwari},
  title        = {Who is the major threat to tomorrow's security?  You, the hardware designer},
  booktitle    = {Design Automation Conference (DAC)},
  pages        = {145:1--145:5},
  year         = {2016}
}

% -----------------------------------------------------------------------------
% DATE

@inproceedings{SCARV:RegIen:16,
  author       = {F. Regazzoni and P. Ienne},
  title        = {Instruction Set Extensions for Secure Applications},
  booktitle    = {Design, Automation, and Test in Europe (DATE)},
  pages        = {1529--1534},
  year         = {2016}
}

@inproceedings{SCARV:GIPTV:06,
  author       = {J. Gro{\ss}sch\"{a}dl and P. Ienne and L. Pozzi and S. Tillich and A.K. Verma},
  title        = {Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography},
  booktitle    = {Design, Automation, and Test in Europe (DATE)},
  pages        = {218--223},
  year         = {2006}
}

% -----------------------------------------------------------------------------
% misc.

@inproceedings{SCARV:GroKam:03,
  author       = {J. Gro{\ss}sch\"{a}dl and G.-A. Kamendje},
  title        = {Low-Power Design of a Functional Unit for Arithmetic in Finite Fields {GF(p)} and {GF(2m)}},
  booktitle    = {Workshop on Information Security Applications (WISA)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2908},
  pages        = {227--243},
  year         = {2003}
}

@inproceedings{SCARV:TilGro:05,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {Accelerating {AES} Using Instruction Set Extensions for Elliptic Curve Cryptography},
  booktitle    = {International Conference Computational Science and Its Applications (ICCSA)},
  volume       = {2},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3481},
  pages        = {665--675},
  year         = {2005}
}

@inproceedings{SCARV:GeYarHei:18,
  author       = {Q. Ge and Y. Yarom and G. Heiser},
  title        = {No security without time protection: we need a new hardware-software contract},
  booktitle    = {Asia-Pacific Workshop on Systems (APSys)},
  year         = {2018}
}

@inproceedings{SCARV:TilGro:07:b,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title        = {{VLSI} Implementation of a Functional Unit to Accelerate {ECC} and {AES} on 32-Bit Processors},
  booktitle    = {Workshop on the Arithmetic of Finite Fields (WAIFI)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 4547},
  pages        = {40--54},
  year         = {2007}
}

@inproceedings{SCARV:TilGroSze:05,
  author       = {S. Tillich and J. Gro{\ss}sch\"{a}dl and A. Szekely},
  title        = {An Instruction Set Extension for Fast and Memory-Efficient {AES} Implementation},
  booktitle    = {Communications and Multimedia Security (CMS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3677},
  pages        = {11--21},
  year         = {2005}
}

@inproceedings{SCARV:GroKam:03:a,
  author       = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title        = {Architectural Enhancements for Montgomery Multiplication on Embedded {RISC} Processors},
  booktitle    = {Applied Cryptography and Network Security (ACNS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2846},
  pages        = {418--434},
  year         = {2003}
}

@inproceedings{SCARV:TheSisPne:09,
  author       = {D. Theodoropoulos and A. Siskos and D. Pnevmatikatos},
  title        = {{CCproc}: A Custom {VLIW} Cryptography Co-processor for Symmetric-Key Ciphers},
  booktitle    = {Applied Reconfigurable Computing: Architectures, Tools and Applications (ARC)},
  publisher    = {Springer-Verlag},
  issues       = {LNCS 5453},
  pages        = {318--323},
  year         = {2009}
}

@inproceedings{SCARV:GroKam:04,
  author       = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title        = {Optimized {RISC} Architecture for Multiple-Precision Modular Arithmetic},
  booktitle    = {Security in Pervasive Computing (SPC)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 2802},
  pages        = {253--270},
  year         = {2004}
}

@inproceedings{SCARV:LeeCho:08,
  author       = {S.H. Lee and L. Choi},
  title        = {Accelerating Symmetric and Asymmetric Ciphers with Register File Extension for Multi-word and Long-word Operation},
  booktitle    = {International Conference on Information Science and Security (ICISS)},
  pages        = {102--107},
  year         = {2008}
}

@inproceedings{SCARV:WuWeaAus:01,
  author       = {L. Wu and C. Weaver and T. Austin},
  title        = {{CryptoManiac}: A Fast Flexible Architecture for Secure Communication},
  booktitle    = {International Symposium on Computer Architecture (ISCA)},
  pages        = {110--119},
  year         = {2001}
} 

@inproceedings{SCARV:Gutmann:00,
  author       = {P. Gutmann},
  title        = {An Open-source Cryptographic Coprocessor},
  booktitle    = {USENIX Security Symposium},
  pages        = {8:1--8:16},
  year         = {2000}
}

@inproceedings{SCARV:FazLopOli:18,
  author       = {A. Faz-Hernandez and J. L\'{o}pez and A.K.D.S. de Oliveira},
  title        = {{SoK}: A Performance Evaluation of Cryptographic Instruction Sets on Modern Architectures},
  booktitle    = {ASIA Public-Key Cryptography Workshop (APKC)},
  pages        = {9--18},
  year         = {2018}
} 

@inproceedings{SCARV:TilKirSze:10,
  author       = {S. Tillich and M. Kirschbaum and A. Szekely},
  title        = {{SCA}-resistant Embedded Processors: The Next Generation},
  booktitle    = {Annual Computer Security Applications Conference (ACSAC)},
  pages        = {211--220},
  year         = {2010}
} 

@inproceedings{SCARV:NREAMM:12,
  author       = {K.D. Nima and E.A. Reza and A. Erfan and T. Ahmad and R. Mahsa and M. Mina},
  title        = {{CIARP}: Crypto instruction-aware {RISC} processor},
  booktitle    = {IEEE Symposium on Computers \& Informatics (ISCI)},
  pages        = {208--213},
  year         = {2012}
}

@inproceedings{SCARV:KocSavGro:08,
  author       = {\"{O}. Kocabas and E. Savas and J. Gro{\ss}sch\"{a}dl},
  title        = {Enhancing an Embedded Processor Core with a Cryptographic Unit for Speed and Security},
  booktitle    = {Reconfigurable Computing and FPGAs (ReConFig)},
  pages        = {409--414},
  year         = {2008}
}

@inproceedings{SCARV:SimChiAnd:18,
  author       = {L. Simon and D. Chisnall and R. Anderson},
  title        = {What you get is what you {C}: Controlling side effects in mainstream {C} compilers},
  booktitle    = {IEEE European Symposium on Security \& Privacy (Euro-S\&P)},
  pages        = {1--15},
  year         = {2018}
}

@inproceedings{SCARV:AweAus:17,
  author       = {Z.B. Aweke and T.M. Austin},
  title        = {{Ozone}: Efficient Execution with Zero Timing Leakage for Modern Microarchitectures},
  booktitle    = {Hardware Oriented Security and Trust (HOST)},
  pages        = {153},
  year         = {2017}
}

@inproceedings{SCARV:GroTilSze:07,
  author       = {J. Gro{\ss}sch\"{a}dl and S. Tillich and A. Szekely},
  title        = {Performance Evaluation of Instruction Set Extensions for Long Integer Modular Arithmetic on a {SPARC} {V8} Processor},
  booktitle    = {Digital System Design Architectures, Methods and Tools (DSD)},
  pages        = {680--689},
  year         = {2007}
}

@inproceedings{SCARV:APRJ:11,
  author       = {A. Arora and S. Parameswaran and R.G. Ragel and D. Jayasinghe},
  title        = {A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks},
  booktitle    = {Trust, Security and Privacy in Computing and Communications (TrustCom)},
  pages        = {1005-1014},
  year         = {2011}
}

@inproceedings{SCARV:Gro:02,
  author       = {J. Gro{\ss}sch\"{a}dl},
  title        = {Instruction Set Extension for Long Integer Modulo Arithmetic on {RISC}-Based Smart Cards},
  booktitle    = {Computer Architecture and High Performance Computing (SBAC-PAD)},
  pages        = {13--19},
  year         = {2002}
}

@inproceedings{SCARV:FouMoo:05,
  author       = {J.J.A. Fournier and S. Moore},
  title        = {A Vector Approach to Cryptography Implementation},
  booktitle    = {Digital Rights Management: Technologies, Issues, Challenges and Systems (DRMTICS)},
  publisher    = {Springer-Verlag},
  series       = {LNCS 3919},
  pages        = {277--297},
  year         = {2005}
}

% =============================================================================
% JCEN

@article{SCARV:GYCH:18,
  author       = {Q. Ge and Y. Yarom and D. Cock and G. Heiser},
  title        = {A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware},
  journal      = {Journal of Cryptographic Engineering (JCEN)},
  publisher    = {Springer-Verlag},
  volume       = {8},
  issue        = {1},
  pages        = {1--27},
  year         = {2018}
}

@article{SCARV:MayMur:16,
  author       = {M. Mayhew and R. Muresan},
  title        = {An overview of hardware-level statistical power analysis attack countermeasures},
  journal      = {Journal of Cryptographic Engineering (JCEN)},
  publisher    = {Springer-Verlag},
  volume       = {7},
  issue        = {3},
  pages        = {213--244},
  year         = {2017}
}

% -----------------------------------------------------------------------------
% misc.

@article{SCARV:YumSav:15,
  author       = {K. Yumbul and E. Sava\c{s}},
  title        = {Enhancing an Embedded Processor Core for Efficient and Isolated Execution of Cryptographic Algorithms},
  journal      = {The Computer Journal},
  volume       = {58},
  number       = {10},
  pages        = {2368--2387},
  year         = {2015}
}

@article{SCARV:LeeShiYan:01,
  author       = {R.B. Lee and Z. Shi and X. Yang},
  title        = {Cryptography Efficient Permutation Instructions for Fast Software},
  journal      = {IEEE Micro},
  volume       = {21},
  number       = {6},
  pages        = {56--69},
  year         = {2001}
}

@article{MASCAB:LeeYanShi:05,
  author       = {R.B. Lee and X. Yang and Zhijie Shi},
  title        = {Single-Cycle Bit Permutations with {MOMR} Execution},
  journal      = {Journal of Computer Science Technology},
  volume       = {20},
  number       = {5},
  pages        = {577--585},
  year         = {2005}
}

@article{SCARV:LeeFis:05,
  author       = {R.B. Lee and A.M. Fiskiran},
  title        = {{PLX}: An Instruction Set Architecture and Testbed for Multimedia Information Processing},
  journal      = {VLSI Signal Processing Systems for Signal, Image and Video Technology},
  volume       = {40},
  number       = {1},
  pages        = {85--108},
  year         = {2005}
}

@article{SCARV:HilLee:08,
  author       = {Y. Hilewitz and R.B. Lee},
  title        = {Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors},
  journal      = {Journal of Signal Processing Systems},
  publisher    = {Springer-Verlag},
  volume       = {53},
  number       = {1-2},
  pages        = {145--169},
  year         = {2008}
}

@article{SCARV:Mittal:16,
  author       = {S. Mittal},
  title        = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
  journal      = {ACM Computing Surveys},
  volume       = {48},
  number       = {3},
  pages        = {45:1--45:38},
  year         = {2016}
}

@article{SCARV:RRKH:04,
  author       = {S. Ravi and A. Raghunathan and P.C. Kocher and S. Hattangady},
  title        = {Security in embedded systems: Design challenges},
  journal      = {ACM Transactions on Embedded Computer Systems},
  volume       = {3},
  number       = {3},
  pages        = {461--491},
  year         = {2004}
}

@article{SCARV:ShiYanLee:08,
  author       = {Z. Shi and X. Yang and R.B. Lee},
  title        = {Alternative application-specific processor architectures for fast arbitrary bit permutations},
  journal      = {International Journal of Engineering and Science (IJES)}, 
  volume       = {3},
  number       = {4},
  pages        = {219--228},
  year         = {2008}
}

% =============================================================================

@article{SCARV:StePre:18,
  author       = {J. Stecklina and T. Prescher},
  title        = {{LazyFP}: Leaking {FPU} Register State using Microarchitectural Side-Channels},
  journal      = {CoRR},
  volume       = {abs/1806.07480},
  year         = {2018},
  url          = {http://arxiv.org/abs/1806.07480}
}

@article{SCARV:RagAmbPar:15,
  author       = {R.G. Ragel and J.A. Ambrose and S. Parameswaran},
  title        = {{SecureD}: A Secure Dual Core Embedded Processor},
  journal      = {CoRR},
  volume       = {abs/1511.01946},
  year         = {2015},
  url          = {http://arxiv.org/abs/1511.01946}
}

@misc{SCARV:YHEF:18,
  author       = {J. Yu and L. Hsiung and M. El Hajj† and C.W. Fletcher},
  title        = {Data Oblivious {ISA} Extensions for Side Channel-Resistant and High Performance Computing},
  howpublished = {Cryptology ePrint Archive, Report 2018/808},
  year         = {2018},
  url          = {http://eprint.iacr.org/2018/808.pdf}
}

% =============================================================================

@incollection{SCARV:BarGioMar:09,
  author       = {S. Bartolini and R. Giorgi and E. Martinelli},
  title        = {Instruction Set Extensions for Cryptographic Applications},
  chapter      = {9},
  pages        = {191--233},
  editor       = {{\c{C}.K. Ko\c{c}}},
  booktitle    = {Cryptographic Engineering},
  publisher    = {Springer},
  year         = {2009}
}

% =============================================================================

@book{SCARV:DaeRij:02,
  author       = {J. Daemen and V. Rijmen},
  title        = {The Design of Rijndael},
  publisher    = {Springer}, 
  year         = {2002}
}

@book{SCARV:KnuRob:11,
  author       = {L.R. Knudsen and M.J.B. Robshaw},
  title        = {The Block Cipher Companion},
  publisher    = {Springer}, 
  year         = {2011}
}

% =============================================================================

@phdthesis{SCARV:Fournier:07,
  author       = {J.J.A. Fournier},
  title        = {Vector microprocessors for cryptography}, 
  school       = {University of Cambridge},
  year         = {2017}
}

% =============================================================================

@misc{SCARV:NIST:SP:800_90a,
  title        = {Recommendation for Random Number Generation Using Deterministic Random Bit Generators},
  howpublished = {National Institute of Standards and Technology (NIST)             Special Publication 800-90A},
  year         = {2012},
  url          = {http://csrc.nist.gov}
}

@misc{SCARV:NIST:SP:800_90b,
  title        = {Entropy Sources},
  howpublished = {National Institute of Standards and Technology (NIST)             Special Publication 800-90B},
  year         = {2012},
  url          = {http://csrc.nist.gov}
}

@misc{SCARV:NIST:SP:800_90c,
  title        = {Recommendation for Random Bit Generator ({RBG}) Constructions},
  howpublished = {National Institute of Standards and Technology (NIST)             Special Publication 800-90C},
  year         = {2012},
  url          = {http://csrc.nist.gov}
}

% -----------------------------------------------------------------------------

@misc{SCARV:FIPS:46_3,
  title        = {{D}ata {E}ncryption {S}tandard ({DES})},
  howpublished = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 46-3},
  year         = {1999},
  url          = {http://csrc.nist.gov}
}

@misc{SCARV:FIPS:197,
  title        = {{A}dvanced {E}ncryption {S}tandard ({AES})},
  howpublished = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 197},
  year         = {2001},
  url          = {http://csrc.nist.gov}
}

% -----------------------------------------------------------------------------

@misc{SCARV:RFC:7748,
  author       = {A. Langley and  M. Hamburg and S. Turner},
  title        = {Elliptic Curves for Security},
  howpublished = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 7748},
  year         = {2016},
  url          = {http://tools.ietf.org/html/rfc7748}
}

% =============================================================================

@misc{SCARV:RRSY:98,
  author       = {R.L. Rivest and M.J.B. Robshaw and R. Sidney and Y.L. Yin},
  title        = {The {RC6} Block Cipher},
  year         = {1998},
  url          = {http://people.csail.mit.edu/rivest/pubs/RRSY98.pdf}
}

% =============================================================================
% RISC-V (plus SiFive etc.)

@techreport{SCARV:SiFive:rocketE31,
  author       = {SiFive Inc.},
  title        = {{E31} Core Complex Manual},
  number       = {v2p0},
  year         = {2018},
  url          = {http://www.sifive.com/documentation/risc-v-core/e31-risc-v-core-ip-manual},
}

@techreport{SCARV:RV:ISA:I:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume  I: User-Level ISA (Version 2.2)},
  year         = {2017},
  url          = {http://riscv.org/specifications/}
}

@techreport{SCARV:RV:ISA:II:17,
  editor       = {A. Waterman and K. Asanovi\'{c}},
  title        = {The {RISC-V} Instruction Set Manual},
  number       = {Volume II: Privileged Architecture (Version 1.10)},
  year         = {2017},
  url          = {http://riscv.org/specifications/}
}

% -----------------------------------------------------------------------------
% ARM

@techreport{SCARV:ARMv5:05,
  title        = {{ARMv5}    {A}rchitecture {R}eference {M}anual},
  number       = {DDI-0100I},
  institution  = {ARM Ltd.},
  year         = {2005},
  url          = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0100i/index.html}
}

@techreport{SCARV:ARMv6_M:17,
  title        = {{ARMv6-M}  {A}rchitecture {R}eference {M}anual},
  number       = {DDI-0419D},
  institution  = {ARM Ltd.},
  year         = {2017},
  url          = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0419d/index.html}
}

@techreport{SCARV:ARMv7_M:17,
  title        = {{ARMv7-M}  {A}rchitecture {R}eference {M}anual},
  number       = {DDI-0403E.c},
  institution  = {ARM Ltd.},
  year         = {2017},
  url          = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0403e.c/index.html}
}

@techreport{SCARV:ARMv7_AR:17,
  title        = {{ARMv7-AR} {A}rchitecture {R}eference {M}anual},
  number       = {DDI-0406C.d},
  institution  = {ARM Ltd.},
  year         = {2012},
  url          = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c.d/index.html}
}

@techreport{SCARV:ARMv8_M:17,
  title        = {{ARMv8-M}  {A}rchitecture {R}eference {M}anual},
  number       = {DDI-0553A.h},
  institution  = {ARM Ltd.},
  year         = {2017},
  url          = {http://infocenter.arm.com/help/topic/com.arm.doc.ddi0553a.h/index.html}
}

% -----------------------------------------------------------------------------
% Intel

@techreport{SCARV:X86:1:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 1: Basic Architecture)},
  number       = {253665-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{SCARV:X86:2:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 2: Instruction Set Reference A-Z)},
  number       = {325383-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{SCARV:X86:3:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 3: System Programming Guide)},
  number       = {325384-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

@techreport{SCARV:X86:4:18,
  title        = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 4: Model-Specific Registers)},
  number       = {335592-067US},
  institution  = {Intel Corp.},
  year         = {2018},
  url          = {http://software.intel.com/en-us/articles/intel-sdm}
}

% -----------------------------------------------------------------------------
% misc.

@techreport{SCARV:XS1:09,
  author       = {D. May},
  title        = {The XMOS XS1 Architecture},
  institution  = {XMOS Ltd.},
  year         = {2009},
  url          = {http://www.xmos.com/published/xmos-xs1-architecture}
}

% =============================================================================
