// Seed: 1437940517
module module_0 #(
    parameter id_1 = 32'd1
) ();
  parameter id_1 = -1;
  wire [-1 : -1] id_2;
  bit [id_1 : id_1] id_3;
  wire id_4;
  always @(id_4, -1'd0 / id_3 or 1'd0) begin : LABEL_0
    id_3 <= 1'b0;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd75,
    parameter id_6 = 32'd88,
    parameter id_9 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  output supply0 id_11;
  input wire id_10;
  input wire _id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire _id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire [1 'h0 : -1  <  -1] id_20 = -1 == id_7[id_9 :-1-(id_6)] < -1;
  assign id_11 = (-1);
  logic [id_4 : 1  -  -1] id_21;
  ;
endmodule
