<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 746</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:15px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page746-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce746.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">18-110&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft04">provides&#160;three&#160;Simple&#160;Direct Interface&#160;(SDI) to&#160;service&#160;transactions originated&#160;the&#160;XQ-replacement&#160;SDI logic in&#160;<br/>each dual-core&#160;modules. In Intel Xeon processor 7100 series,&#160;the&#160;IOQ logic in each processor core is replaced with&#160;<br/>a Simple Direct Interface (SDI) logic. The&#160;L3&#160;cache is&#160;connected between the&#160;system&#160;bus and the SDI through addi-<br/>tional control logic.&#160;See<a href="o_fe12b1e2a880e0ce-746.html">&#160;Figure&#160;18-55&#160;for the&#160;</a>block configuration&#160;of six processor cores&#160;and&#160;the L3/Caching&#160;bus&#160;<br/>controller&#160;sub-system&#160;in&#160;Intel Xeon processor 7400&#160;series<a href="o_fe12b1e2a880e0ce-746.html">. Figure&#160;18-55 shows&#160;</a>the block&#160;configuration of two&#160;<br/>processor&#160;cores&#160;(four logical processors) and the&#160;L3/Caching bus controller sub-system&#160;in Intel&#160;Xeon&#160;processor&#160;<br/>7100 series.</p>
<p style="position:absolute;top:630px;left:68px;white-space:nowrap" class="ft04">Almost all of the performance monitoring capabilities available to processor cores with the same CPUID signatures&#160;<br/><a href="o_fe12b1e2a880e0ce-637.html">(see&#160;Section 18.1&#160;</a><a href="o_fe12b1e2a880e0ce-735.html">and Section 18.16) a</a>pply to&#160;Intel Xeon&#160;processor 7100&#160;series.&#160;The&#160;MSRs&#160;used&#160;by&#160;performance&#160;<br/>monitoring&#160;interface&#160;are shared between two logical processors in the&#160;same&#160;processor&#160;core.<br/>The performance monitoring capabilities available to processor with DisplayFamily_DisplayModel signature&#160;06_17H&#160;<br/>also apply&#160;to&#160;Intel Xeon&#160;processor 7400 series.&#160;Each processor core provides&#160;its own&#160;set of MSRs for&#160;performance&#160;<br/>monitoring interface.<br/>The IOQ_allocation and&#160;IOQ_active_entries events are not supported in Intel&#160;Xeon processor&#160;7100&#160;series and&#160;7400&#160;<br/>series. Additional&#160;performance&#160;monitoring&#160;capabilities applicable to&#160;the L3/caching&#160;bus controller&#160;sub-system are&#160;<br/>described in&#160;this section.&#160;</p>
<p style="position:absolute;top:584px;left:232px;white-space:nowrap" class="ft03">Figure&#160;18-55.&#160;&#160;Block&#160;Diagram of&#160;Intel&#160;Xeon&#160;Processor&#160;7400&#160;Series</p>
<p style="position:absolute;top:456px;left:228px;white-space:nowrap" class="ft02">SDI interface</p>
<p style="position:absolute;top:497px;left:223px;white-space:nowrap" class="ft02">L2</p>
<p style="position:absolute;top:456px;left:404px;white-space:nowrap" class="ft02">SDI interface</p>
<p style="position:absolute;top:497px;left:399px;white-space:nowrap" class="ft02">L2</p>
<p style="position:absolute;top:347px;left:490px;white-space:nowrap" class="ft02">L3</p>
<p style="position:absolute;top:328px;left:315px;white-space:nowrap" class="ft06">GBSQ,&#160;GSNPQ,<br/>GINTQ,&#160;...</p>
<p style="position:absolute;top:270px;left:361px;white-space:nowrap" class="ft02">FSB</p>
<p style="position:absolute;top:401px;left:404px;white-space:nowrap" class="ft02">SDI</p>
<p style="position:absolute;top:456px;left:580px;white-space:nowrap" class="ft02">SDI&#160;interface</p>
<p style="position:absolute;top:497px;left:575px;white-space:nowrap" class="ft02">L2</p>
<p style="position:absolute;top:536px;left:223px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:536px;left:286px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:536px;left:401px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:535px;left:464px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:536px;left:577px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:536px;left:639px;white-space:nowrap" class="ft02">Core</p>
</div>
</body>
</html>
