;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @8
	JMN 210, 30
	SUB 0, @2
	DJN 100, 300
	SUB <0, @8
	MOV -7, <-20
	JMN 0, #8
	ADD 300, 97
	SLT 721, 1
	MOV 210, 30
	ADD 300, 97
	ADD 300, 97
	SPL 0, 970
	SUB @121, 103
	SPL 700
	SPL 700
	SPL @-0
	SPL @-0
	SPL 121
	SPL 121
	SPL 1, @-1
	SPL 0, 970
	SPL 0, 970
	ADD @121, 103
	SUB 1, <-1
	DJN -1, @-20
	SUB 12, @10
	SUB @700, 0
	SUB @700, 0
	ADD 300, 97
	SLT 270, 5
	SUB @127, 106
	SPL <0, <-808
	SPL <0, <-808
	SPL <0, <-808
	ADD 0, @2
	DJN <700, 590
	DJN <700, 590
	SPL <0, <-808
	DJN -1, @-20
	DJN -1, @-20
	SPL 300, 90
	SUB <0, @8
	CMP -7, <-420
	SPL 0, <-902
	DJN -1, @-20
