#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc4376099a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc437609b10 .scope module, "rg_tb" "rg_tb" 3 1;
 .timescale 0 0;
v0x7fc43761a4b0_0 .var "clk", 0 0;
v0x7fc43761a570_0 .net "read_a_data", 31 0, v0x7fc437619de0_0;  1 drivers
v0x7fc43761a600_0 .var "read_a_index", 1 0;
v0x7fc43761a6b0_0 .net "read_b_data", 31 0, v0x7fc437619f30_0;  1 drivers
v0x7fc43761a760_0 .var "read_b_index", 1 0;
v0x7fc43761a830_0 .var "write_data", 31 0;
v0x7fc43761a8e0_0 .var "write_enable", 0 0;
v0x7fc43761a990_0 .var "write_index", 1 0;
E_0x7fc4376082e0 .event negedge, v0x7fc437608740_0;
S_0x7fc437609c80 .scope module, "test" "regfile" 3 35, 4 1 0, S_0x7fc437609b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "read_a_index";
    .port_info 2 /OUTPUT 32 "read_a_data";
    .port_info 3 /INPUT 2 "read_b_index";
    .port_info 4 /OUTPUT 32 "read_b_data";
    .port_info 5 /INPUT 2 "write_index";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /INPUT 32 "write_data";
v0x7fc437608740_0 .net "clk", 0 0, v0x7fc43761a4b0_0;  1 drivers
v0x7fc437619de0_0 .var "read_a_data", 31 0;
v0x7fc437619e80_0 .net "read_a_index", 1 0, v0x7fc43761a600_0;  1 drivers
v0x7fc437619f30_0 .var "read_b_data", 31 0;
v0x7fc437619fe0_0 .net "read_b_index", 1 0, v0x7fc43761a760_0;  1 drivers
v0x7fc43761a0d0 .array "regs", 0 3, 31 0;
v0x7fc43761a1b0_0 .net "write_data", 31 0, v0x7fc43761a830_0;  1 drivers
v0x7fc43761a260_0 .net "write_enable", 0 0, v0x7fc43761a8e0_0;  1 drivers
v0x7fc43761a300_0 .net "write_index", 1 0, v0x7fc43761a990_0;  1 drivers
E_0x7fc4376090e0 .event posedge, v0x7fc437608740_0;
v0x7fc43761a0d0_1 .array/port v0x7fc43761a0d0, 1;
v0x7fc43761a0d0_2 .array/port v0x7fc43761a0d0, 2;
v0x7fc43761a0d0_3 .array/port v0x7fc43761a0d0, 3;
E_0x7fc4376089d0/0 .event edge, v0x7fc437619e80_0, v0x7fc43761a0d0_1, v0x7fc43761a0d0_2, v0x7fc43761a0d0_3;
E_0x7fc4376089d0/1 .event edge, v0x7fc437619fe0_0;
E_0x7fc4376089d0 .event/or E_0x7fc4376089d0/0, E_0x7fc4376089d0/1;
    .scope S_0x7fc437609c80;
T_0 ;
Ewait_0 .event/or E_0x7fc4376089d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fc437619e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc437619de0_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619de0_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619de0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619de0_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc437619fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc437619f30_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619f30_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619f30_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc43761a0d0, 4;
    %store/vec4 v0x7fc437619f30_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fc437609c80;
T_1 ;
    %wait E_0x7fc4376090e0;
    %load/vec4 v0x7fc43761a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc43761a300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call/w 4 31 "$display", "cannot write into reg0" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc43761a1b0_0;
    %load/vec4 v0x7fc43761a300_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc43761a0d0, 0, 4;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc437609b10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc43761a4b0_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fc43761a4b0_0;
    %nor/r;
    %store/vec4 v0x7fc43761a4b0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x7fc437609b10;
T_3 ;
    %wait E_0x7fc4376082e0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc43761a990_0, 0, 2;
    %pushi/vec4 45, 0, 32;
    %store/vec4 v0x7fc43761a830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc43761a8e0_0, 0, 1;
    %wait E_0x7fc4376090e0;
    %wait E_0x7fc4376082e0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc43761a600_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc43761a760_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc43761a990_0, 0, 2;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x7fc43761a830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc43761a8e0_0, 0, 1;
    %wait E_0x7fc4376090e0;
    %wait E_0x7fc4376090e0;
    %vpi_call/w 3 32 "$display", "aport = %d, bport = %d", v0x7fc43761a570_0, v0x7fc43761a6b0_0 {0 0 0};
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "rg_tb.v";
    "regfile.v";
