
---------- Begin Simulation Statistics ----------
sim_seconds                                 10.471551                       # Number of seconds simulated
sim_ticks                                10471550696000                       # Number of ticks simulated
final_tick                               12614558184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93649                       # Simulator instruction rate (inst/s)
host_op_rate                                   195732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             9806493037                       # Simulator tick rate (ticks/s)
host_mem_usage                                2348844                       # Number of bytes of host memory used
host_seconds                                  1067.82                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     209006072                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        36928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        17408                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total                54464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        36928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37056                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          577                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          272                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   851                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst         3527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data         1662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                   12                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                    5201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst         3527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst              12                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               3539                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst         3527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data         1662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                  12                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                   5201                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.switch_cpus.numCycles              10471550687                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         40595808                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     40595808                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2244714                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      23101541                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         19736399                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     41809154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              151648908                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            40595808                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     19736399                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              50034963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11273628                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       42807929                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles    117764074                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        87825                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          22770278                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        753609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    261530038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.184820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.640571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        212031337     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2050461      0.78%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2722771      1.04%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4122040      1.58%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2098544      0.80%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5369979      2.05%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          3487670      1.33%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3344145      1.28%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         26303091     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    261530038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.003877                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.014482                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        170333267                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      34199422                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          37589685                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10381563                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9026093                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      299373527                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        9026093                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        175530638                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2391009                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          181                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          42725096                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      31857013                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      288222657                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         20897                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       30352959                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        526246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    321763866                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     695255740                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    695254885                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          855                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     242623467                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         79140300                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           22                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          59760306                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26337849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     19217187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       332841                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       350024                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          275047655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       268130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         221417806                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     21286970                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     66173782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    142497022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       117466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    261530038                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.846625                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.984971                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    149996245     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1649780      0.63%     57.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    109884013     42.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    261530038                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      2903253      1.31%      1.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     183378904     82.82%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21905587      9.89%     94.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13230062      5.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      221417806                       # Type of FU issued
system.switch_cpus.iq.rate                   0.021145                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    725652549                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    341492094                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    220012218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           69                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          448                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      218514553                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       339767                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5381715                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2975                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6962003                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9026093                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1452956                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           135                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    275315785                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        24584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26337849                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     19217187                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             66                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2975                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       630124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1665480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2295604                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     220431284                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21683984                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       986520                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             34412727                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         28721620                       # Number of branches executed
system.switch_cpus.iew.exec_stores           12728743                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.021050                       # Inst execution rate
system.switch_cpus.iew.wb_sent              220174709                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             220012218                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         167391481                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         288628591                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.021010                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.579955                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     66309656                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       150664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2244714                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    252503945                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.827734                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.338411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    159602963     63.21%     63.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31612367     12.52%     75.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     28128604     11.14%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     20288372      8.03%     94.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      8461395      3.35%     98.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1783592      0.71%     98.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1551862      0.61%     99.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       401658      0.16%     99.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       673132      0.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    252503945                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      209006065                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               33211314                       # Number of memory references committed
system.switch_cpus.commit.loads              20956130                       # Number of loads committed
system.switch_cpus.commit.membars              150660                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28142639                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         208550935                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        673132                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            527146534                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           559660253                       # The number of ROB writes
system.switch_cpus.timesIdled                  465480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles             10210020649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             209006065                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                     104.715506                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               104.715506                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.009550                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.009550                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        439989051                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       253325365                       # number of integer regfile writes
system.switch_cpus.fp_regfile_writes               48                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        88568549                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        786.241415                       # Cycle average of tags in use
system.l2.total_refs                           607971                       # Total number of references to valid blocks.
system.l2.sampled_refs                            801                       # Sample count of references to valid blocks.
system.l2.avg_refs                         759.014981                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             0.002796                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     576.311956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     207.926664                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.017588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.006345                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.023994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       607891                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data           80                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  607971                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               22                       # number of Writeback hits
system.l2.Writeback_hits::total                    22                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        607891                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data           102                       # number of demand (read+write) hits
system.l2.demand_hits::total                   607993                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       607891                       # number of overall hits
system.l2.overall_hits::switch_cpus.data          102                       # number of overall hits
system.l2.overall_hits::total                  607993                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          577                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          222                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   801                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          577                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          272                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    851                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          577                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          272                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::total                   851                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  12926072000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   4973424500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17899496500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1120162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1120162000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  12926072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   6093586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19019658500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  12926072000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   6093586500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19019658500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       608468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              608772                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           22                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                22                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       608468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data          374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               608844                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       608468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data          374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              608844                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.000948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.735099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001316                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.694444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.694444                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000948                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.727273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001398                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000948                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.727273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001398                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22402204.506066                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22402813.063063                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22346437.578027                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data     22403240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total     22403240                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22402204.506066                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402891.544118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22349774.970623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22402204.506066                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402891.544118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22349774.970623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              799                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             50                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              849                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  12919148000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   4970760500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  17889908500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1119562000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1119562000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  12919148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   6090322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19009470500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  12919148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   6090322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19009470500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.735099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001312                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.694444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.694444                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.727273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.727273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001394                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22390204.506066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22390813.063063                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22390373.591990                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data     22391240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total     22391240                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22390204.506066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390891.544118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390424.617197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22390204.506066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390891.544118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390424.617197                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  14                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 608050                       # number of replacements
system.cpu.icache.tagsinuse                416.768628                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21906671                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 608467                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  36.003055                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   416.767555                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.001073                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.813999                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000002                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.814001                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     21906664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21906671                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     21906664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21906671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     21906664                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total        21906671                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       858290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        858292                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       858290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         858292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       858290                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total        858292                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 19060661259150                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 19060661259150                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 19060661259150                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 19060661259150                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 19060661259150                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 19060661259150                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     22764954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22764963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     22764954                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22764963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     22764954                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22764963                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.037702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037702                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.037702                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037702                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.037702                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037702                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 22207716.808014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22207665.059385                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 22207716.808014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22207665.059385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 22207716.808014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22207665.059385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    113740330                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets    116882398                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8167                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets            5276                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 13926.818905                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 22153.600834                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       249822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       249822                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       249822                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       249822                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       249822                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       249822                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       608468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       608468                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       608468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       608468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       608468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       608468                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 13606521032150                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 13606521032150                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 13606521032150                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 13606521032150                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 13606521032150                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 13606521032150                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.026728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026728                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.026728                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026728                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.026728                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026728                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22361933.630281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22361933.630281                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22361933.630281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22361933.630281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22361933.630281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22361933.630281                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    108                       # number of replacements
system.cpu.dcache.tagsinuse                252.694976                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33610216                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    374                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               89866.887701                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   252.694976                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.246772                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.246772                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     21327009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21327009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     12283207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12283207                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     33610216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33610216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     33610216                       # number of overall hits
system.cpu.dcache.overall_hits::total        33610216                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         1167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1167                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           73                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         1240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         1240                       # number of overall misses
system.cpu.dcache.overall_misses::total          1240                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  25794086500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25794086500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1612492500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1612492500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  27406579000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27406579000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  27406579000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27406579000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21328176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21328176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12283280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     33611456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33611456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     33611456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33611456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22102901.885176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22102901.885176                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22088938.356164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22088938.356164                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22102079.838710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22102079.838710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22102079.838710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22102079.838710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu.dcache.writebacks::total                22                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          865                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          865                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          866                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          866                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data          374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data          374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6762833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6762833500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1612226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1612226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   8375059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8375059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   8375059500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8375059500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22393488.410596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22393488.410596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22392027.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22392027.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22393207.219251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22393207.219251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22393207.219251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22393207.219251                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
