{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757340541778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757340541791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 08 10:09:01 2025 " "Processing started: Mon Sep 08 10:09:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757340541791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757340541791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestProject -c TestProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757340541791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757340543070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757340543070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestProject-arch " "Found design unit 1: TestProject-arch" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757340559291 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestProject " "Found entity 1: TestProject" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757340559291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757340559291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestProject " "Elaborating entity \"TestProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757340559379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OUT_VECTOR TestProject.vhd(9) " "VHDL Signal Declaration warning at TestProject.vhd(9): used implicit default value for signal \"OUT_VECTOR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757340559391 "|TestProject"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[0\] GND " "Pin \"OUT_VECTOR\[0\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[1\] GND " "Pin \"OUT_VECTOR\[1\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[2\] GND " "Pin \"OUT_VECTOR\[2\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[3\] GND " "Pin \"OUT_VECTOR\[3\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[4\] GND " "Pin \"OUT_VECTOR\[4\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[5\] GND " "Pin \"OUT_VECTOR\[5\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_VECTOR\[6\] GND " "Pin \"OUT_VECTOR\[6\]\" is stuck at GND" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757340560271 "|TestProject|OUT_VECTOR[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757340560271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757340560739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757340560739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "TestProject.vhd" "" { Text "C:/Users/tjeff/Documents/RIT/RIT2025-26/0 CPET561/Labs/TestProject/TestProject.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757340561062 "|TestProject|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757340561062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757340561064 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757340561064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757340561064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757340561103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 08 10:09:21 2025 " "Processing ended: Mon Sep 08 10:09:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757340561103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757340561103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757340561103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757340561103 ""}
