/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed with the hope that it will be useful, but without
 * any warranty; without even the implied warranty of merchantability or
 * fitness for a particular purpose.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA
 *
 * $brcm_Workfile: bchp_enet_top.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/14/09 1:08a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May 13 17:37:21 2009
 *                 MD5 Checksum         397c7e3e68fca5836958d6d3dcfe31f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7630/rdb/b0/bchp_enet_top.h $
 * 
 * Hydra_Software_Devel/1   5/14/09 1:08a tdo
 * PR55087: Initial check in
 *
 ***************************************************************************/

#ifndef BCHP_ENET_TOP_H__
#define BCHP_ENET_TOP_H__

/***************************************************************************
 *ENET_TOP
 ***************************************************************************/
#define BCHP_ENET_TOP_RX_CONFIG                  0x00080000 /* Receiver Configuration Register */
#define BCHP_ENET_TOP_RX_LENGTH                  0x00080004 /* Receive Maximum Length Register */
#define BCHP_ENET_TOP_MaxLength                  0x00080008 /* Transmit Maximum Length Register */
#define BCHP_ENET_TOP_MII_S_C                    0x00080010 /* MII Status/Control Register */
#define BCHP_ENET_TOP_MII_DATA                   0x00080014 /* MII Data Register */
#define BCHP_ENET_TOP_EMAC_MASK                  0x00080018 /* Ethernet Interrupt Mask Register */
#define BCHP_ENET_TOP_EMAC_INT                   0x0008001c /* Ethernet Interrupt Status Register */
#define BCHP_ENET_TOP_Control                    0x0008002c /* Ethernet Control Register Bit Definitions */
#define BCHP_ENET_TOP_Xmit_Control               0x00080030 /* Transmit Control Register */
#define BCHP_ENET_TOP_Watermark                  0x00080034 /* Transmit Watermark Register Bit Definitions */
#define BCHP_ENET_TOP_MIB_CNTRL                  0x00080038 /* MIB Control Register Bit Definitions */
#define BCHP_ENET_TOP_MEM_TM_CNTRL               0x00080040 /* Dual Port Memories Test Mode Control Register Bit Definitions */
#define BCHP_ENET_TOP_RX_TEST                    0x00080050 /* EMAC RX Test Register */
#define BCHP_ENET_TOP_GPIO                       0x00080054 /* EMAC RX Test Register */
#define BCHP_ENET_TOP_PM0_DATA_L                 0x00080058 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM0_DATA_H                 0x0008005c /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM1_DATA_L                 0x00080060 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM1_DATA_H                 0x00080064 /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM2_DATA_L                 0x00080068 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM2_DATA_H                 0x0008006c /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM3_DATA_L                 0x00080070 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM3_DATA_H                 0x00080074 /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM4_DATA_L                 0x00080078 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM4_DATA_H                 0x0008007c /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM5_DATA_L                 0x00080080 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM5_DATA_H                 0x00080084 /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM6_DATA_L                 0x00080088 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM6_DATA_H                 0x0008008c /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_PM7_DATA_L                 0x00080090 /* Perfect Match Data_L Registers */
#define BCHP_ENET_TOP_PM7_DATA_H                 0x00080094 /* Perfect Match Data_H Registers */
#define BCHP_ENET_TOP_TX_GD_OCTETS               0x00080200 /* The total number of octets transmitted in good packets	TX */
#define BCHP_ENET_TOP_TX_GD_PKTS                 0x00080204 /* The total number of frames that are successfully transmitted.	TX */
#define BCHP_ENET_TOP_TX_ALL_OCT                 0x00080208 /* All octets transmitted to the network. (Excludes preamble and SFD bits, includes FCS octets)	TX */
#define BCHP_ENET_TOP_TX_ALL_PKTS                0x0008020c /* All packets transmitted, good or bad.	TX */
#define BCHP_ENET_TOP_TX_BRDCAST                 0x00080210 /* Good broadcast packets, not including multicast packets	TX */
#define BCHP_ENET_TOP_TX_MULT                    0x00080214 /* Good multicast packets	TX */
#define BCHP_ENET_TOP_TX_64                      0x00080218 /* Good or bad packets 64 bytes in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_65_127                  0x0008021c /* Good or bad packets between 65 and 127 bytes, inclusive, in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_128_255                 0x00080220 /* Good or bad packets between 128 and 255 bytes, inclusive, in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_256_511                 0x00080224 /* Good or bad packets between 256 and 511 bytes, inclusive, in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_512_1023                0x00080228 /* Good or bad packets between 512 and 1023 bytes, inclusive, in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_1024_MAX                0x0008022c /* Good or bad packets between 1024 and TX_MAX_LEN bytes, inclusive, in length (Excluding preamble)	TX */
#define BCHP_ENET_TOP_TX_JAB                     0x00080230 /* Packets with length > TX_MAX_LEN and a bad crc.	TX */
#define BCHP_ENET_TOP_TX_OVR                     0x00080234 /* Packets with length > TX_MAX_LEN and a good crc.	TX */
#define BCHP_ENET_TOP_TX_FRG                     0x00080238 /* Packets with length < 64 and a bad crc	TX */
#define BCHP_ENET_TOP_TX_UNDERRUN                0x0008023c /* Packets with a transmit FIFO underflow	TX */
#define BCHP_ENET_TOP_TX_COL                     0x00080240 /* The total number of collisions seen by this transmitter	TX */
#define BCHP_ENET_TOP_TX_1_COL                   0x00080244 /* Packets transmitted successfully with only 1 collision.	TX */
#define BCHP_ENET_TOP_TX_M_COL                   0x00080248 /* Packets transmitted with more than 1 collision.	TX */
#define BCHP_ENET_TOP_TX_EX_COL                  0x0008024c /* Packets which attempted more than 15 retrys and failed.	TX */
#define BCHP_ENET_TOP_TX_LATE                    0x00080250 /* Number of times a collision occurred after 512 bit times.	TX */
#define BCHP_ENET_TOP_TX_DEF                     0x00080254 /* The count of frames whose transmission was delayed on its first attempt because the network was busy.	TX */
#define BCHP_ENET_TOP_TX_CRS                     0x00080258 /* Number of times CRS is lost or never asserted when transmitting a frame.	TX */
#define BCHP_ENET_TOP_TX_PAUS                    0x0008025c /* MAC control frames with Pause opcode transmitted	TX */
#define BCHP_ENET_TOP_RX_GD_OCTETS               0x00080280 /* The total number of octets received in good packets	RX */
#define BCHP_ENET_TOP_RX_GD_PKTS                 0x00080284 /* The total number of frames that are successfully received.	RX */
#define BCHP_ENET_TOP_RX_ALL_OCT                 0x00080288 /* Octets received from the network, including those in bad packets. (Excludes preamble and SFD bits, includes FCS octets)	RX */
#define BCHP_ENET_TOP_RX_ALL_PKTS                0x0008028c /* Good or bad packets received.	RX */
#define BCHP_ENET_TOP_RX_BRDCAST                 0x00080290 /* Broadcast packets received with a good crc. (Excludes multicast packets)	RX */
#define BCHP_ENET_TOP_RX_MULT                    0x00080294 /* Multicast packets received with a good crc.	RX */
#define BCHP_ENET_TOP_RX_64                      0x00080298 /* Good or bad packets 64 bytes in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_65_127                  0x0008029c /* Good or bad packets between 65 and 127 bytes, inclusive, in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_128_255                 0x000802a0 /* Good or bad packets between 128 and 255 bytes, inclusive, in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_256_511                 0x000802a4 /* Good or bad packets between 256 and 511 bytes, inclusive, in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_512_1023                0x000802a8 /* Good or bad packets between 512 and 1023 bytes, inclusive, in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_1024_MAX                0x000802ac /* Good or bad packets between 1024 and RX_LENGTH bytes, inclusive, in length (Excluding preamble)	RX */
#define BCHP_ENET_TOP_RX_JAB                     0x000802b0 /* Packets with length > 1536 and a bad crc	RX */
#define BCHP_ENET_TOP_RX_OVR                     0x000802b4 /* Packets with length > RX_LENGTH and a good crc	RX */
#define BCHP_ENET_TOP_RX_FRG                     0x000802b8 /* Packets with length < 64 and a bad crc	RX */
#define BCHP_ENET_TOP_RX_DROP                    0x000802bc /* The total number of packets which experienced an overrun (RX). */
#define BCHP_ENET_TOP_RX_CRC_ALIGN               0x000802c0 /* Packets with a bad crc or odd number of nibbles.	RX */
#define BCHP_ENET_TOP_RX_UND                     0x000802c4 /* Packets with length < 64 with a good crc	RX */
#define BCHP_ENET_TOP_RX_CRC                     0x000802c8 /* Packets with receive CRC errors	RX */
#define BCHP_ENET_TOP_RX_ALIGN                   0x000802cc /* The total number of frames that are not an integral number of bytes and do not pass the FCS check.	RX */
#define BCHP_ENET_TOP_RX_SYM                     0x000802d0 /* RXER occurs while CRS is asserted.	RX */
#define BCHP_ENET_TOP_RX_PAUS                    0x000802d4 /* MAC control frames with Pause opcode.	RX */
#define BCHP_ENET_TOP_RX_CNTRL                   0x000802d8 /* MAC control frames without Pause opcode.	RX */
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG            0x00082400 /* IUDMA Controller Configuration Register */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_LO   0x00082404 /* IUDMA Ch 1 Flow Control Threshold Lo Register */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_HI   0x00082408 /* IUDMA Ch 1 Flow Control Threshold Hi Register */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC       0x0008240c /* IUDMA Ch 1 Flow Control Allocation Register */
#define BCHP_ENET_TOP_IUDMA_ENET_REV             0x00082410 /* Enet Block Revision Register */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL          0x00082414 /* Enet Block Test Control Register */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS     0x00082418 /* Enet Block PCI Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK     0x0008241c /* Enet Block PCI Interrupt Mask Register */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS     0x00082420 /* Enet Block MIPS R5K Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK     0x00082424 /* Enet Block MIPS R5K Interrupt Mask Register */
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL             0x00082428 /* IUDMA Diag Control Register */
#define BCHP_ENET_TOP_IUDMA_DIAG_RDBK            0x0008242c /* IUDMA Diag Readback Register */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL              0x00082500 /* IUDMA Ch 0 Control Register */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS          0x00082504 /* IUDMA Ch 0 Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK          0x00082508 /* IUDMA Ch 0 Interrupt Mask Register */
#define BCHP_ENET_TOP_IUDMA_CH0_MAX_BURST        0x0008250c /* IUDMA Ch 0 Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_CH0_BASE_DESC_PTR    0x00082510 /* IUDMA Ch 0 Base Descriptor Pointer Register */
#define BCHP_ENET_TOP_IUDMA_CH0_DESC_OFFSET      0x00082514 /* IUDMA Ch 0 Descriptor Offset Register */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL              0x00082580 /* IUDMA Ch 1 Control Register */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS          0x00082584 /* IUDMA Ch 1 Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK          0x00082588 /* IUDMA Ch 1 Interrupt Mask Register */
#define BCHP_ENET_TOP_IUDMA_CH1_MAX_BURST        0x0008258c /* IUDMA Ch 1 Interrupt Status Register */
#define BCHP_ENET_TOP_IUDMA_CH1_BASE_DESC_PTR    0x00082590 /* IUDMA Ch 1 Base Descriptor Pointer Register */
#define BCHP_ENET_TOP_IUDMA_CH1_DESC_OFFSET      0x00082594 /* IUDMA Ch 1 Descriptor Offset Register */
#define BCHP_ENET_TOP_SUB_CTL                    0x00083400 /* Enet Block SCB Control Register */
#define BCHP_ENET_TOP_SUB_XFER_SIZE              0x00083404 /* Enet Block SCB Transfer Size Register */
#define BCHP_ENET_TOP_SUB_IRQ_MSK_STS            0x00083408 /* Enet Block SCB Interrupt Mask Status Register */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS            0x0008340c /* Enet Block SCB Error Mask Status Register */
#define BCHP_ENET_TOP_SUB_DIAG_CTL               0x00083410 /* Enet Block SCB Diag Control Register */
#define BCHP_ENET_TOP_SUB_DIAG                   0x00083414 /* Enet Block SCB Diag Register */
#define BCHP_ENET_TOP_SUB_RT_TX_CTL              0x00083450 /* Enet Block SCB Real Time Transmit Control Register */
#define BCHP_ENET_TOP_SUB_RT_RX_CTL              0x00083454 /* Enet Block SCB Real Time Receive Control Register */
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL            0x00083470 /* Enet Block SCB Request to Ack Control Register */
#define BCHP_ENET_TOP_SUB_REQ2ACK_TIM_OUT        0x00083474 /* Enet Block SCB Request to Ack Timeout Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQ2ACK_TIM  0x000834d0 /* Enet Block SCB Total Real Time Transmit Request to Ack Time Register */
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_REQ2ACK_TIM  0x000834d4 /* Enet Block SCB Max Real Time Transmit Request to Ack Time Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_ACK2DON_TIM  0x000834d8 /* Enet Block SCB Total Real Time Transmit Ack to Done Time Register */
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_ACK2DON_TIM  0x000834dc /* Enet Block SCB Max Real Time Transmit Ack to Done Time Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQS         0x000834e0 /* Enet Block SCB Total Real Time Transmit Requests Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQ2ACK_TIM  0x000834e4 /* Enet Block SCB Total Real Time Receive Request to Ack Time Register */
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_REQ2ACK_TIM  0x000834e8 /* Enet Block SCB Max Real Time Receive Request to Ack Time Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_ACK2DON_TIM  0x000834ec /* Enet Block SCB Total Real Time Receive Ack to Done Time Register */
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_ACK2DON_TIM  0x000834f0 /* Enet Block SCB Max Real Time Receive Ack to Done Time Register */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQS         0x000834f4 /* Enet Block SCB Total Real Time Receive Requests Register */

/***************************************************************************
 *RX_CONFIG - Receiver Configuration Register
 ***************************************************************************/
/* ENET_TOP :: RX_CONFIG :: reserved0 [31:09] */
#define BCHP_ENET_TOP_RX_CONFIG_reserved0_MASK                     0xfffffe00
#define BCHP_ENET_TOP_RX_CONFIG_reserved0_SHIFT                    9

/* ENET_TOP :: RX_CONFIG :: AGR_DMA [08:08] */
#define BCHP_ENET_TOP_RX_CONFIG_AGR_DMA_MASK                       0x00000100
#define BCHP_ENET_TOP_RX_CONFIG_AGR_DMA_SHIFT                      8

/* ENET_TOP :: RX_CONFIG :: PM_REJ [07:07] */
#define BCHP_ENET_TOP_RX_CONFIG_PM_REJ_MASK                        0x00000080
#define BCHP_ENET_TOP_RX_CONFIG_PM_REJ_SHIFT                       7

/* ENET_TOP :: RX_CONFIG :: UNIFLOW [06:06] */
#define BCHP_ENET_TOP_RX_CONFIG_UNIFLOW_MASK                       0x00000040
#define BCHP_ENET_TOP_RX_CONFIG_UNIFLOW_SHIFT                      6

/* ENET_TOP :: RX_CONFIG :: ENFLOW [05:05] */
#define BCHP_ENET_TOP_RX_CONFIG_ENFLOW_MASK                        0x00000020
#define BCHP_ENET_TOP_RX_CONFIG_ENFLOW_SHIFT                       5

/* ENET_TOP :: RX_CONFIG :: LPBK [04:04] */
#define BCHP_ENET_TOP_RX_CONFIG_LPBK_MASK                          0x00000010
#define BCHP_ENET_TOP_RX_CONFIG_LPBK_SHIFT                         4

/* ENET_TOP :: RX_CONFIG :: PROM [03:03] */
#define BCHP_ENET_TOP_RX_CONFIG_PROM_MASK                          0x00000008
#define BCHP_ENET_TOP_RX_CONFIG_PROM_SHIFT                         3

/* ENET_TOP :: RX_CONFIG :: RDT [02:02] */
#define BCHP_ENET_TOP_RX_CONFIG_RDT_MASK                           0x00000004
#define BCHP_ENET_TOP_RX_CONFIG_RDT_SHIFT                          2

/* ENET_TOP :: RX_CONFIG :: ACC_MULT [01:01] */
#define BCHP_ENET_TOP_RX_CONFIG_ACC_MULT_MASK                      0x00000002
#define BCHP_ENET_TOP_RX_CONFIG_ACC_MULT_SHIFT                     1

/* ENET_TOP :: RX_CONFIG :: DIS_B [00:00] */
#define BCHP_ENET_TOP_RX_CONFIG_DIS_B_MASK                         0x00000001
#define BCHP_ENET_TOP_RX_CONFIG_DIS_B_SHIFT                        0

/***************************************************************************
 *RX_LENGTH - Receive Maximum Length Register
 ***************************************************************************/
/* ENET_TOP :: RX_LENGTH :: reserved0 [31:11] */
#define BCHP_ENET_TOP_RX_LENGTH_reserved0_MASK                     0xfffff800
#define BCHP_ENET_TOP_RX_LENGTH_reserved0_SHIFT                    11

/* ENET_TOP :: RX_LENGTH :: RML [10:00] */
#define BCHP_ENET_TOP_RX_LENGTH_RML_MASK                           0x000007ff
#define BCHP_ENET_TOP_RX_LENGTH_RML_SHIFT                          0

/***************************************************************************
 *MaxLength - Transmit Maximum Length Register
 ***************************************************************************/
/* ENET_TOP :: MaxLength :: reserved0 [31:11] */
#define BCHP_ENET_TOP_MaxLength_reserved0_MASK                     0xfffff800
#define BCHP_ENET_TOP_MaxLength_reserved0_SHIFT                    11

/* ENET_TOP :: MaxLength :: TML [10:00] */
#define BCHP_ENET_TOP_MaxLength_TML_MASK                           0x000007ff
#define BCHP_ENET_TOP_MaxLength_TML_SHIFT                          0

/***************************************************************************
 *MII_S_C - MII Status/Control Register
 ***************************************************************************/
/* ENET_TOP :: MII_S_C :: IDLE_N [31:31] */
#define BCHP_ENET_TOP_MII_S_C_IDLE_N_MASK                          0x80000000
#define BCHP_ENET_TOP_MII_S_C_IDLE_N_SHIFT                         31

/* ENET_TOP :: MII_S_C :: reserved0 [30:08] */
#define BCHP_ENET_TOP_MII_S_C_reserved0_MASK                       0x7fffff00
#define BCHP_ENET_TOP_MII_S_C_reserved0_SHIFT                      8

/* ENET_TOP :: MII_S_C :: PRE_EN [07:07] */
#define BCHP_ENET_TOP_MII_S_C_PRE_EN_MASK                          0x00000080
#define BCHP_ENET_TOP_MII_S_C_PRE_EN_SHIFT                         7

/* ENET_TOP :: MII_S_C :: MDC [06:00] */
#define BCHP_ENET_TOP_MII_S_C_MDC_MASK                             0x0000007f
#define BCHP_ENET_TOP_MII_S_C_MDC_SHIFT                            0

/***************************************************************************
 *MII_DATA - MII Data Register
 ***************************************************************************/
/* ENET_TOP :: MII_DATA :: SB [31:30] */
#define BCHP_ENET_TOP_MII_DATA_SB_MASK                             0xc0000000
#define BCHP_ENET_TOP_MII_DATA_SB_SHIFT                            30

/* ENET_TOP :: MII_DATA :: OP [29:28] */
#define BCHP_ENET_TOP_MII_DATA_OP_MASK                             0x30000000
#define BCHP_ENET_TOP_MII_DATA_OP_SHIFT                            28

/* ENET_TOP :: MII_DATA :: PMD [27:23] */
#define BCHP_ENET_TOP_MII_DATA_PMD_MASK                            0x0f800000
#define BCHP_ENET_TOP_MII_DATA_PMD_SHIFT                           23

/* ENET_TOP :: MII_DATA :: RA [22:18] */
#define BCHP_ENET_TOP_MII_DATA_RA_MASK                             0x007c0000
#define BCHP_ENET_TOP_MII_DATA_RA_SHIFT                            18

/* ENET_TOP :: MII_DATA :: TA [17:16] */
#define BCHP_ENET_TOP_MII_DATA_TA_MASK                             0x00030000
#define BCHP_ENET_TOP_MII_DATA_TA_SHIFT                            16

/* ENET_TOP :: MII_DATA :: Data [15:00] */
#define BCHP_ENET_TOP_MII_DATA_Data_MASK                           0x0000ffff
#define BCHP_ENET_TOP_MII_DATA_Data_SHIFT                          0

/***************************************************************************
 *EMAC_MASK - Ethernet Interrupt Mask Register
 ***************************************************************************/
/* ENET_TOP :: EMAC_MASK :: reserved0 [31:03] */
#define BCHP_ENET_TOP_EMAC_MASK_reserved0_MASK                     0xfffffff8
#define BCHP_ENET_TOP_EMAC_MASK_reserved0_SHIFT                    3

/* ENET_TOP :: EMAC_MASK :: flow_mask [02:02] */
#define BCHP_ENET_TOP_EMAC_MASK_flow_mask_MASK                     0x00000004
#define BCHP_ENET_TOP_EMAC_MASK_flow_mask_SHIFT                    2

/* ENET_TOP :: EMAC_MASK :: mib_mask [01:01] */
#define BCHP_ENET_TOP_EMAC_MASK_mib_mask_MASK                      0x00000002
#define BCHP_ENET_TOP_EMAC_MASK_mib_mask_SHIFT                     1

/* ENET_TOP :: EMAC_MASK :: mii_mask [00:00] */
#define BCHP_ENET_TOP_EMAC_MASK_mii_mask_MASK                      0x00000001
#define BCHP_ENET_TOP_EMAC_MASK_mii_mask_SHIFT                     0

/***************************************************************************
 *EMAC_INT - Ethernet Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: EMAC_INT :: reserved0 [31:03] */
#define BCHP_ENET_TOP_EMAC_INT_reserved0_MASK                      0xfffffff8
#define BCHP_ENET_TOP_EMAC_INT_reserved0_SHIFT                     3

/* ENET_TOP :: EMAC_INT :: flow_int [02:02] */
#define BCHP_ENET_TOP_EMAC_INT_flow_int_MASK                       0x00000004
#define BCHP_ENET_TOP_EMAC_INT_flow_int_SHIFT                      2

/* ENET_TOP :: EMAC_INT :: mib_int [01:01] */
#define BCHP_ENET_TOP_EMAC_INT_mib_int_MASK                        0x00000002
#define BCHP_ENET_TOP_EMAC_INT_mib_int_SHIFT                       1

/* ENET_TOP :: EMAC_INT :: mii_int [00:00] */
#define BCHP_ENET_TOP_EMAC_INT_mii_int_MASK                        0x00000001
#define BCHP_ENET_TOP_EMAC_INT_mii_int_SHIFT                       0

/***************************************************************************
 *Control - Ethernet Control Register Bit Definitions
 ***************************************************************************/
/* ENET_TOP :: Control :: reserved0 [31:04] */
#define BCHP_ENET_TOP_Control_reserved0_MASK                       0xfffffff0
#define BCHP_ENET_TOP_Control_reserved0_SHIFT                      4

/* ENET_TOP :: Control :: EP [03:03] */
#define BCHP_ENET_TOP_Control_EP_MASK                              0x00000008
#define BCHP_ENET_TOP_Control_EP_SHIFT                             3

/* ENET_TOP :: Control :: reserved1 [02:02] */
#define BCHP_ENET_TOP_Control_reserved1_MASK                       0x00000004
#define BCHP_ENET_TOP_Control_reserved1_SHIFT                      2

/* ENET_TOP :: Control :: ED [01:01] */
#define BCHP_ENET_TOP_Control_ED_MASK                              0x00000002
#define BCHP_ENET_TOP_Control_ED_SHIFT                             1

/* ENET_TOP :: Control :: EE [00:00] */
#define BCHP_ENET_TOP_Control_EE_MASK                              0x00000001
#define BCHP_ENET_TOP_Control_EE_SHIFT                             0

/***************************************************************************
 *Xmit_Control - Transmit Control Register
 ***************************************************************************/
/* ENET_TOP :: Xmit_Control :: reserved0 [31:04] */
#define BCHP_ENET_TOP_Xmit_Control_reserved0_MASK                  0xfffffff0
#define BCHP_ENET_TOP_Xmit_Control_reserved0_SHIFT                 4

/* ENET_TOP :: Xmit_Control :: SS [03:03] */
#define BCHP_ENET_TOP_Xmit_Control_SS_MASK                         0x00000008
#define BCHP_ENET_TOP_Xmit_Control_SS_SHIFT                        3

/* ENET_TOP :: Xmit_Control :: SB [02:02] */
#define BCHP_ENET_TOP_Xmit_Control_SB_MASK                         0x00000004
#define BCHP_ENET_TOP_Xmit_Control_SB_SHIFT                        2

/* ENET_TOP :: Xmit_Control :: FM [01:01] */
#define BCHP_ENET_TOP_Xmit_Control_FM_MASK                         0x00000002
#define BCHP_ENET_TOP_Xmit_Control_FM_SHIFT                        1

/* ENET_TOP :: Xmit_Control :: FD [00:00] */
#define BCHP_ENET_TOP_Xmit_Control_FD_MASK                         0x00000001
#define BCHP_ENET_TOP_Xmit_Control_FD_SHIFT                        0

/***************************************************************************
 *Watermark - Transmit Watermark Register Bit Definitions
 ***************************************************************************/
/* ENET_TOP :: Watermark :: reserved0 [31:09] */
#define BCHP_ENET_TOP_Watermark_reserved0_MASK                     0xfffffe00
#define BCHP_ENET_TOP_Watermark_reserved0_SHIFT                    9

/* ENET_TOP :: Watermark :: WM [08:00] */
#define BCHP_ENET_TOP_Watermark_WM_MASK                            0x000001ff
#define BCHP_ENET_TOP_Watermark_WM_SHIFT                           0

/***************************************************************************
 *MIB_CNTRL - MIB Control Register Bit Definitions
 ***************************************************************************/
/* ENET_TOP :: MIB_CNTRL :: reserved0 [31:01] */
#define BCHP_ENET_TOP_MIB_CNTRL_reserved0_MASK                     0xfffffffe
#define BCHP_ENET_TOP_MIB_CNTRL_reserved0_SHIFT                    1

/* ENET_TOP :: MIB_CNTRL :: RO [00:00] */
#define BCHP_ENET_TOP_MIB_CNTRL_RO_MASK                            0x00000001
#define BCHP_ENET_TOP_MIB_CNTRL_RO_SHIFT                           0

/***************************************************************************
 *MEM_TM_CNTRL - Dual Port Memories Test Mode Control Register Bit Definitions
 ***************************************************************************/
/* ENET_TOP :: MEM_TM_CNTRL :: reserved0 [31:16] */
#define BCHP_ENET_TOP_MEM_TM_CNTRL_reserved0_MASK                  0xffff0000
#define BCHP_ENET_TOP_MEM_TM_CNTRL_reserved0_SHIFT                 16

/* ENET_TOP :: MEM_TM_CNTRL :: TMB_1 [15:12] */
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMB_1_MASK                      0x0000f000
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMB_1_SHIFT                     12

/* ENET_TOP :: MEM_TM_CNTRL :: TMB_0 [11:08] */
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMB_0_MASK                      0x00000f00
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMB_0_SHIFT                     8

/* ENET_TOP :: MEM_TM_CNTRL :: TMA_1 [07:04] */
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMA_1_MASK                      0x000000f0
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMA_1_SHIFT                     4

/* ENET_TOP :: MEM_TM_CNTRL :: TMA_0 [03:00] */
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMA_0_MASK                      0x0000000f
#define BCHP_ENET_TOP_MEM_TM_CNTRL_TMA_0_SHIFT                     0

/***************************************************************************
 *RX_TEST - EMAC RX Test Register
 ***************************************************************************/
/* ENET_TOP :: RX_TEST :: reserved0 [31:08] */
#define BCHP_ENET_TOP_RX_TEST_reserved0_MASK                       0xffffff00
#define BCHP_ENET_TOP_RX_TEST_reserved0_SHIFT                      8

/* ENET_TOP :: RX_TEST :: EMAC_PHY_TEST [07:07] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_PHY_TEST_MASK                   0x00000080
#define BCHP_ENET_TOP_RX_TEST_EMAC_PHY_TEST_SHIFT                  7

/* ENET_TOP :: RX_TEST :: EMAC_MII_OBS [06:06] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_MII_OBS_MASK                    0x00000040
#define BCHP_ENET_TOP_RX_TEST_EMAC_MII_OBS_SHIFT                   6

/* ENET_TOP :: RX_TEST :: EMAC_MIB_OVERFLOW [05:05] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_MIB_OVERFLOW_MASK               0x00000020
#define BCHP_ENET_TOP_RX_TEST_EMAC_MIB_OVERFLOW_SHIFT              5

/* ENET_TOP :: RX_TEST :: EMAC_INT [04:04] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_INT_MASK                        0x00000010
#define BCHP_ENET_TOP_RX_TEST_EMAC_INT_SHIFT                       4

/* ENET_TOP :: RX_TEST :: EMAC_RX_TEST_RSVD [03:03] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_RX_TEST_RSVD_MASK               0x00000008
#define BCHP_ENET_TOP_RX_TEST_EMAC_RX_TEST_RSVD_SHIFT              3

/* ENET_TOP :: RX_TEST :: EMAC_TEST_CAM [02:02] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_TEST_CAM_MASK                   0x00000004
#define BCHP_ENET_TOP_RX_TEST_EMAC_TEST_CAM_SHIFT                  2

/* ENET_TOP :: RX_TEST :: EMAC_SMSLOT [01:01] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_SMSLOT_MASK                     0x00000002
#define BCHP_ENET_TOP_RX_TEST_EMAC_SMSLOT_SHIFT                    1

/* ENET_TOP :: RX_TEST :: EMAC_DEBUG_RXFIFO [00:00] */
#define BCHP_ENET_TOP_RX_TEST_EMAC_DEBUG_RXFIFO_MASK               0x00000001
#define BCHP_ENET_TOP_RX_TEST_EMAC_DEBUG_RXFIFO_SHIFT              0

/***************************************************************************
 *GPIO - EMAC RX Test Register
 ***************************************************************************/
/* ENET_TOP :: GPIO :: reserved0 [31:08] */
#define BCHP_ENET_TOP_GPIO_reserved0_MASK                          0xffffff00
#define BCHP_ENET_TOP_GPIO_reserved0_SHIFT                         8

/* ENET_TOP :: GPIO :: VALUE [07:00] */
#define BCHP_ENET_TOP_GPIO_VALUE_MASK                              0x000000ff
#define BCHP_ENET_TOP_GPIO_VALUE_SHIFT                             0

/***************************************************************************
 *PM0_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM0_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM0_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM0_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM0_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM0_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM0_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM0_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM0_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM0_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM0_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM0_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM0_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM0_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM1_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM1_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM1_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM1_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM1_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM1_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM1_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM1_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM1_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM1_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM1_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM1_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM1_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM1_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM2_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM2_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM2_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM2_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM2_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM2_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM2_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM2_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM2_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM2_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM2_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM2_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM2_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM2_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM3_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM3_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM3_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM3_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM3_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM3_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM3_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM3_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM3_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM3_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM3_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM3_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM3_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM3_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM4_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM4_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM4_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM4_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM4_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM4_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM4_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM4_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM4_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM4_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM4_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM4_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM4_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM4_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM5_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM5_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM5_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM5_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM5_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM5_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM5_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM5_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM5_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM5_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM5_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM5_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM5_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM5_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM6_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM6_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM6_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM6_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM6_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM6_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM6_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM6_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM6_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM6_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM6_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM6_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM6_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM6_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *PM7_DATA_L - Perfect Match Data_L Registers
 ***************************************************************************/
/* ENET_TOP :: PM7_DATA_L :: PM_DATA_L [31:00] */
#define BCHP_ENET_TOP_PM7_DATA_L_PM_DATA_L_MASK                    0xffffffff
#define BCHP_ENET_TOP_PM7_DATA_L_PM_DATA_L_SHIFT                   0

/***************************************************************************
 *PM7_DATA_H - Perfect Match Data_H Registers
 ***************************************************************************/
/* ENET_TOP :: PM7_DATA_H :: reserved0 [31:17] */
#define BCHP_ENET_TOP_PM7_DATA_H_reserved0_MASK                    0xfffe0000
#define BCHP_ENET_TOP_PM7_DATA_H_reserved0_SHIFT                   17

/* ENET_TOP :: PM7_DATA_H :: PM_VALID [16:16] */
#define BCHP_ENET_TOP_PM7_DATA_H_PM_VALID_MASK                     0x00010000
#define BCHP_ENET_TOP_PM7_DATA_H_PM_VALID_SHIFT                    16

/* ENET_TOP :: PM7_DATA_H :: PM_DATA_H [15:00] */
#define BCHP_ENET_TOP_PM7_DATA_H_PM_DATA_H_MASK                    0x0000ffff
#define BCHP_ENET_TOP_PM7_DATA_H_PM_DATA_H_SHIFT                   0

/***************************************************************************
 *TX_GD_OCTETS - The total number of octets transmitted in good packets	TX
 ***************************************************************************/
/* ENET_TOP :: TX_GD_OCTETS :: aOctetsTransmittedOK [31:00] */
#define BCHP_ENET_TOP_TX_GD_OCTETS_aOctetsTransmittedOK_MASK       0xffffffff
#define BCHP_ENET_TOP_TX_GD_OCTETS_aOctetsTransmittedOK_SHIFT      0

/***************************************************************************
 *TX_GD_PKTS - The total number of frames that are successfully transmitted.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_GD_PKTS :: aFramesTransmittedOK [31:00] */
#define BCHP_ENET_TOP_TX_GD_PKTS_aFramesTransmittedOK_MASK         0xffffffff
#define BCHP_ENET_TOP_TX_GD_PKTS_aFramesTransmittedOK_SHIFT        0

/***************************************************************************
 *TX_ALL_OCT - All octets transmitted to the network. (Excludes preamble and SFD bits, includes FCS octets)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_ALL_OCT :: tx_etherStatsOctets [31:00] */
#define BCHP_ENET_TOP_TX_ALL_OCT_tx_etherStatsOctets_MASK          0xffffffff
#define BCHP_ENET_TOP_TX_ALL_OCT_tx_etherStatsOctets_SHIFT         0

/***************************************************************************
 *TX_ALL_PKTS - All packets transmitted, good or bad.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_ALL_PKTS :: tx_etherStatsPackets [31:00] */
#define BCHP_ENET_TOP_TX_ALL_PKTS_tx_etherStatsPackets_MASK        0xffffffff
#define BCHP_ENET_TOP_TX_ALL_PKTS_tx_etherStatsPackets_SHIFT       0

/***************************************************************************
 *TX_BRDCAST - Good broadcast packets, not including multicast packets	TX
 ***************************************************************************/
/* ENET_TOP :: TX_BRDCAST :: tx_etherStatsBroadcastPkts [31:00] */
#define BCHP_ENET_TOP_TX_BRDCAST_tx_etherStatsBroadcastPkts_MASK   0xffffffff
#define BCHP_ENET_TOP_TX_BRDCAST_tx_etherStatsBroadcastPkts_SHIFT  0

/***************************************************************************
 *TX_MULT - Good multicast packets	TX
 ***************************************************************************/
/* ENET_TOP :: TX_MULT :: tx_etherStatsMuticastPkts [31:00] */
#define BCHP_ENET_TOP_TX_MULT_tx_etherStatsMuticastPkts_MASK       0xffffffff
#define BCHP_ENET_TOP_TX_MULT_tx_etherStatsMuticastPkts_SHIFT      0

/***************************************************************************
 *TX_64 - Good or bad packets 64 bytes in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_64 :: tx_etherStatsPkts64Octets [31:00] */
#define BCHP_ENET_TOP_TX_64_tx_etherStatsPkts64Octets_MASK         0xffffffff
#define BCHP_ENET_TOP_TX_64_tx_etherStatsPkts64Octets_SHIFT        0

/***************************************************************************
 *TX_65_127 - Good or bad packets between 65 and 127 bytes, inclusive, in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_65_127 :: tx_etherStatsPkts65to127Octets [31:00] */
#define BCHP_ENET_TOP_TX_65_127_tx_etherStatsPkts65to127Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_65_127_tx_etherStatsPkts65to127Octets_SHIFT 0

/***************************************************************************
 *TX_128_255 - Good or bad packets between 128 and 255 bytes, inclusive, in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_128_255 :: tx_etherStatsPkts128to255Octets [31:00] */
#define BCHP_ENET_TOP_TX_128_255_tx_etherStatsPkts128to255Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_128_255_tx_etherStatsPkts128to255Octets_SHIFT 0

/***************************************************************************
 *TX_256_511 - Good or bad packets between 256 and 511 bytes, inclusive, in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_256_511 :: tx_etherStatsPkts256to511Octets [31:00] */
#define BCHP_ENET_TOP_TX_256_511_tx_etherStatsPkts256to511Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_256_511_tx_etherStatsPkts256to511Octets_SHIFT 0

/***************************************************************************
 *TX_512_1023 - Good or bad packets between 512 and 1023 bytes, inclusive, in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_512_1023 :: tx_etherStatsPkts512to1023Octets [31:00] */
#define BCHP_ENET_TOP_TX_512_1023_tx_etherStatsPkts512to1023Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_512_1023_tx_etherStatsPkts512to1023Octets_SHIFT 0

/***************************************************************************
 *TX_1024_MAX - Good or bad packets between 1024 and TX_MAX_LEN bytes, inclusive, in length (Excluding preamble)	TX
 ***************************************************************************/
/* ENET_TOP :: TX_1024_MAX :: tx_etherStatsPkts1024to1518Octets [31:00] */
#define BCHP_ENET_TOP_TX_1024_MAX_tx_etherStatsPkts1024to1518Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_1024_MAX_tx_etherStatsPkts1024to1518Octets_SHIFT 0

/***************************************************************************
 *TX_JAB - Packets with length > TX_MAX_LEN and a bad crc.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_JAB :: tx_etherStatsJabbers [31:00] */
#define BCHP_ENET_TOP_TX_JAB_tx_etherStatsJabbers_MASK             0xffffffff
#define BCHP_ENET_TOP_TX_JAB_tx_etherStatsJabbers_SHIFT            0

/***************************************************************************
 *TX_OVR - Packets with length > TX_MAX_LEN and a good crc.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_OVR :: tx_etherStatsOversizePkts [31:00] */
#define BCHP_ENET_TOP_TX_OVR_tx_etherStatsOversizePkts_MASK        0xffffffff
#define BCHP_ENET_TOP_TX_OVR_tx_etherStatsOversizePkts_SHIFT       0

/***************************************************************************
 *TX_FRG - Packets with length < 64 and a bad crc	TX
 ***************************************************************************/
/* ENET_TOP :: TX_FRG :: tx_etherStatsFragments [31:00] */
#define BCHP_ENET_TOP_TX_FRG_tx_etherStatsFragments_MASK           0xffffffff
#define BCHP_ENET_TOP_TX_FRG_tx_etherStatsFragments_SHIFT          0

/***************************************************************************
 *TX_UNDERRUN - Packets with a transmit FIFO underflow	TX
 ***************************************************************************/
/* ENET_TOP :: TX_UNDERRUN :: dot3StatsInternalMACTransmitErrors [31:00] */
#define BCHP_ENET_TOP_TX_UNDERRUN_dot3StatsInternalMACTransmitErrors_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_UNDERRUN_dot3StatsInternalMACTransmitErrors_SHIFT 0

/***************************************************************************
 *TX_COL - The total number of collisions seen by this transmitter	TX
 ***************************************************************************/
/* ENET_TOP :: TX_COL :: tx_etherStatsCollisions [31:00] */
#define BCHP_ENET_TOP_TX_COL_tx_etherStatsCollisions_MASK          0xffffffff
#define BCHP_ENET_TOP_TX_COL_tx_etherStatsCollisions_SHIFT         0

/***************************************************************************
 *TX_1_COL - Packets transmitted successfully with only 1 collision.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_1_COL :: dot3StatsSingleCollisionFrames [31:00] */
#define BCHP_ENET_TOP_TX_1_COL_dot3StatsSingleCollisionFrames_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_1_COL_dot3StatsSingleCollisionFrames_SHIFT 0

/***************************************************************************
 *TX_M_COL - Packets transmitted with more than 1 collision.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_M_COL :: dot3StatsMultCollisionFrames [31:00] */
#define BCHP_ENET_TOP_TX_M_COL_dot3StatsMultCollisionFrames_MASK   0xffffffff
#define BCHP_ENET_TOP_TX_M_COL_dot3StatsMultCollisionFrames_SHIFT  0

/***************************************************************************
 *TX_EX_COL - Packets which attempted more than 15 retrys and failed.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_EX_COL :: dot3StatsExcessiveCollissions [31:00] */
#define BCHP_ENET_TOP_TX_EX_COL_dot3StatsExcessiveCollissions_MASK 0xffffffff
#define BCHP_ENET_TOP_TX_EX_COL_dot3StatsExcessiveCollissions_SHIFT 0

/***************************************************************************
 *TX_LATE - Number of times a collision occurred after 512 bit times.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_LATE :: dot3StatsLateCollisions [31:00] */
#define BCHP_ENET_TOP_TX_LATE_dot3StatsLateCollisions_MASK         0xffffffff
#define BCHP_ENET_TOP_TX_LATE_dot3StatsLateCollisions_SHIFT        0

/***************************************************************************
 *TX_DEF - The count of frames whose transmission was delayed on its first attempt because the network was busy.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_DEF :: dot3DeferredTransmissions [31:00] */
#define BCHP_ENET_TOP_TX_DEF_dot3DeferredTransmissions_MASK        0xffffffff
#define BCHP_ENET_TOP_TX_DEF_dot3DeferredTransmissions_SHIFT       0

/***************************************************************************
 *TX_CRS - Number of times CRS is lost or never asserted when transmitting a frame.	TX
 ***************************************************************************/
/* ENET_TOP :: TX_CRS :: dot3StatsCarrierSenseErrors [31:00] */
#define BCHP_ENET_TOP_TX_CRS_dot3StatsCarrierSenseErrors_MASK      0xffffffff
#define BCHP_ENET_TOP_TX_CRS_dot3StatsCarrierSenseErrors_SHIFT     0

/***************************************************************************
 *TX_PAUS - MAC control frames with Pause opcode transmitted	TX
 ***************************************************************************/
/* ENET_TOP :: TX_PAUS :: aPauseMACControlFramesX [31:00] */
#define BCHP_ENET_TOP_TX_PAUS_aPauseMACControlFramesX_MASK         0xffffffff
#define BCHP_ENET_TOP_TX_PAUS_aPauseMACControlFramesX_SHIFT        0

/***************************************************************************
 *RX_GD_OCTETS - The total number of octets received in good packets	RX
 ***************************************************************************/
/* ENET_TOP :: RX_GD_OCTETS :: aOctetsTransmittedOK [31:00] */
#define BCHP_ENET_TOP_RX_GD_OCTETS_aOctetsTransmittedOK_MASK       0xffffffff
#define BCHP_ENET_TOP_RX_GD_OCTETS_aOctetsTransmittedOK_SHIFT      0

/***************************************************************************
 *RX_GD_PKTS - The total number of frames that are successfully received.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_GD_PKTS :: aFramesReceivedOK [31:00] */
#define BCHP_ENET_TOP_RX_GD_PKTS_aFramesReceivedOK_MASK            0xffffffff
#define BCHP_ENET_TOP_RX_GD_PKTS_aFramesReceivedOK_SHIFT           0

/***************************************************************************
 *RX_ALL_OCT - Octets received from the network, including those in bad packets. (Excludes preamble and SFD bits, includes FCS octets)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_ALL_OCT :: rx_etherStatsOctets [31:00] */
#define BCHP_ENET_TOP_RX_ALL_OCT_rx_etherStatsOctets_MASK          0xffffffff
#define BCHP_ENET_TOP_RX_ALL_OCT_rx_etherStatsOctets_SHIFT         0

/***************************************************************************
 *RX_ALL_PKTS - Good or bad packets received.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_ALL_PKTS :: rx_etherStatsPackets [31:00] */
#define BCHP_ENET_TOP_RX_ALL_PKTS_rx_etherStatsPackets_MASK        0xffffffff
#define BCHP_ENET_TOP_RX_ALL_PKTS_rx_etherStatsPackets_SHIFT       0

/***************************************************************************
 *RX_BRDCAST - Broadcast packets received with a good crc. (Excludes multicast packets)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_BRDCAST :: rx_etherStatsBroadcastPkts [31:00] */
#define BCHP_ENET_TOP_RX_BRDCAST_rx_etherStatsBroadcastPkts_MASK   0xffffffff
#define BCHP_ENET_TOP_RX_BRDCAST_rx_etherStatsBroadcastPkts_SHIFT  0

/***************************************************************************
 *RX_MULT - Multicast packets received with a good crc.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_MULT :: rx_etherStatsMuticastPkts [31:00] */
#define BCHP_ENET_TOP_RX_MULT_rx_etherStatsMuticastPkts_MASK       0xffffffff
#define BCHP_ENET_TOP_RX_MULT_rx_etherStatsMuticastPkts_SHIFT      0

/***************************************************************************
 *RX_64 - Good or bad packets 64 bytes in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_64 :: rx_etherStatsPkts64Octets [31:00] */
#define BCHP_ENET_TOP_RX_64_rx_etherStatsPkts64Octets_MASK         0xffffffff
#define BCHP_ENET_TOP_RX_64_rx_etherStatsPkts64Octets_SHIFT        0

/***************************************************************************
 *RX_65_127 - Good or bad packets between 65 and 127 bytes, inclusive, in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_65_127 :: rx_etherStatsPkts65to127Octets [31:00] */
#define BCHP_ENET_TOP_RX_65_127_rx_etherStatsPkts65to127Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_65_127_rx_etherStatsPkts65to127Octets_SHIFT 0

/***************************************************************************
 *RX_128_255 - Good or bad packets between 128 and 255 bytes, inclusive, in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_128_255 :: rx_etherStatsPkts128to255Octets [31:00] */
#define BCHP_ENET_TOP_RX_128_255_rx_etherStatsPkts128to255Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_128_255_rx_etherStatsPkts128to255Octets_SHIFT 0

/***************************************************************************
 *RX_256_511 - Good or bad packets between 256 and 511 bytes, inclusive, in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_256_511 :: rx_etherStatsPkts256to511Octets [31:00] */
#define BCHP_ENET_TOP_RX_256_511_rx_etherStatsPkts256to511Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_256_511_rx_etherStatsPkts256to511Octets_SHIFT 0

/***************************************************************************
 *RX_512_1023 - Good or bad packets between 512 and 1023 bytes, inclusive, in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_512_1023 :: rx_etherStatsPkts512to1023Octets [31:00] */
#define BCHP_ENET_TOP_RX_512_1023_rx_etherStatsPkts512to1023Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_512_1023_rx_etherStatsPkts512to1023Octets_SHIFT 0

/***************************************************************************
 *RX_1024_MAX - Good or bad packets between 1024 and RX_LENGTH bytes, inclusive, in length (Excluding preamble)	RX
 ***************************************************************************/
/* ENET_TOP :: RX_1024_MAX :: rx_etherStatsPkts1024to1518Octets [31:00] */
#define BCHP_ENET_TOP_RX_1024_MAX_rx_etherStatsPkts1024to1518Octets_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_1024_MAX_rx_etherStatsPkts1024to1518Octets_SHIFT 0

/***************************************************************************
 *RX_JAB - Packets with length > 1536 and a bad crc	RX
 ***************************************************************************/
/* ENET_TOP :: RX_JAB :: rx_etherStatsJabbers [31:00] */
#define BCHP_ENET_TOP_RX_JAB_rx_etherStatsJabbers_MASK             0xffffffff
#define BCHP_ENET_TOP_RX_JAB_rx_etherStatsJabbers_SHIFT            0

/***************************************************************************
 *RX_OVR - Packets with length > RX_LENGTH and a good crc	RX
 ***************************************************************************/
/* ENET_TOP :: RX_OVR :: rx_etherStatsOversizePkts [31:00] */
#define BCHP_ENET_TOP_RX_OVR_rx_etherStatsOversizePkts_MASK        0xffffffff
#define BCHP_ENET_TOP_RX_OVR_rx_etherStatsOversizePkts_SHIFT       0

/***************************************************************************
 *RX_FRG - Packets with length < 64 and a bad crc	RX
 ***************************************************************************/
/* ENET_TOP :: RX_FRG :: rx_etherStatsFragments [31:00] */
#define BCHP_ENET_TOP_RX_FRG_rx_etherStatsFragments_MASK           0xffffffff
#define BCHP_ENET_TOP_RX_FRG_rx_etherStatsFragments_SHIFT          0

/***************************************************************************
 *RX_DROP - The total number of packets which experienced an overrun (RX).
 ***************************************************************************/
/* ENET_TOP :: RX_DROP :: rx_etherStatsDropEvents [31:00] */
#define BCHP_ENET_TOP_RX_DROP_rx_etherStatsDropEvents_MASK         0xffffffff
#define BCHP_ENET_TOP_RX_DROP_rx_etherStatsDropEvents_SHIFT        0

/***************************************************************************
 *RX_CRC_ALIGN - Packets with a bad crc or odd number of nibbles.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_CRC_ALIGN :: rx_etherStatsCRCAlignErrors [31:00] */
#define BCHP_ENET_TOP_RX_CRC_ALIGN_rx_etherStatsCRCAlignErrors_MASK 0xffffffff
#define BCHP_ENET_TOP_RX_CRC_ALIGN_rx_etherStatsCRCAlignErrors_SHIFT 0

/***************************************************************************
 *RX_UND - Packets with length < 64 with a good crc	RX
 ***************************************************************************/
/* ENET_TOP :: RX_UND :: rx_etherStatsUndersizePkts [31:00] */
#define BCHP_ENET_TOP_RX_UND_rx_etherStatsUndersizePkts_MASK       0xffffffff
#define BCHP_ENET_TOP_RX_UND_rx_etherStatsUndersizePkts_SHIFT      0

/***************************************************************************
 *RX_CRC - Packets with receive CRC errors	RX
 ***************************************************************************/
/* ENET_TOP :: RX_CRC :: dot3StatsFCSErrors [31:00] */
#define BCHP_ENET_TOP_RX_CRC_dot3StatsFCSErrors_MASK               0xffffffff
#define BCHP_ENET_TOP_RX_CRC_dot3StatsFCSErrors_SHIFT              0

/***************************************************************************
 *RX_ALIGN - The total number of frames that are not an integral number of bytes and do not pass the FCS check.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_ALIGN :: dot3StatsAlignmentErrors [31:00] */
#define BCHP_ENET_TOP_RX_ALIGN_dot3StatsAlignmentErrors_MASK       0xffffffff
#define BCHP_ENET_TOP_RX_ALIGN_dot3StatsAlignmentErrors_SHIFT      0

/***************************************************************************
 *RX_SYM - RXER occurs while CRS is asserted.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_SYM :: aSymbolErrorDuringCarrier [31:00] */
#define BCHP_ENET_TOP_RX_SYM_aSymbolErrorDuringCarrier_MASK        0xffffffff
#define BCHP_ENET_TOP_RX_SYM_aSymbolErrorDuringCarrier_SHIFT       0

/***************************************************************************
 *RX_PAUS - MAC control frames with Pause opcode.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_PAUS :: aPauseMACControlFramesRcvd [31:00] */
#define BCHP_ENET_TOP_RX_PAUS_aPauseMACControlFramesRcvd_MASK      0xffffffff
#define BCHP_ENET_TOP_RX_PAUS_aPauseMACControlFramesRcvd_SHIFT     0

/***************************************************************************
 *RX_CNTRL - MAC control frames without Pause opcode.	RX
 ***************************************************************************/
/* ENET_TOP :: RX_CNTRL :: aMACControlFramesRcvd [31:00] */
#define BCHP_ENET_TOP_RX_CNTRL_aMACControlFramesRcvd_MASK          0xffffffff
#define BCHP_ENET_TOP_RX_CNTRL_aMACControlFramesRcvd_SHIFT         0

/***************************************************************************
 *Descriptor%i - MAC Descriptor Word 0..255
 ***************************************************************************/
#define BCHP_ENET_TOP_Descriptori_ARRAY_BASE                       0x00082000
#define BCHP_ENET_TOP_Descriptori_ARRAY_START                      0
#define BCHP_ENET_TOP_Descriptori_ARRAY_END                        255
#define BCHP_ENET_TOP_Descriptori_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *Descriptor%i - MAC Descriptor Word 0..255
 ***************************************************************************/
/* ENET_TOP :: Descriptori :: memory_contents [31:00] */
#define BCHP_ENET_TOP_Descriptori_memory_contents_MASK             0xffffffff
#define BCHP_ENET_TOP_Descriptori_memory_contents_SHIFT            0


/***************************************************************************
 *IUDMA_CNTRL_CFG - IUDMA Controller Configuration Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CNTRL_CFG :: reserved0 [31:02] */
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_reserved0_MASK               0xfffffffc
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_reserved0_SHIFT              2

/* ENET_TOP :: IUDMA_CNTRL_CFG :: FCLowThr [01:01] */
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_FCLowThr_MASK                0x00000002
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_FCLowThr_SHIFT               1

/* ENET_TOP :: IUDMA_CNTRL_CFG :: iudma_en [00:00] */
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_iudma_en_MASK                0x00000001
#define BCHP_ENET_TOP_IUDMA_CNTRL_CFG_iudma_en_SHIFT               0

/***************************************************************************
 *IUDMA_CH1_FLOW_THRESH_LO - IUDMA Ch 1 Flow Control Threshold Lo Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_FLOW_THRESH_LO :: reserved0 [31:08] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_LO_reserved0_MASK      0xffffff00
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_LO_reserved0_SHIFT     8

/* ENET_TOP :: IUDMA_CH1_FLOW_THRESH_LO :: FlowC_Ch1_lo [07:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_LO_FlowC_Ch1_lo_MASK   0x000000ff
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_LO_FlowC_Ch1_lo_SHIFT  0

/***************************************************************************
 *IUDMA_CH1_FLOW_THRESH_HI - IUDMA Ch 1 Flow Control Threshold Hi Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_FLOW_THRESH_HI :: reserved0 [31:08] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_HI_reserved0_MASK      0xffffff00
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_HI_reserved0_SHIFT     8

/* ENET_TOP :: IUDMA_CH1_FLOW_THRESH_HI :: FlowC_Ch1_hi [07:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_HI_FlowC_Ch1_hi_MASK   0x000000ff
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_THRESH_HI_FlowC_Ch1_hi_SHIFT  0

/***************************************************************************
 *IUDMA_CH1_FLOW_ALLOC - IUDMA Ch 1 Flow Control Allocation Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_FLOW_ALLOC :: Force [31:31] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_Force_MASK              0x80000000
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_Force_SHIFT             31

/* ENET_TOP :: IUDMA_CH1_FLOW_ALLOC :: reserved0 [30:08] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_reserved0_MASK          0x7fffff00
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_reserved0_SHIFT         8

/* ENET_TOP :: IUDMA_CH1_FLOW_ALLOC :: BuffAlloc [07:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_BuffAlloc_MASK          0x000000ff
#define BCHP_ENET_TOP_IUDMA_CH1_FLOW_ALLOC_BuffAlloc_SHIFT         0

/***************************************************************************
 *IUDMA_ENET_REV - Enet Block Revision Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_REV :: reserved0 [31:16] */
#define BCHP_ENET_TOP_IUDMA_ENET_REV_reserved0_MASK                0xffff0000
#define BCHP_ENET_TOP_IUDMA_ENET_REV_reserved0_SHIFT               16

/* ENET_TOP :: IUDMA_ENET_REV :: ENET_REV [15:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_REV_ENET_REV_MASK                 0x0000ffff
#define BCHP_ENET_TOP_IUDMA_ENET_REV_ENET_REV_SHIFT                0

/***************************************************************************
 *IUDMA_ENET_TSTCTL - Enet Block Test Control Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_TSTCTL :: reserved0 [31:17] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved0_MASK             0xfffe0000
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved0_SHIFT            17

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: disable_ephy [16:16] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_disable_ephy_MASK          0x00010000
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_disable_ephy_SHIFT         16

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: reserved1 [15:13] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved1_MASK             0x0000e000
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved1_SHIFT            13

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: reclock_en [12:12] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reclock_en_MASK            0x00001000
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reclock_en_SHIFT           12

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_scan_mode_en [11:11] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_scan_mode_en_MASK     0x00000800
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_scan_mode_en_SHIFT    11

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_test_mode [10:10] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_test_mode_MASK        0x00000400
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_test_mode_SHIFT       10

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_standalone_mode [09:09] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_standalone_mode_MASK  0x00000200
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_standalone_mode_SHIFT 9

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_dll_byp [08:08] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_dll_byp_MASK          0x00000100
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_dll_byp_SHIFT         8

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: reserved2 [07:07] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved2_MASK             0x00000080
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_reserved2_SHIFT            7

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_testen [06:06] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_testen_MASK           0x00000040
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_testen_SHIFT          6

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_ext_test_mode [05:01] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_ext_test_mode_MASK    0x0000003e
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_ext_test_mode_SHIFT   1

/* ENET_TOP :: IUDMA_ENET_TSTCTL :: ephy_reset [00:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_reset_MASK            0x00000001
#define BCHP_ENET_TOP_IUDMA_ENET_TSTCTL_ephy_reset_SHIFT           0

/***************************************************************************
 *IUDMA_ENET_PCI_IRQ_STS - Enet Block PCI Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: reserved0 [31:05] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_reserved0_MASK        0xffffffe0
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_reserved0_SHIFT       5

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: gisb_irq [04:04] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_gisb_irq_MASK         0x00000010
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_gisb_irq_SHIFT        4

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: ephy_irq [03:03] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_ephy_irq_MASK         0x00000008
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_ephy_irq_SHIFT        3

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: emac_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_emac_irq_MASK         0x00000004
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_emac_irq_SHIFT        2

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: iudma_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_iudma_irq_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_iudma_irq_SHIFT       1

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_STS :: scb_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_scb_irq_MASK          0x00000001
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_STS_scb_irq_SHIFT         0

/***************************************************************************
 *IUDMA_ENET_PCI_IRQ_MSK - Enet Block PCI Interrupt Mask Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: reserved0 [31:05] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_reserved0_MASK        0xffffffe0
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_reserved0_SHIFT       5

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: gisb_irq [04:04] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_gisb_irq_MASK         0x00000010
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_gisb_irq_SHIFT        4

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: ephy_irq [03:03] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_ephy_irq_MASK         0x00000008
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_ephy_irq_SHIFT        3

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: emac_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_emac_irq_MASK         0x00000004
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_emac_irq_SHIFT        2

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: iudma_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_iudma_irq_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_iudma_irq_SHIFT       1

/* ENET_TOP :: IUDMA_ENET_PCI_IRQ_MSK :: scb_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_scb_irq_MASK          0x00000001
#define BCHP_ENET_TOP_IUDMA_ENET_PCI_IRQ_MSK_scb_irq_SHIFT         0

/***************************************************************************
 *IUDMA_ENET_R5K_IRQ_STS - Enet Block MIPS R5K Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: reserved0 [31:05] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_reserved0_MASK        0xffffffe0
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_reserved0_SHIFT       5

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: gisb_irq [04:04] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_gisb_irq_MASK         0x00000010
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_gisb_irq_SHIFT        4

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: ephy_irq [03:03] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_ephy_irq_MASK         0x00000008
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_ephy_irq_SHIFT        3

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: emac_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_emac_irq_MASK         0x00000004
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_emac_irq_SHIFT        2

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: iudma_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_iudma_irq_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_iudma_irq_SHIFT       1

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_STS :: scb_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_scb_irq_MASK          0x00000001
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_STS_scb_irq_SHIFT         0

/***************************************************************************
 *IUDMA_ENET_R5K_IRQ_MSK - Enet Block MIPS R5K Interrupt Mask Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: reserved0 [31:05] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_reserved0_MASK        0xffffffe0
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_reserved0_SHIFT       5

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: gisb_irq [04:04] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_gisb_irq_MASK         0x00000010
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_gisb_irq_SHIFT        4

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: ephy_irq [03:03] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_ephy_irq_MASK         0x00000008
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_ephy_irq_SHIFT        3

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: emac_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_emac_irq_MASK         0x00000004
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_emac_irq_SHIFT        2

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: iudma_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_iudma_irq_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_iudma_irq_SHIFT       1

/* ENET_TOP :: IUDMA_ENET_R5K_IRQ_MSK :: scb_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_scb_irq_MASK          0x00000001
#define BCHP_ENET_TOP_IUDMA_ENET_R5K_IRQ_MSK_scb_irq_SHIFT         0

/***************************************************************************
 *IUDMA_DIAG_CTL - IUDMA Diag Control Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_DIAG_CTL :: reserved0 [31:16] */
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_reserved0_MASK                0xffff0000
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_reserved0_SHIFT               16

/* ENET_TOP :: IUDMA_DIAG_CTL :: IUDMA_DIAG_CTL_HI [15:08] */
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_IUDMA_DIAG_CTL_HI_MASK        0x0000ff00
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_IUDMA_DIAG_CTL_HI_SHIFT       8

/* ENET_TOP :: IUDMA_DIAG_CTL :: IUDMA_DIAG_CTL_LO [07:00] */
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_IUDMA_DIAG_CTL_LO_MASK        0x000000ff
#define BCHP_ENET_TOP_IUDMA_DIAG_CTL_IUDMA_DIAG_CTL_LO_SHIFT       0

/***************************************************************************
 *IUDMA_DIAG_RDBK - IUDMA Diag Readback Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_DIAG_RDBK :: IUDMA_DIAG_CTL_HI [31:16] */
#define BCHP_ENET_TOP_IUDMA_DIAG_RDBK_IUDMA_DIAG_CTL_HI_MASK       0xffff0000
#define BCHP_ENET_TOP_IUDMA_DIAG_RDBK_IUDMA_DIAG_CTL_HI_SHIFT      16

/* ENET_TOP :: IUDMA_DIAG_RDBK :: IUDMA_DIAG_CTL_LO [15:00] */
#define BCHP_ENET_TOP_IUDMA_DIAG_RDBK_IUDMA_DIAG_CTL_LO_MASK       0x0000ffff
#define BCHP_ENET_TOP_IUDMA_DIAG_RDBK_IUDMA_DIAG_CTL_LO_SHIFT      0

/***************************************************************************
 *IUDMA_CH0_CTL - IUDMA Ch 0 Control Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_CTL :: reserved0 [31:07] */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_reserved0_MASK                 0xffffff80
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_reserved0_SHIFT                7

/* ENET_TOP :: IUDMA_CH0_CTL :: IUDMA_BURST_HALT [06:06] */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_BURST_HALT_MASK          0x00000040
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_BURST_HALT_SHIFT         6

/* ENET_TOP :: IUDMA_CH0_CTL :: IUDMA_PKT_HALT [05:05] */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_PKT_HALT_MASK            0x00000020
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_PKT_HALT_SHIFT           5

/* ENET_TOP :: IUDMA_CH0_CTL :: reserved1 [04:01] */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_reserved1_MASK                 0x0000001e
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_reserved1_SHIFT                1

/* ENET_TOP :: IUDMA_CH0_CTL :: IUDMA_KICKED [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_KICKED_MASK              0x00000001
#define BCHP_ENET_TOP_IUDMA_CH0_CTL_IUDMA_KICKED_SHIFT             0

/***************************************************************************
 *IUDMA_CH0_IRQ_STS - IUDMA Ch 0 Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_IRQ_STS :: reserved0 [31:03] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_reserved0_MASK             0xfffffff8
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_reserved0_SHIFT            3

/* ENET_TOP :: IUDMA_CH0_IRQ_STS :: notvld_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_notvld_irq_MASK            0x00000004
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_notvld_irq_SHIFT           2

/* ENET_TOP :: IUDMA_CH0_IRQ_STS :: pdone_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_pdone_irq_MASK             0x00000002
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_pdone_irq_SHIFT            1

/* ENET_TOP :: IUDMA_CH0_IRQ_STS :: bdone_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_bdone_irq_MASK             0x00000001
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_STS_bdone_irq_SHIFT            0

/***************************************************************************
 *IUDMA_CH0_IRQ_MSK - IUDMA Ch 0 Interrupt Mask Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_IRQ_MSK :: reserved0 [31:03] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_reserved0_MASK             0xfffffff8
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_reserved0_SHIFT            3

/* ENET_TOP :: IUDMA_CH0_IRQ_MSK :: notvld_irq_mask [02:02] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_notvld_irq_mask_MASK       0x00000004
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_notvld_irq_mask_SHIFT      2

/* ENET_TOP :: IUDMA_CH0_IRQ_MSK :: pdone_irq_mask [01:01] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_pdone_irq_mask_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_pdone_irq_mask_SHIFT       1

/* ENET_TOP :: IUDMA_CH0_IRQ_MSK :: bdone_irq_mask [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_bdone_irq_mask_MASK        0x00000001
#define BCHP_ENET_TOP_IUDMA_CH0_IRQ_MSK_bdone_irq_mask_SHIFT       0

/***************************************************************************
 *IUDMA_CH0_MAX_BURST - IUDMA Ch 0 Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_MAX_BURST :: reserved0 [31:09] */
#define BCHP_ENET_TOP_IUDMA_CH0_MAX_BURST_reserved0_MASK           0xfffffe00
#define BCHP_ENET_TOP_IUDMA_CH0_MAX_BURST_reserved0_SHIFT          9

/* ENET_TOP :: IUDMA_CH0_MAX_BURST :: IUDMA_MAX_BURST [08:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_MAX_BURST_IUDMA_MAX_BURST_MASK     0x000001ff
#define BCHP_ENET_TOP_IUDMA_CH0_MAX_BURST_IUDMA_MAX_BURST_SHIFT    0

/***************************************************************************
 *IUDMA_CH0_BASE_DESC_PTR - IUDMA Ch 0 Base Descriptor Pointer Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_BASE_DESC_PTR :: IUDMA_BASE_DESC_PTR [31:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_BASE_DESC_PTR_IUDMA_BASE_DESC_PTR_MASK 0xffffffff
#define BCHP_ENET_TOP_IUDMA_CH0_BASE_DESC_PTR_IUDMA_BASE_DESC_PTR_SHIFT 0

/***************************************************************************
 *IUDMA_CH0_DESC_OFFSET - IUDMA Ch 0 Descriptor Offset Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH0_DESC_OFFSET :: reserved0 [31:08] */
#define BCHP_ENET_TOP_IUDMA_CH0_DESC_OFFSET_reserved0_MASK         0xffffff00
#define BCHP_ENET_TOP_IUDMA_CH0_DESC_OFFSET_reserved0_SHIFT        8

/* ENET_TOP :: IUDMA_CH0_DESC_OFFSET :: IUDMA_DESC_OFFSET [07:00] */
#define BCHP_ENET_TOP_IUDMA_CH0_DESC_OFFSET_IUDMA_DESC_OFFSET_MASK 0x000000ff
#define BCHP_ENET_TOP_IUDMA_CH0_DESC_OFFSET_IUDMA_DESC_OFFSET_SHIFT 0

/***************************************************************************
 *IUDMA_CH1_CTL - IUDMA Ch 1 Control Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_CTL :: reserved0 [31:07] */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_reserved0_MASK                 0xffffff80
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_reserved0_SHIFT                7

/* ENET_TOP :: IUDMA_CH1_CTL :: IUDMA_BURST_HALT [06:06] */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_BURST_HALT_MASK          0x00000040
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_BURST_HALT_SHIFT         6

/* ENET_TOP :: IUDMA_CH1_CTL :: IUDMA_PKT_HALT [05:05] */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_PKT_HALT_MASK            0x00000020
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_PKT_HALT_SHIFT           5

/* ENET_TOP :: IUDMA_CH1_CTL :: reserved1 [04:01] */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_reserved1_MASK                 0x0000001e
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_reserved1_SHIFT                1

/* ENET_TOP :: IUDMA_CH1_CTL :: IUDMA_KICKED [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_KICKED_MASK              0x00000001
#define BCHP_ENET_TOP_IUDMA_CH1_CTL_IUDMA_KICKED_SHIFT             0

/***************************************************************************
 *IUDMA_CH1_IRQ_STS - IUDMA Ch 1 Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_IRQ_STS :: reserved0 [31:03] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_reserved0_MASK             0xfffffff8
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_reserved0_SHIFT            3

/* ENET_TOP :: IUDMA_CH1_IRQ_STS :: notvld_irq [02:02] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_notvld_irq_MASK            0x00000004
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_notvld_irq_SHIFT           2

/* ENET_TOP :: IUDMA_CH1_IRQ_STS :: pdone_irq [01:01] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_pdone_irq_MASK             0x00000002
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_pdone_irq_SHIFT            1

/* ENET_TOP :: IUDMA_CH1_IRQ_STS :: bdone_irq [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_bdone_irq_MASK             0x00000001
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_STS_bdone_irq_SHIFT            0

/***************************************************************************
 *IUDMA_CH1_IRQ_MSK - IUDMA Ch 1 Interrupt Mask Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_IRQ_MSK :: reserved0 [31:03] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_reserved0_MASK             0xfffffff8
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_reserved0_SHIFT            3

/* ENET_TOP :: IUDMA_CH1_IRQ_MSK :: notvld_irq_mask [02:02] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_notvld_irq_mask_MASK       0x00000004
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_notvld_irq_mask_SHIFT      2

/* ENET_TOP :: IUDMA_CH1_IRQ_MSK :: pdone_irq_mask [01:01] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_pdone_irq_mask_MASK        0x00000002
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_pdone_irq_mask_SHIFT       1

/* ENET_TOP :: IUDMA_CH1_IRQ_MSK :: bdone_irq_mask [00:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_bdone_irq_mask_MASK        0x00000001
#define BCHP_ENET_TOP_IUDMA_CH1_IRQ_MSK_bdone_irq_mask_SHIFT       0

/***************************************************************************
 *IUDMA_CH1_MAX_BURST - IUDMA Ch 1 Interrupt Status Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_MAX_BURST :: reserved0 [31:09] */
#define BCHP_ENET_TOP_IUDMA_CH1_MAX_BURST_reserved0_MASK           0xfffffe00
#define BCHP_ENET_TOP_IUDMA_CH1_MAX_BURST_reserved0_SHIFT          9

/* ENET_TOP :: IUDMA_CH1_MAX_BURST :: IUDMA_MAX_BURST [08:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_MAX_BURST_IUDMA_MAX_BURST_MASK     0x000001ff
#define BCHP_ENET_TOP_IUDMA_CH1_MAX_BURST_IUDMA_MAX_BURST_SHIFT    0

/***************************************************************************
 *IUDMA_CH1_BASE_DESC_PTR - IUDMA Ch 1 Base Descriptor Pointer Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_BASE_DESC_PTR :: IUDMA_BASE_DESC_PTR [31:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_BASE_DESC_PTR_IUDMA_BASE_DESC_PTR_MASK 0xffffffff
#define BCHP_ENET_TOP_IUDMA_CH1_BASE_DESC_PTR_IUDMA_BASE_DESC_PTR_SHIFT 0

/***************************************************************************
 *IUDMA_CH1_DESC_OFFSET - IUDMA Ch 1 Descriptor Offset Register
 ***************************************************************************/
/* ENET_TOP :: IUDMA_CH1_DESC_OFFSET :: reserved0 [31:08] */
#define BCHP_ENET_TOP_IUDMA_CH1_DESC_OFFSET_reserved0_MASK         0xffffff00
#define BCHP_ENET_TOP_IUDMA_CH1_DESC_OFFSET_reserved0_SHIFT        8

/* ENET_TOP :: IUDMA_CH1_DESC_OFFSET :: IUDMA_DESC_OFFSET [07:00] */
#define BCHP_ENET_TOP_IUDMA_CH1_DESC_OFFSET_IUDMA_DESC_OFFSET_MASK 0x000000ff
#define BCHP_ENET_TOP_IUDMA_CH1_DESC_OFFSET_IUDMA_DESC_OFFSET_SHIFT 0

/***************************************************************************
 *SUB_CTL - Enet Block SCB Control Register
 ***************************************************************************/
/* ENET_TOP :: SUB_CTL :: RT_RX_RST [31:31] */
#define BCHP_ENET_TOP_SUB_CTL_RT_RX_RST_MASK                       0x80000000
#define BCHP_ENET_TOP_SUB_CTL_RT_RX_RST_SHIFT                      31

/* ENET_TOP :: SUB_CTL :: RT_TX_RST [30:30] */
#define BCHP_ENET_TOP_SUB_CTL_RT_TX_RST_MASK                       0x40000000
#define BCHP_ENET_TOP_SUB_CTL_RT_TX_RST_SHIFT                      30

/* ENET_TOP :: SUB_CTL :: reserved0 [29:25] */
#define BCHP_ENET_TOP_SUB_CTL_reserved0_MASK                       0x3e000000
#define BCHP_ENET_TOP_SUB_CTL_reserved0_SHIFT                      25

/* ENET_TOP :: SUB_CTL :: SCB_RST [24:24] */
#define BCHP_ENET_TOP_SUB_CTL_SCB_RST_MASK                         0x01000000
#define BCHP_ENET_TOP_SUB_CTL_SCB_RST_SHIFT                        24

/* ENET_TOP :: SUB_CTL :: reserved1 [23:22] */
#define BCHP_ENET_TOP_SUB_CTL_reserved1_MASK                       0x00c00000
#define BCHP_ENET_TOP_SUB_CTL_reserved1_SHIFT                      22

/* ENET_TOP :: SUB_CTL :: STAT_RT_RX_RST [21:21] */
#define BCHP_ENET_TOP_SUB_CTL_STAT_RT_RX_RST_MASK                  0x00200000
#define BCHP_ENET_TOP_SUB_CTL_STAT_RT_RX_RST_SHIFT                 21

/* ENET_TOP :: SUB_CTL :: STAT_RT_TX_RST [20:20] */
#define BCHP_ENET_TOP_SUB_CTL_STAT_RT_TX_RST_MASK                  0x00100000
#define BCHP_ENET_TOP_SUB_CTL_STAT_RT_TX_RST_SHIFT                 20

/* ENET_TOP :: SUB_CTL :: reserved2 [19:00] */
#define BCHP_ENET_TOP_SUB_CTL_reserved2_MASK                       0x000fffff
#define BCHP_ENET_TOP_SUB_CTL_reserved2_SHIFT                      0

/***************************************************************************
 *SUB_XFER_SIZE - Enet Block SCB Transfer Size Register
 ***************************************************************************/
/* ENET_TOP :: SUB_XFER_SIZE :: reserved0 [31:23] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved0_MASK                 0xff800000
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved0_SHIFT                23

/* ENET_TOP :: SUB_XFER_SIZE :: RT_MAX_XFER_SCB [22:20] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MAX_XFER_SCB_MASK           0x00700000
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MAX_XFER_SCB_SHIFT          20

/* ENET_TOP :: SUB_XFER_SIZE :: reserved1 [19:19] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved1_MASK                 0x00080000
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved1_SHIFT                19

/* ENET_TOP :: SUB_XFER_SIZE :: RT_MIN_XFER_SCB [18:16] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MIN_XFER_SCB_MASK           0x00070000
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MIN_XFER_SCB_SHIFT          16

/* ENET_TOP :: SUB_XFER_SIZE :: reserved2 [15:06] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved2_MASK                 0x0000ffc0
#define BCHP_ENET_TOP_SUB_XFER_SIZE_reserved2_SHIFT                6

/* ENET_TOP :: SUB_XFER_SIZE :: RT_MAX_XFER_UBUS [05:00] */
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MAX_XFER_UBUS_MASK          0x0000003f
#define BCHP_ENET_TOP_SUB_XFER_SIZE_RT_MAX_XFER_UBUS_SHIFT         0

/***************************************************************************
 *SUB_IRQ_MSK_STS - Enet Block SCB Interrupt Mask Status Register
 ***************************************************************************/
/* ENET_TOP :: SUB_IRQ_MSK_STS :: reserved0 [31:00] */
#define BCHP_ENET_TOP_SUB_IRQ_MSK_STS_reserved0_MASK               0xffffffff
#define BCHP_ENET_TOP_SUB_IRQ_MSK_STS_reserved0_SHIFT              0

/***************************************************************************
 *SUB_ERR_MSK_STS - Enet Block SCB Error Mask Status Register
 ***************************************************************************/
/* ENET_TOP :: SUB_ERR_MSK_STS :: reserved0 [31:24] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved0_MASK               0xff000000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved0_SHIFT              24

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_RX_QUE_UFLW [23:23] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_QUE_UFLW_MASK     0x00800000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_QUE_UFLW_SHIFT    23

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_RX_QUE_OFLW [22:22] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_QUE_OFLW_MASK     0x00400000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_QUE_OFLW_SHIFT    22

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_TX_QUE_UFLW [21:21] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_QUE_UFLW_MASK     0x00200000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_QUE_UFLW_SHIFT    21

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_TX_QUE_OFLW [20:20] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_QUE_OFLW_MASK     0x00100000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_QUE_OFLW_SHIFT    20

/* ENET_TOP :: SUB_ERR_MSK_STS :: reserved1 [19:18] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved1_MASK               0x000c0000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved1_SHIFT              18

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_RX_SM [17:17] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_SM_MASK           0x00020000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_RX_SM_SHIFT          17

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_TX_SM [16:16] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_SM_MASK           0x00010000
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_TX_SM_SHIFT          16

/* ENET_TOP :: SUB_ERR_MSK_STS :: reserved2 [15:08] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved2_MASK               0x0000ff00
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved2_SHIFT              8

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_RX_QUE_UFLW [07:07] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_QUE_UFLW_MASK 0x00000080
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_QUE_UFLW_SHIFT 7

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_RX_QUE_OFLW [06:06] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_QUE_OFLW_MASK 0x00000040
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_QUE_OFLW_SHIFT 6

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_TX_QUE_UFLW [05:05] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_QUE_UFLW_MASK 0x00000020
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_QUE_UFLW_SHIFT 5

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_TX_QUE_OFLW [04:04] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_QUE_OFLW_MASK 0x00000010
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_QUE_OFLW_SHIFT 4

/* ENET_TOP :: SUB_ERR_MSK_STS :: reserved3 [03:02] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved3_MASK               0x0000000c
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_reserved3_SHIFT              2

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_RX_SM [01:01] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_SM_MASK      0x00000002
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_RX_SM_SHIFT     1

/* ENET_TOP :: SUB_ERR_MSK_STS :: SCB_ERR_MASK_TX_SM [00:00] */
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_SM_MASK      0x00000001
#define BCHP_ENET_TOP_SUB_ERR_MSK_STS_SCB_ERR_MASK_TX_SM_SHIFT     0

/***************************************************************************
 *SUB_DIAG_CTL - Enet Block SCB Diag Control Register
 ***************************************************************************/
/* ENET_TOP :: SUB_DIAG_CTL :: SCB_DIAG_CTL_HI [31:24] */
#define BCHP_ENET_TOP_SUB_DIAG_CTL_SCB_DIAG_CTL_HI_MASK            0xff000000
#define BCHP_ENET_TOP_SUB_DIAG_CTL_SCB_DIAG_CTL_HI_SHIFT           24

/* ENET_TOP :: SUB_DIAG_CTL :: SCB_DIAG_CTL_LO [23:16] */
#define BCHP_ENET_TOP_SUB_DIAG_CTL_SCB_DIAG_CTL_LO_MASK            0x00ff0000
#define BCHP_ENET_TOP_SUB_DIAG_CTL_SCB_DIAG_CTL_LO_SHIFT           16

/* ENET_TOP :: SUB_DIAG_CTL :: reserved0 [15:00] */
#define BCHP_ENET_TOP_SUB_DIAG_CTL_reserved0_MASK                  0x0000ffff
#define BCHP_ENET_TOP_SUB_DIAG_CTL_reserved0_SHIFT                 0

/***************************************************************************
 *SUB_DIAG - Enet Block SCB Diag Register
 ***************************************************************************/
/* ENET_TOP :: SUB_DIAG :: SCB_DIAG_HI [31:16] */
#define BCHP_ENET_TOP_SUB_DIAG_SCB_DIAG_HI_MASK                    0xffff0000
#define BCHP_ENET_TOP_SUB_DIAG_SCB_DIAG_HI_SHIFT                   16

/* ENET_TOP :: SUB_DIAG :: SCB_DIAG_LO [15:00] */
#define BCHP_ENET_TOP_SUB_DIAG_SCB_DIAG_LO_MASK                    0x0000ffff
#define BCHP_ENET_TOP_SUB_DIAG_SCB_DIAG_LO_SHIFT                   0

/***************************************************************************
 *SUB_RT_TX_CTL - Enet Block SCB Real Time Transmit Control Register
 ***************************************************************************/
/* ENET_TOP :: SUB_RT_TX_CTL :: reserved0 [31:02] */
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_reserved0_MASK                 0xfffffffc
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_reserved0_SHIFT                2

/* ENET_TOP :: SUB_RT_TX_CTL :: rt_scb_use_reg_le [01:01] */
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_rt_scb_use_reg_le_MASK         0x00000002
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_rt_scb_use_reg_le_SHIFT        1

/* ENET_TOP :: SUB_RT_TX_CTL :: rt_scb_le [00:00] */
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_rt_scb_le_MASK                 0x00000001
#define BCHP_ENET_TOP_SUB_RT_TX_CTL_rt_scb_le_SHIFT                0

/***************************************************************************
 *SUB_RT_RX_CTL - Enet Block SCB Real Time Receive Control Register
 ***************************************************************************/
/* ENET_TOP :: SUB_RT_RX_CTL :: reserved0 [31:02] */
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_reserved0_MASK                 0xfffffffc
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_reserved0_SHIFT                2

/* ENET_TOP :: SUB_RT_RX_CTL :: rt_scb_use_reg_le [01:01] */
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_rt_scb_use_reg_le_MASK         0x00000002
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_rt_scb_use_reg_le_SHIFT        1

/* ENET_TOP :: SUB_RT_RX_CTL :: rt_scb_le [00:00] */
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_rt_scb_le_MASK                 0x00000001
#define BCHP_ENET_TOP_SUB_RT_RX_CTL_rt_scb_le_SHIFT                0

/***************************************************************************
 *SUB_REQ2ACK_CTL - Enet Block SCB Request to Ack Control Register
 ***************************************************************************/
/* ENET_TOP :: SUB_REQ2ACK_CTL :: reserved0 [31:02] */
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_reserved0_MASK               0xfffffffc
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_reserved0_SHIFT              2

/* ENET_TOP :: SUB_REQ2ACK_CTL :: scb_req2ack_timeout_rx_mask [01:01] */
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_scb_req2ack_timeout_rx_mask_MASK 0x00000002
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_scb_req2ack_timeout_rx_mask_SHIFT 1

/* ENET_TOP :: SUB_REQ2ACK_CTL :: scb_req2ack_timeout_tx_mask [00:00] */
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_scb_req2ack_timeout_tx_mask_MASK 0x00000001
#define BCHP_ENET_TOP_SUB_REQ2ACK_CTL_scb_req2ack_timeout_tx_mask_SHIFT 0

/***************************************************************************
 *SUB_REQ2ACK_TIM_OUT - Enet Block SCB Request to Ack Timeout Register
 ***************************************************************************/
/* ENET_TOP :: SUB_REQ2ACK_TIM_OUT :: scb_req2ack_timeout [31:00] */
#define BCHP_ENET_TOP_SUB_REQ2ACK_TIM_OUT_scb_req2ack_timeout_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_REQ2ACK_TIM_OUT_scb_req2ack_timeout_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_TX_REQ2ACK_TIM - Enet Block SCB Total Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *SUB_MAX_RT_TX_REQ2ACK_TIM - Enet Block SCB Max Real Time Transmit Request to Ack Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_MAX_RT_TX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_TX_ACK2DON_TIM - Enet Block SCB Total Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *SUB_MAX_RT_TX_ACK2DON_TIM - Enet Block SCB Max Real Time Transmit Ack to Done Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_MAX_RT_TX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_MAX_RT_TX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_TX_REQS - Enet Block SCB Total Real Time Transmit Requests Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_TX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_TX_REQS_stat_rt_scb_num_req_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_RX_REQ2ACK_TIM - Enet Block SCB Total Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_SHIFT 0

/***************************************************************************
 *SUB_MAX_RT_RX_REQ2ACK_TIM - Enet Block SCB Max Real Time Receive Request to Ack Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_MAX_RT_RX_REQ2ACK_TIM :: stat_rt_scb_req2ack_max [31:00] */
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_REQ2ACK_TIM_stat_rt_scb_req2ack_max_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_RX_ACK2DON_TIM - Enet Block SCB Total Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_SHIFT 0

/***************************************************************************
 *SUB_MAX_RT_RX_ACK2DON_TIM - Enet Block SCB Max Real Time Receive Ack to Done Time Register
 ***************************************************************************/
/* ENET_TOP :: SUB_MAX_RT_RX_ACK2DON_TIM :: stat_rt_scb_dataxfer_max [31:00] */
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_MASK 0xffffffff
#define BCHP_ENET_TOP_SUB_MAX_RT_RX_ACK2DON_TIM_stat_rt_scb_dataxfer_max_SHIFT 0

/***************************************************************************
 *SUB_TOT_RT_RX_REQS - Enet Block SCB Total Real Time Receive Requests Register
 ***************************************************************************/
/* ENET_TOP :: SUB_TOT_RT_RX_REQS :: stat_rt_scb_num_req [31:00] */
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQS_stat_rt_scb_num_req_MASK  0xffffffff
#define BCHP_ENET_TOP_SUB_TOT_RT_RX_REQS_stat_rt_scb_num_req_SHIFT 0

#endif /* #ifndef BCHP_ENET_TOP_H__ */

/* End of File */
