// Seed: 355947885
module module_0;
  assign id_1[1~^1] = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd57,
    parameter id_7 = 32'd65
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_6.id_7 = 1;
  reg id_8;
  module_0 modCall_1 ();
  always
    if (1 && 1) begin : LABEL_0
      id_8 <= id_4 - {1'b0, 1'd0};
    end
endmodule
