#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000223a90d0c50 .scope module, "reg_file_weight" "reg_file_weight" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "w_1";
    .port_info 4 /INPUT 32 "w_2";
    .port_info 5 /OUTPUT 992 "all_weight";
P_00000223a90cdb40 .param/l "N_REG" 0 2 3, +C4<00000000000000000000000000011111>;
P_00000223a90cdb78 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
L_00000223a91f0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000223a9145f80_0 .net/2u *"_ivl_63", 0 0, L_00000223a91f0088;  1 drivers
v00000223a91465c0_0 .net "addr", 4 0, L_00000223a9144cc0;  1 drivers
v00000223a91463e0_0 .net/s "all_weight", 991 0, L_00000223a9144e00;  1 drivers
o00000223a90ecb88 .functor BUFZ 1, C4<z>; HiZ drive
v00000223a9146020_0 .net "clk", 0 0, o00000223a90ecb88;  0 drivers
v00000223a9144fe0_0 .var "count", 3 0;
o00000223a90ecbe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000223a91459e0_0 .net "en", 0 0, o00000223a90ecbe8;  0 drivers
v00000223a9146480_0 .var/i "i", 31 0;
v00000223a9144860 .array/s "reg_f", 0 30, 31 0;
o00000223a90ed218 .functor BUFZ 1, C4<z>; HiZ drive
v00000223a9144900_0 .net "rst", 0 0, o00000223a90ed218;  0 drivers
o00000223a90ed248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000223a9145760_0 .net/s "w_1", 31 0, o00000223a90ed248;  0 drivers
o00000223a90ed278 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000223a9145a80_0 .net/s "w_2", 31 0, o00000223a90ed278;  0 drivers
E_00000223a90eab00 .event posedge, v00000223a9146020_0;
v00000223a9144860_0 .array/port v00000223a9144860, 0;
v00000223a9144860_1 .array/port v00000223a9144860, 1;
v00000223a9144860_2 .array/port v00000223a9144860, 2;
v00000223a9144860_3 .array/port v00000223a9144860, 3;
LS_00000223a9144e00_0_0 .concat8 [ 32 32 32 32], v00000223a9144860_0, v00000223a9144860_1, v00000223a9144860_2, v00000223a9144860_3;
v00000223a9144860_4 .array/port v00000223a9144860, 4;
v00000223a9144860_5 .array/port v00000223a9144860, 5;
v00000223a9144860_6 .array/port v00000223a9144860, 6;
v00000223a9144860_7 .array/port v00000223a9144860, 7;
LS_00000223a9144e00_0_4 .concat8 [ 32 32 32 32], v00000223a9144860_4, v00000223a9144860_5, v00000223a9144860_6, v00000223a9144860_7;
v00000223a9144860_8 .array/port v00000223a9144860, 8;
v00000223a9144860_9 .array/port v00000223a9144860, 9;
v00000223a9144860_10 .array/port v00000223a9144860, 10;
v00000223a9144860_11 .array/port v00000223a9144860, 11;
LS_00000223a9144e00_0_8 .concat8 [ 32 32 32 32], v00000223a9144860_8, v00000223a9144860_9, v00000223a9144860_10, v00000223a9144860_11;
v00000223a9144860_12 .array/port v00000223a9144860, 12;
v00000223a9144860_13 .array/port v00000223a9144860, 13;
v00000223a9144860_14 .array/port v00000223a9144860, 14;
v00000223a9144860_15 .array/port v00000223a9144860, 15;
LS_00000223a9144e00_0_12 .concat8 [ 32 32 32 32], v00000223a9144860_12, v00000223a9144860_13, v00000223a9144860_14, v00000223a9144860_15;
v00000223a9144860_16 .array/port v00000223a9144860, 16;
v00000223a9144860_17 .array/port v00000223a9144860, 17;
v00000223a9144860_18 .array/port v00000223a9144860, 18;
v00000223a9144860_19 .array/port v00000223a9144860, 19;
LS_00000223a9144e00_0_16 .concat8 [ 32 32 32 32], v00000223a9144860_16, v00000223a9144860_17, v00000223a9144860_18, v00000223a9144860_19;
v00000223a9144860_20 .array/port v00000223a9144860, 20;
v00000223a9144860_21 .array/port v00000223a9144860, 21;
v00000223a9144860_22 .array/port v00000223a9144860, 22;
v00000223a9144860_23 .array/port v00000223a9144860, 23;
LS_00000223a9144e00_0_20 .concat8 [ 32 32 32 32], v00000223a9144860_20, v00000223a9144860_21, v00000223a9144860_22, v00000223a9144860_23;
v00000223a9144860_24 .array/port v00000223a9144860, 24;
v00000223a9144860_25 .array/port v00000223a9144860, 25;
v00000223a9144860_26 .array/port v00000223a9144860, 26;
v00000223a9144860_27 .array/port v00000223a9144860, 27;
LS_00000223a9144e00_0_24 .concat8 [ 32 32 32 32], v00000223a9144860_24, v00000223a9144860_25, v00000223a9144860_26, v00000223a9144860_27;
v00000223a9144860_28 .array/port v00000223a9144860, 28;
v00000223a9144860_29 .array/port v00000223a9144860, 29;
v00000223a9144860_30 .array/port v00000223a9144860, 30;
LS_00000223a9144e00_0_28 .concat8 [ 32 32 32 0], v00000223a9144860_28, v00000223a9144860_29, v00000223a9144860_30;
LS_00000223a9144e00_1_0 .concat8 [ 128 128 128 128], LS_00000223a9144e00_0_0, LS_00000223a9144e00_0_4, LS_00000223a9144e00_0_8, LS_00000223a9144e00_0_12;
LS_00000223a9144e00_1_4 .concat8 [ 128 128 128 96], LS_00000223a9144e00_0_16, LS_00000223a9144e00_0_20, LS_00000223a9144e00_0_24, LS_00000223a9144e00_0_28;
L_00000223a9144e00 .concat8 [ 512 480 0 0], LS_00000223a9144e00_1_0, LS_00000223a9144e00_1_4;
L_00000223a9144cc0 .concat [ 1 4 0 0], L_00000223a91f0088, v00000223a9144fe0_0;
S_00000223a90d2e20 .scope generate, "output_map[0]" "output_map[0]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90eab40 .param/l "g" 0 2 26, +C4<00>;
v00000223a90dcad0_0 .net *"_ivl_2", 31 0, v00000223a9144860_0;  1 drivers
S_00000223a90d2fb0 .scope generate, "output_map[1]" "output_map[1]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea580 .param/l "g" 0 2 26, +C4<01>;
v00000223a90dc710_0 .net *"_ivl_2", 31 0, v00000223a9144860_1;  1 drivers
S_00000223a9140e00 .scope generate, "output_map[2]" "output_map[2]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90eac00 .param/l "g" 0 2 26, +C4<010>;
v00000223a90dce90_0 .net *"_ivl_2", 31 0, v00000223a9144860_2;  1 drivers
S_00000223a9140f90 .scope generate, "output_map[3]" "output_map[3]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea680 .param/l "g" 0 2 26, +C4<011>;
v00000223a90dc8f0_0 .net *"_ivl_2", 31 0, v00000223a9144860_3;  1 drivers
S_00000223a9141120 .scope generate, "output_map[4]" "output_map[4]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9d40 .param/l "g" 0 2 26, +C4<0100>;
v00000223a90dcb70_0 .net *"_ivl_2", 31 0, v00000223a9144860_4;  1 drivers
S_00000223a91422c0 .scope generate, "output_map[5]" "output_map[5]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea800 .param/l "g" 0 2 26, +C4<0101>;
v00000223a90dc5d0_0 .net *"_ivl_2", 31 0, v00000223a9144860_5;  1 drivers
S_00000223a9142450 .scope generate, "output_map[6]" "output_map[6]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea340 .param/l "g" 0 2 26, +C4<0110>;
v00000223a90dcc10_0 .net *"_ivl_2", 31 0, v00000223a9144860_6;  1 drivers
S_00000223a91425e0 .scope generate, "output_map[7]" "output_map[7]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea0c0 .param/l "g" 0 2 26, +C4<0111>;
v00000223a90dcf30_0 .net *"_ivl_2", 31 0, v00000223a9144860_7;  1 drivers
S_00000223a9142770 .scope generate, "output_map[8]" "output_map[8]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea100 .param/l "g" 0 2 26, +C4<01000>;
v00000223a90dc530_0 .net *"_ivl_2", 31 0, v00000223a9144860_8;  1 drivers
S_00000223a9142900 .scope generate, "output_map[9]" "output_map[9]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9d80 .param/l "g" 0 2 26, +C4<01001>;
v00000223a90dc670_0 .net *"_ivl_2", 31 0, v00000223a9144860_9;  1 drivers
S_00000223a9142a90 .scope generate, "output_map[10]" "output_map[10]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9e40 .param/l "g" 0 2 26, +C4<01010>;
v00000223a90dca30_0 .net *"_ivl_2", 31 0, v00000223a9144860_10;  1 drivers
S_00000223a9142c20 .scope generate, "output_map[11]" "output_map[11]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9e80 .param/l "g" 0 2 26, +C4<01011>;
v00000223a90dccb0_0 .net *"_ivl_2", 31 0, v00000223a9144860_11;  1 drivers
S_00000223a9142db0 .scope generate, "output_map[12]" "output_map[12]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea640 .param/l "g" 0 2 26, +C4<01100>;
v00000223a90dc0d0_0 .net *"_ivl_2", 31 0, v00000223a9144860_12;  1 drivers
S_00000223a9142f40 .scope generate, "output_map[13]" "output_map[13]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90eab80 .param/l "g" 0 2 26, +C4<01101>;
v00000223a90dc7b0_0 .net *"_ivl_2", 31 0, v00000223a9144860_13;  1 drivers
S_00000223a91430d0 .scope generate, "output_map[14]" "output_map[14]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea1c0 .param/l "g" 0 2 26, +C4<01110>;
v00000223a90dc170_0 .net *"_ivl_2", 31 0, v00000223a9144860_14;  1 drivers
S_00000223a9143260 .scope generate, "output_map[15]" "output_map[15]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea200 .param/l "g" 0 2 26, +C4<01111>;
v00000223a90dc3f0_0 .net *"_ivl_2", 31 0, v00000223a9144860_15;  1 drivers
S_00000223a9143760 .scope generate, "output_map[16]" "output_map[16]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea740 .param/l "g" 0 2 26, +C4<010000>;
v00000223a90dcd50_0 .net *"_ivl_2", 31 0, v00000223a9144860_16;  1 drivers
S_00000223a9143a80 .scope generate, "output_map[17]" "output_map[17]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea940 .param/l "g" 0 2 26, +C4<010001>;
v00000223a90dcdf0_0 .net *"_ivl_2", 31 0, v00000223a9144860_17;  1 drivers
S_00000223a9144250 .scope generate, "output_map[18]" "output_map[18]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90eabc0 .param/l "g" 0 2 26, +C4<010010>;
v00000223a90dc030_0 .net *"_ivl_2", 31 0, v00000223a9144860_18;  1 drivers
S_00000223a91435d0 .scope generate, "output_map[19]" "output_map[19]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea5c0 .param/l "g" 0 2 26, +C4<010011>;
v00000223a90dc210_0 .net *"_ivl_2", 31 0, v00000223a9144860_19;  1 drivers
S_00000223a91440c0 .scope generate, "output_map[20]" "output_map[20]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea480 .param/l "g" 0 2 26, +C4<010100>;
v00000223a90dc2b0_0 .net *"_ivl_2", 31 0, v00000223a9144860_20;  1 drivers
S_00000223a9143440 .scope generate, "output_map[21]" "output_map[21]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9ec0 .param/l "g" 0 2 26, +C4<010101>;
v00000223a90dc350_0 .net *"_ivl_2", 31 0, v00000223a9144860_21;  1 drivers
S_00000223a9143da0 .scope generate, "output_map[22]" "output_map[22]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90eac40 .param/l "g" 0 2 26, +C4<010110>;
v00000223a90dc490_0 .net *"_ivl_2", 31 0, v00000223a9144860_22;  1 drivers
S_00000223a91438f0 .scope generate, "output_map[23]" "output_map[23]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea840 .param/l "g" 0 2 26, +C4<010111>;
v00000223a91451c0_0 .net *"_ivl_2", 31 0, v00000223a9144860_23;  1 drivers
S_00000223a9143c10 .scope generate, "output_map[24]" "output_map[24]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9f00 .param/l "g" 0 2 26, +C4<011000>;
v00000223a9145940_0 .net *"_ivl_2", 31 0, v00000223a9144860_24;  1 drivers
S_00000223a9143f30 .scope generate, "output_map[25]" "output_map[25]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea2c0 .param/l "g" 0 2 26, +C4<011001>;
v00000223a9145ee0_0 .net *"_ivl_2", 31 0, v00000223a9144860_25;  1 drivers
S_00000223a91474f0 .scope generate, "output_map[26]" "output_map[26]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90e9fc0 .param/l "g" 0 2 26, +C4<011010>;
v00000223a9144a40_0 .net *"_ivl_2", 31 0, v00000223a9144860_26;  1 drivers
S_00000223a91471d0 .scope generate, "output_map[27]" "output_map[27]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea980 .param/l "g" 0 2 26, +C4<011011>;
v00000223a9144b80_0 .net *"_ivl_2", 31 0, v00000223a9144860_27;  1 drivers
S_00000223a9148620 .scope generate, "output_map[28]" "output_map[28]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea000 .param/l "g" 0 2 26, +C4<011100>;
v00000223a91458a0_0 .net *"_ivl_2", 31 0, v00000223a9144860_28;  1 drivers
S_00000223a9147b30 .scope generate, "output_map[29]" "output_map[29]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea9c0 .param/l "g" 0 2 26, +C4<011101>;
v00000223a9144ae0_0 .net *"_ivl_2", 31 0, v00000223a9144860_29;  1 drivers
S_00000223a9147810 .scope generate, "output_map[30]" "output_map[30]" 2 26, 2 26 0, S_00000223a90d0c50;
 .timescale 0 0;
P_00000223a90ea180 .param/l "g" 0 2 26, +C4<011110>;
v00000223a9144c20_0 .net *"_ivl_2", 31 0, v00000223a9144860_30;  1 drivers
    .scope S_00000223a90d0c50;
T_0 ;
    %wait E_00000223a90eab00;
    %load/vec4 v00000223a9144900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000223a9144fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000223a9146480_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000223a9146480_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000223a9146480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223a9144860, 0, 4;
    %load/vec4 v00000223a9146480_0;
    %addi 1, 0, 32;
    %store/vec4 v00000223a9146480_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000223a91459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000223a91465c0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v00000223a9145a80_0;
    %load/vec4 v00000223a91465c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223a9144860, 0, 4;
T_0.6 ;
    %load/vec4 v00000223a91465c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v00000223a9145760_0;
    %load/vec4 v00000223a91465c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000223a9144860, 0, 4;
T_0.8 ;
    %load/vec4 v00000223a9144fe0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v00000223a9144fe0_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000223a9144fe0_0, 0;
T_0.10 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg_file_weight.v";
