{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477041286296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477041286300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 12:14:46 2016 " "Processing started: Fri Oct 21 12:14:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477041286300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477041286300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project01 -c project01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project01 -c project01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477041286300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477041286644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R project01.v(3) " "Verilog HDL Declaration information at project01.v(3): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "project01.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477041286688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01.v 1 1 " "Found 1 design units, including 1 entities, in source file project01.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01 " "Found entity 1: project01" {  } { { "project01.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agreaterthanb.v 1 1 " "Found 1 design units, including 1 entities, in source file agreaterthanb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AGreaterThanB " "Found entity 1: AGreaterThanB" {  } { { "AGreaterThanB.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/AGreaterThanB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aequalb.v 1 1 " "Found 1 design units, including 1 entities, in source file aequalb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AEqualB " "Found entity 1: AEqualB" {  } { { "AEqualB.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/AEqualB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abequalzero.v 1 1 " "Found 1 design units, including 1 entities, in source file abequalzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABEqualZero " "Found entity 1: ABEqualZero" {  } { { "ABEqualZero.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/ABEqualZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asmallerthanb.v 1 1 " "Found 1 design units, including 1 entities, in source file asmallerthanb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASmallerThanB " "Found entity 1: ASmallerThanB" {  } { { "ASmallerThanB.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/ASmallerThanB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "Encoder.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project01_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01_test " "Found entity 1: project01_test" {  } { { "project01_test.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project01_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file project01_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 project01_demo " "Found entity 1: project01_demo" {  } { { "project01_demo.v" "" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01_demo.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477041286728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477041286728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project01_demo " "Elaborating entity \"project01_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477041286759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project01 project01:testme " "Elaborating entity \"project01\" for hierarchy \"project01:testme\"" {  } { { "project01_demo.v" "testme" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01_demo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AEqualB project01:testme\|AEqualB:AEB " "Elaborating entity \"AEqualB\" for hierarchy \"project01:testme\|AEqualB:AEB\"" {  } { { "project01.v" "AEB" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AGreaterThanB project01:testme\|AGreaterThanB:AGTB " "Elaborating entity \"AGreaterThanB\" for hierarchy \"project01:testme\|AGreaterThanB:AGTB\"" {  } { { "project01.v" "AGTB" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABEqualZero project01:testme\|ABEqualZero:ABEZ " "Elaborating entity \"ABEqualZero\" for hierarchy \"project01:testme\|ABEqualZero:ABEZ\"" {  } { { "project01.v" "ABEZ" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASmallerThanB project01:testme\|ASmallerThanB:ASTB " "Elaborating entity \"ASmallerThanB\" for hierarchy \"project01:testme\|ASmallerThanB:ASTB\"" {  } { { "project01.v" "ASTB" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder project01:testme\|Encoder:enc " "Elaborating entity \"Encoder\" for hierarchy \"project01:testme\|Encoder:enc\"" {  } { { "project01.v" "enc" { Text "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/project01.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477041286837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1477041287620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/output_files/project01.map.smsg " "Generated suppressed messages file C:/Users/KEVSER/Desktop/yolcu_kevser_131044072_restored/kevser_yolcu_131044072_restored/output_files/project01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477041287956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477041288264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477041288264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477041288340 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477041288340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477041288340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477041288340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477041288448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 12:14:48 2016 " "Processing ended: Fri Oct 21 12:14:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477041288448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477041288448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477041288448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477041288448 ""}
