
---------- Begin Simulation Statistics ----------
final_tick                                41229838000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64450                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   121410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1551.59                       # Real time elapsed on the host
host_tick_rate                               26572712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041230                       # Number of seconds simulated
sim_ticks                                 41229838000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119550150                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57770631                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.824597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.824597                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5479664                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3087330                       # number of floating regfile writes
system.cpu.idleCycles                           88628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               439457                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22078393                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.360314                       # Inst execution rate
system.cpu.iew.exec_refs                     39180723                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15888736                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5105132                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23528616                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 65                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6683                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16142912                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197906234                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23291987                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            938682                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194630696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49019                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3445911                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 338948                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3530642                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1149                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       353981                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          85476                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 217569704                       # num instructions consuming a value
system.cpu.iew.wb_count                     194290620                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621208                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135156090                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.356189                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194438157                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                297513017                       # number of integer regfile reads
system.cpu.int_regfile_writes               154237005                       # number of integer regfile writes
system.cpu.ipc                               1.212714                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.212714                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1745551      0.89%      0.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150452566     76.93%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750576      0.38%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                813341      0.42%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476822      0.24%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  451      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193354      0.10%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               381431      0.20%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1247418      0.64%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                283      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22523925     11.52%     91.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14411555      7.37%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          971403      0.50%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600649      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195569383                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5316161                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10474995                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4995111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6066268                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2941184                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015039                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2458044     83.57%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   9000      0.31%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1789      0.06%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 227891      7.75%     91.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102765      3.49%     95.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20555      0.70%     95.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121122      4.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              191448855                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          466042464                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189295509                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         201369949                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197906079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195569383                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 155                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         9528843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             66465                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             89                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11611741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82371049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.374249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.460110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31921267     38.75%     38.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6803160      8.26%     47.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8150455      9.89%     56.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9095541     11.04%     67.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7794345      9.46%     77.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5885648      7.15%     84.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6747694      8.19%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3696606      4.49%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2276333      2.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82371049                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.371697                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            654861                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           161684                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23528616                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16142912                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83007907                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82459677                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            859                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23414174                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19186770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            431051                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9676843                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9145670                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.510885                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1113099                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          510467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             496598                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13869                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          391                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         9488953                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            334582                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80970416                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.326496                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.818583                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35054815     43.29%     43.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10103634     12.48%     55.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5190862      6.41%     62.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9334686     11.53%     73.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2566064      3.17%     76.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3802794      4.70%     81.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3376553      4.17%     85.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1977668      2.44%     88.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9563340     11.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80970416                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9563340                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34430323                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34430323                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34430323                       # number of overall hits
system.cpu.dcache.overall_hits::total        34430323                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       353198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         353198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       353198                       # number of overall misses
system.cpu.dcache.overall_misses::total        353198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22862799492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22862799492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22862799492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22862799492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34783521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34783521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34783521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34783521                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64730.829427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64730.829427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64730.829427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64730.829427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22887                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.862676                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242905                       # number of writebacks
system.cpu.dcache.writebacks::total            242905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        94689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94689                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94689                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94689                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18408462492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18408462492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18408462492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18408462492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71210.141589                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71210.141589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71210.141589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71210.141589                       # average overall mshr miss latency
system.cpu.dcache.replacements                 257994                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19046234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19046234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       159702                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        159702                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8401011500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8401011500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19205936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19205936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52604.297379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52604.297379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        82103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        82103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4354608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4354608000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56116.805629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56116.805629                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14461787992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14461787992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74739.467441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74739.467441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14053854492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14053854492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77684.232447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77684.232447                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.652115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34688832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258506                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.189659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.652115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69825548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69825548                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19708278                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29946526                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30316938                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2060359                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 338948                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9001298                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96683                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201688677                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541252                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23318825                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15888740                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23428                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109800                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20831932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      109319427                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23414174                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10755367                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61101425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  871244                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  295                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1753                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17043087                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                152758                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82371049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.505145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.349354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47803015     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1487452      1.81%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3827291      4.65%     64.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3133386      3.80%     68.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1914255      2.32%     70.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2306400      2.80%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2381163      2.89%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1811460      2.20%     78.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17706627     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82371049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.283947                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.325732                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16896644                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16896644                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16896644                       # number of overall hits
system.cpu.icache.overall_hits::total        16896644                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146442                       # number of overall misses
system.cpu.icache.overall_misses::total        146442                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2003941500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2003941500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2003941500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2003941500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17043086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17043086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17043086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17043086                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008592                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13684.199205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13684.199205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13684.199205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13684.199205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          383                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145364                       # number of writebacks
system.cpu.icache.writebacks::total            145364                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          569                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          569                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          569                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          569                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1834487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1834487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1834487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1834487000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008559                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008559                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12575.918779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12575.918779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12575.918779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12575.918779                       # average overall mshr miss latency
system.cpu.icache.replacements                 145364                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16896644                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16896644                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146442                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2003941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2003941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17043086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17043086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13684.199205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13684.199205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          569                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          569                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1834487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1834487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12575.918779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12575.918779                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.618225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17042517                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.831196                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.618225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34232045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34232045                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17043337                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           384                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4064286                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1069354                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                29001                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1149                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 565326                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48034                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41229838000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 338948                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20766617                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9586226                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2654                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31264749                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20411855                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              200523951                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 65670                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 721006                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    828                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19328609                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           222064189                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   523384679                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                307449688                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5971977                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 13731396                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11548529                       # count of insts added to the skid buffer
system.cpu.rob.reads                        269230394                       # The number of ROB reads
system.cpu.rob.writes                       397138915                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49400                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193917                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144517                       # number of overall hits
system.l2.overall_hits::.cpu.data               49400                       # number of overall hits
system.l2.overall_hits::total                  193917                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209106                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210459                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1353                       # number of overall misses
system.l2.overall_misses::.cpu.data            209106                       # number of overall misses
system.l2.overall_misses::total                210459                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94162500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17489940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17584102500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94162500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17489940000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17584102500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69595.343681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83641.502396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83551.202372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69595.343681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83641.502396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83551.202372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198749                       # number of writebacks
system.l2.writebacks::total                    198749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80334750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15363285750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15443620500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80334750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15363285750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15443620500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59375.277162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73471.281312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73380.660841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59375.277162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73471.281312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73380.660841                       # average overall mshr miss latency
system.l2.replacements                         202579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145364                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145364                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145364                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145364                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19594                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19594                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13569102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13569102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84108.266338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84108.266338                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11928681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11928681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73940.091366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73940.091366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94162500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94162500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69595.343681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69595.343681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80334750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80334750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59375.277162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59375.277162                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3920837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3920837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.615818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82065.376646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82065.376646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47777                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47777                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3434604750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3434604750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.615818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.615818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71888.246437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71888.246437                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.528928                       # Cycle average of tags in use
system.l2.tags.total_refs                      807710                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.832169                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.026240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.692332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.810356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6672643                       # Number of tag accesses
system.l2.tags.data_accesses                  6672643                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000683261250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186857                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210459                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.682548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.816958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.873234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11895     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.697841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8207     68.96%     68.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.07%     69.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2908     24.43%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              631      5.30%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      1.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13469376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12719936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    326.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41229580000                       # Total gap between requests
system.mem_ctrls.avgGap                     100754.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13382400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2100226.539818080608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 324580465.244612455368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 308469414.796148359776                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1353                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209106                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35685750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8462825250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 984138533250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26375.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40471.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4951665.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13382784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13469376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1353                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209106                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210459                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2100227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    324589779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        326690005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2100227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2100227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    308512878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       308512878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    308512878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2100227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    324589779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       635202884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210453                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4552517250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052265000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8498511000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21631.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40381.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91465                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.275536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.809920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.630412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173584     72.43%     72.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45400     18.94%     91.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9442      3.94%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5295      2.21%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3542      1.48%     99.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1302      0.54%     99.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          600      0.25%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          214      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          263      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13468992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              326.680692                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              308.469415                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856964220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455479695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751285080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518246820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3254518800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17884534890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    771597120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24492626625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   594.051003                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1856112000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1376700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37997026000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854093940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       453961695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751349340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519076800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3254518800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17872410990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    781806720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24487218285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.919828                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1882048250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1376700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37971089750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2997                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161329                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622664                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622664                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622664                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26189312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210459                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301800250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263073750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145364                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18919                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180923                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180923                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145873                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77583                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437107                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18638976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32090304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50729280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202582                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           606961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040397                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606032     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    908      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             606961                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41229838000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792139000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218818482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387760500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
