// Seed: 2048225923
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    input uwire id_9,
    input wire id_10,
    output tri id_11,
    input uwire id_12,
    input wire id_13,
    input wor id_14,
    input uwire id_15,
    output wor id_16,
    input wor id_17
);
  wor id_19, id_20, id_21;
  wire id_22;
  assign id_19 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output wand  id_2,
    input  wire  id_3,
    input  logic id_4,
    output logic id_5,
    input  wor   id_6
);
  always if (1) id_5 <= id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_6,
      id_0,
      id_1,
      id_6,
      id_2,
      id_3
  );
endmodule
