{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619610735516 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619610735516 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619610735591 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619610735591 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd " "Source file: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1619610735665 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1619610735665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619610736995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619610736995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 13:52:16 2021 " "Processing started: Wed Apr 28 13:52:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619610736995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610736995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610736996 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610737128 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1619610737128 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo24_8.qip " "Tcl Script File fifo24_8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo24_8.qip " "set_global_assignment -name QIP_FILE fifo24_8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610737128 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1619610737128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619610737611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619610737611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo8_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo8_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo8_8-SYN " "Found design unit 1: fifo8_8-SYN" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/fifo8_8.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749859 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo8_8 " "Found entity 1: fifo8_8" {  } { { "fifo8_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/fifo8_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610749859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_ReferenceTop-reference_arch " "Found design unit 1: DE1_SoC_ReferenceTop-reference_arch" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749861 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_ReferenceTop " "Found entity 1: DE1_SoC_ReferenceTop" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610749861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_top-fpga_arch " "Found design unit 1: fpga_top-fpga_arch" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749862 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610749862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulation_top-loopback_arch " "Found design unit 1: modulation_top-loopback_arch" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749863 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulation_top " "Found entity 1: modulation_top" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610749863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo32_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo32_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32_8-SYN " "Found design unit 1: fifo32_8-SYN" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/fifo32_8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749864 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32_8 " "Found entity 1: fifo32_8" {  } { { "fifo32_8.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/fifo32_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610749864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610749864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_ReferenceTop " "Elaborating entity \"DE1_SoC_ReferenceTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619610749965 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLOCK_1 DE1_SoC_ReferenceTop.vhd(66) " "VHDL Signal Declaration warning at DE1_SoC_ReferenceTop.vhd(66): used implicit default value for signal \"CLOCK_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619610749967 "|DE1_SoC_ReferenceTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_top fpga_top:fpga_top_inst " "Elaborating entity \"fpga_top\" for hierarchy \"fpga_top:fpga_top_inst\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "fpga_top_inst" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619610749976 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "framing_modulation_tx fpga_top.vhd(42) " "VHDL Signal Declaration warning at fpga_top.vhd(42): used implicit default value for signal \"framing_modulation_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619610749976 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modulation_framing_rx fpga_top.vhd(42) " "Verilog HDL or VHDL warning at fpga_top.vhd(42): object \"modulation_framing_rx\" assigned a value but never read" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749976 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_modulation_wr_data fpga_top.vhd(45) " "Verilog HDL or VHDL warning at fpga_top.vhd(45): object \"status_modulation_wr_data\" assigned a value but never read" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749977 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_modulation_wrreq fpga_top.vhd(46) " "Verilog HDL or VHDL warning at fpga_top.vhd(46): object \"status_modulation_wrreq\" assigned a value but never read" {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749977 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "status_modulation_full fpga_top.vhd(46) " "VHDL Signal Declaration warning at fpga_top.vhd(46): used implicit default value for signal \"status_modulation_full\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/fpga_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619610749977 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulation_top fpga_top:fpga_top_inst\|modulation_top:modulation_inst " "Elaborating entity \"modulation_top\" for hierarchy \"fpga_top:fpga_top_inst\|modulation_top:modulation_inst\"" {  } { { "../hdl/fpga_top.vhd" "modulation_inst" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/fpga_top.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619610749985 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "framing_rx_data modulation_top.vhd(10) " "VHDL Signal Declaration warning at modulation_top.vhd(10): used implicit default value for signal \"framing_rx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619610749985 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "status_modulation_data modulation_top.vhd(15) " "VHDL Signal Declaration warning at modulation_top.vhd(15): used explicit default value for signal \"status_modulation_data\" because signal was never assigned a value" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "status_modulation_wrreq modulation_top.vhd(16) " "VHDL Signal Declaration warning at modulation_top.vhd(16): used explicit default value for signal \"status_modulation_wrreq\" because signal was never assigned a value" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_a modulation_top.vhd(25) " "Verilog HDL or VHDL warning at modulation_top.vhd(25): object \"data_out_a\" assigned a value but never read" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_b modulation_top.vhd(25) " "Verilog HDL or VHDL warning at modulation_top.vhd(25): object \"data_out_b\" assigned a value but never read" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_a modulation_top.vhd(25) " "Verilog HDL or VHDL warning at modulation_top.vhd(25): object \"data_in_a\" assigned a value but never read" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in_b modulation_top.vhd(25) " "Verilog HDL or VHDL warning at modulation_top.vhd(25): object \"data_in_b\" assigned a value but never read" {  } { { "../hdl/modulation_top.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/modulation_top.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619610749986 "|DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c84 " "Found entity 1: altsyncram_0c84" {  } { { "db/altsyncram_0c84.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/altsyncram_0c84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610752534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610752534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610752753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610752753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610752835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610752835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9i " "Found entity 1: cntr_a9i" {  } { { "db/cntr_a9i.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cntr_a9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610752939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610752939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610752999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610752999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610753079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610753079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610753178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610753178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610753245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610753245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610753326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610753326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610753383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610753383 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619610754403 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619610754709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.28.13:52:39 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl " "2021.04.28.13:52:39 Progress: Loading sld78a6c0c4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610759757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610762729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610762915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610764361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610764628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610764894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610765188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610765193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610765194 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619610765931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/alt_sld_fab.v" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610766442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610766442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610766644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610766644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610766645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610766645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610766823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610766823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610767033 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610767033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610767033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/db/ip/sld78a6c0c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619610767216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610767216 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619610769816 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619610769816 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[35\] GND pin " "The pin \"GPIO_0\[35\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[33\] GND pin " "The pin \"GPIO_0\[33\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[32\] VCC pin " "The pin \"GPIO_0\[32\]\" is fed by VCC" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[16\] GND pin " "The pin \"GPIO_0\[16\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[35\] VCC pin " "The pin \"GPIO_1\[35\]\" is fed by VCC" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1619610769818 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1619610769818 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610769888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610769888 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1619610769888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619610769888 "|DE1_SoC_ReferenceTop|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619610769888 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_1 49 161 0 0 112 " "Partially connected in-system debug instance \"auto_signaltap_1\" to 49 of its 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 112 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1619610772644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619610772713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619610772713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619610772996 "|DE1_SoC_ReferenceTop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619610772996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1459 " "Implemented 1459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619610773006 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619610773006 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619610773006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1281 " "Implemented 1281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619610773006 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619610773006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619610773006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619610773038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:52:53 2021 " "Processing ended: Wed Apr 28 13:52:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619610773038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619610773038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619610773038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619610773038 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610774297 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1619610774297 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo24_8.qip " "Tcl Script File fifo24_8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo24_8.qip " "set_global_assignment -name QIP_FILE fifo24_8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610774297 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1619610774297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619610774309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619610774310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 13:52:53 2021 " "Processing started: Wed Apr 28 13:52:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619610774310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619610774310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619610774311 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619610774383 ""}
{ "Info" "0" "" "Project  = DE1-SOC-342x9" {  } {  } 0 0 "Project  = DE1-SOC-342x9" 0 0 "Fitter" 0 0 1619610774384 ""}
{ "Info" "0" "" "Revision = 1_1_0" {  } {  } 0 0 "Revision = 1_1_0" 0 0 "Fitter" 0 0 1619610774384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619610774652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619610774652 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "1_1_0 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"1_1_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619610774670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619610774755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619610774755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619610775470 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619610775503 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619610775667 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1619610775725 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "No exact pin location assignment(s) for 97 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619610776102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1619610795272 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610795650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619610795676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619610795681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619610795695 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619610795707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619610795708 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619610795716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619610795720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619610795725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619610795725 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610795859 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610810062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610810062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610810062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619610810062 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1619610810062 ""}
{ "Info" "ISTA_SDC_FOUND" "1_1_0.out.sdc " "Reading SDC File: '1_1_0.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1619610810090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810091 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810092 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810093 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810094 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810095 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810095 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 64 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(64): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810096 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810097 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810098 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810098 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 68 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(68): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1619610810099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810099 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810100 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810100 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810101 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810101 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810102 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810103 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810103 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810104 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810105 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810105 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810106 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810106 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810107 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810108 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810108 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810109 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810109 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810110 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810111 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810111 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810112 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810113 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810113 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810114 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810115 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810115 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610810116 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1619610810116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619610810146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619610810146 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1619610810150 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619610810150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619610810150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619610810150 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1619610810150 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1619610810150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619610810215 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1619610810544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610840745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619610849887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619610853585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610853585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619610856151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619610868831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619610868831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619610871818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619610871818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610871821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.71 " "Total time spent on timing analysis during the Fitter is 3.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619610876423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619610876513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619610878351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619610878352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619610880100 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619610890000 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1619610890481 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently enabled " "Pin GPIO_1\[35\] has a permanently enabled output enable" {  } { { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/haraldbid/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "../hdl/DE1_SoC_ReferenceTop.vhd" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1619610890501 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1619610890501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg " "Generated suppressed messages file /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619610890834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 86 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1624 " "Peak virtual memory: 1624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619610892493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:54:52 2021 " "Processing ended: Wed Apr 28 13:54:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619610892493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619610892493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619610892493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619610892493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619610893925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619610893926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 13:54:53 2021 " "Processing started: Wed Apr 28 13:54:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619610893926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619610893926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619610893926 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610894056 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1619610894056 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo24_8.qip " "Tcl Script File fifo24_8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo24_8.qip " "set_global_assignment -name QIP_FILE fifo24_8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610894057 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1619610894057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619610895016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619610904611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619610905369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:55:05 2021 " "Processing ended: Wed Apr 28 13:55:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619610905369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619610905369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619610905369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619610905369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619610905644 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610906671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1619610906671 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo24_8.qip " "Tcl Script File fifo24_8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo24_8.qip " "set_global_assignment -name QIP_FILE fifo24_8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610906671 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1619610906671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619610906693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619610906694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 13:55:06 2021 " "Processing started: Wed Apr 28 13:55:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619610906694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619610906694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_sta DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619610906694 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619610906760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619610907671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619610907672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610907756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610907756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610908831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610908831 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1619610908831 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1619610908831 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1619610908831 ""}
{ "Info" "ISTA_SDC_FOUND" "1_1_0.out.sdc " "Reading SDC File: '1_1_0.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1619610908852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 49 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(49): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908854 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock \{CLOCK_50\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908854 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 50 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(50): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908855 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908856 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 51 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at 1_1_0.out.sdc(51): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908857 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908857 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock 1_1_0.out.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument -source is an empty collection" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 64 soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(64): soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908858 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 64 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908858 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 65 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908859 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 66 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908859 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 67 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908859 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "1_1_0.out.sdc 68 soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at 1_1_0.out.sdc(68): soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908860 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 68 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908860 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 69 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908860 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 70 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908861 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 71 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908861 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 72 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908861 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 73 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908862 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 74 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908862 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 75 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908863 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 76 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908863 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 77 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908863 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 78 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908864 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 79 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908864 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 80 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908864 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 81 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908865 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 82 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908865 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 83 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908866 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 84 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908866 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 85 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908866 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 86 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -rise_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908867 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 87 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908867 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 88 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908867 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 89 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908868 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 90 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908868 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 91 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908869 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 92 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908869 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 93 Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -rise_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908869 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 94 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_from with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1619610908870 ""}  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty 1_1_0.out.sdc 95 Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_to with value \[get_clocks \{soc_inst\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" "" { Text "/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/1_1_0.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1619610908870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619610908882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619610909756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619610909759 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619610909772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.597 " "Worst-case setup slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 altera_reserved_tck  " "    9.597               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610909852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610909865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.757 " "Worst-case recovery slack is 29.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.757               0.000 altera_reserved_tck  " "   29.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610909872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 altera_reserved_tck  " "    0.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610909877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.046 " "Worst-case minimum pulse width slack is 15.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 altera_reserved_tck  " "   15.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610909879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610909879 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619610909914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619610909979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619610913053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619610914110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.775 " "Worst-case setup slack is 9.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 altera_reserved_tck  " "    9.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610914143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 altera_reserved_tck  " "    0.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610914155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.901 " "Worst-case recovery slack is 29.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.901               0.000 altera_reserved_tck  " "   29.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610914161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610914166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.046 " "Worst-case minimum pulse width slack is 15.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 altera_reserved_tck  " "   15.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610914169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610914169 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619610914211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619610914502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619610917340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619610918448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.572 " "Worst-case setup slack is 12.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.572               0.000 altera_reserved_tck  " "   12.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610918460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 altera_reserved_tck  " "    0.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610918472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.785 " "Worst-case recovery slack is 30.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.785               0.000 altera_reserved_tck  " "   30.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610918478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.271 " "Worst-case removal slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 altera_reserved_tck  " "    0.271               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610918483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.732 " "Worst-case minimum pulse width slack is 14.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.732               0.000 altera_reserved_tck  " "   14.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610918485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610918485 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619610918530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619610919735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.106 " "Worst-case setup slack is 13.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.106               0.000 altera_reserved_tck  " "   13.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610919749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610919761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.053 " "Worst-case recovery slack is 31.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.053               0.000 altera_reserved_tck  " "   31.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610919766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.218 " "Worst-case removal slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 altera_reserved_tck  " "    0.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610919770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.738 " "Worst-case minimum pulse width slack is 14.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.738               0.000 altera_reserved_tck  " "   14.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619610919772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619610919772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619610922962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619610922963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 81 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619610923078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:55:23 2021 " "Processing ended: Wed Apr 28 13:55:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619610923078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619610923078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619610923078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619610923078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1619610924513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619610924514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 28 13:55:24 2021 " "Processing started: Wed Apr 28 13:55:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619610924514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619610924514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1-SOC-342x9 -c 1_1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619610924514 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "soc_system/synthesis/soc_system.qip " "Tcl Script File soc_system/synthesis/soc_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip " "set_global_assignment -name QIP_FILE soc_system/synthesis/soc_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610924667 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1619610924667 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fifo24_8.qip " "Tcl Script File fifo24_8.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fifo24_8.qip " "set_global_assignment -name QIP_FILE fifo24_8.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1619610924667 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1619610924667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619610925769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_1_0.vho /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/simulation/modelsim/ simulation " "Generated file 1_1_0.vho in folder \"/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/RefDesign20200615/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619610927320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619610930030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 28 13:55:30 2021 " "Processing ended: Wed Apr 28 13:55:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619610930030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619610930030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619610930030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619610930030 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1619610930230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 294 s " "Quartus Prime Full Compilation was successful. 0 errors, 294 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619610930230 ""}
