{
  "module_name": "Kconfig",
  "hash_id": "9b20766598f96e288593ede3480cfce5749ddff4a4d4ca7a0d32d849794012bc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/reset/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nconfig ARCH_HAS_RESET_CONTROLLER\n\tbool\n\nmenuconfig RESET_CONTROLLER\n\tbool \"Reset Controller Support\"\n\tdefault y if ARCH_HAS_RESET_CONTROLLER\n\thelp\n\t  Generic Reset Controller support.\n\n\t  This framework is designed to abstract reset handling of devices\n\t  via GPIOs or SoC-internal reset controller modules.\n\n\t  If unsure, say no.\n\nif RESET_CONTROLLER\n\nconfig RESET_A10SR\n\ttristate \"Altera Arria10 System Resource Reset\"\n\tdepends on MFD_ALTERA_A10SR || COMPILE_TEST\n\thelp\n\t  This option enables support for the external reset functions for\n\t  peripheral PHYs on the Altera Arria10 System Resource Chip.\n\nconfig RESET_ATH79\n\tbool \"AR71xx Reset Driver\" if COMPILE_TEST\n\tdefault ATH79\n\thelp\n\t  This enables the ATH79 reset controller driver that supports the\n\t  AR71xx SoC reset controller.\n\nconfig RESET_AXS10X\n\tbool \"AXS10x Reset Driver\" if COMPILE_TEST\n\tdefault ARC_PLAT_AXS10X\n\thelp\n\t  This enables the reset controller driver for AXS10x.\n\nconfig RESET_BCM6345\n\tbool \"BCM6345 Reset Controller\"\n\tdepends on BMIPS_GENERIC || COMPILE_TEST\n\tdefault BMIPS_GENERIC\n\thelp\n\t  This enables the reset controller driver for BCM6345 SoCs.\n\nconfig RESET_BERLIN\n\ttristate \"Berlin Reset Driver\"\n\tdepends on ARCH_BERLIN || COMPILE_TEST\n\tdefault m if ARCH_BERLIN\n\thelp\n\t  This enables the reset controller driver for Marvell Berlin SoCs.\n\nconfig RESET_BRCMSTB\n\ttristate \"Broadcom STB reset controller\"\n\tdepends on ARCH_BRCMSTB || COMPILE_TEST\n\tdefault ARCH_BRCMSTB\n\thelp\n\t  This enables the reset controller driver for Broadcom STB SoCs using\n\t  a SUN_TOP_CTRL_SW_INIT style controller.\n\nconfig RESET_BRCMSTB_RESCAL\n\ttristate \"Broadcom STB RESCAL reset controller\"\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_BRCMSTB || COMPILE_TEST\n\tdefault ARCH_BRCMSTB\n\thelp\n\t  This enables the RESCAL reset controller for SATA, PCIe0, or PCIe1 on\n\t  BCM7216.\n\nconfig RESET_HSDK\n\tbool \"Synopsys HSDK Reset Driver\"\n\tdepends on HAS_IOMEM\n\tdepends on ARC_SOC_HSDK || COMPILE_TEST\n\thelp\n\t  This enables the reset controller driver for HSDK board.\n\nconfig RESET_IMX7\n\ttristate \"i.MX7/8 Reset Driver\"\n\tdepends on HAS_IOMEM\n\tdepends on SOC_IMX7D || (ARM64 && ARCH_MXC) || COMPILE_TEST\n\tdefault y if SOC_IMX7D\n\tselect MFD_SYSCON\n\thelp\n\t  This enables the reset controller driver for i.MX7 SoCs.\n\nconfig RESET_INTEL_GW\n\tbool \"Intel Reset Controller Driver\"\n\tdepends on X86 || COMPILE_TEST\n\tdepends on OF && HAS_IOMEM\n\tselect REGMAP_MMIO\n\thelp\n\t  This enables the reset controller driver for Intel Gateway SoCs.\n\t  Say Y to control the reset signals provided by reset controller.\n\t  Otherwise, say N.\n\nconfig RESET_K210\n\tbool \"Reset controller driver for Canaan Kendryte K210 SoC\"\n\tdepends on (SOC_CANAAN || COMPILE_TEST) && OF\n\tselect MFD_SYSCON\n\tdefault SOC_CANAAN\n\thelp\n\t  Support for the Canaan Kendryte K210 RISC-V SoC reset controller.\n\t  Say Y if you want to control reset signals provided by this\n\t  controller.\n\nconfig RESET_LANTIQ\n\tbool \"Lantiq XWAY Reset Driver\" if COMPILE_TEST\n\tdefault SOC_TYPE_XWAY\n\thelp\n\t  This enables the reset controller driver for Lantiq / Intel XWAY SoCs.\n\nconfig RESET_LPC18XX\n\tbool \"LPC18xx/43xx Reset Driver\" if COMPILE_TEST\n\tdefault ARCH_LPC18XX\n\thelp\n\t  This enables the reset controller driver for NXP LPC18xx/43xx SoCs.\n\nconfig RESET_MCHP_SPARX5\n\tbool \"Microchip Sparx5 reset driver\"\n\tdepends on ARCH_SPARX5 || SOC_LAN966 || COMPILE_TEST\n\tdefault y if SPARX5_SWITCH\n\tselect MFD_SYSCON\n\thelp\n\t  This driver supports switch core reset for the Microchip Sparx5 SoC.\n\nconfig RESET_MESON\n\ttristate \"Meson Reset Driver\"\n\tdepends on ARCH_MESON || COMPILE_TEST\n\tdefault ARCH_MESON\n\thelp\n\t  This enables the reset driver for Amlogic Meson SoCs.\n\nconfig RESET_MESON_AUDIO_ARB\n\ttristate \"Meson Audio Memory Arbiter Reset Driver\"\n\tdepends on ARCH_MESON || COMPILE_TEST\n\thelp\n\t  This enables the reset driver for Audio Memory Arbiter of\n\t  Amlogic's A113 based SoCs\n\nconfig RESET_NPCM\n\tbool \"NPCM BMC Reset Driver\" if COMPILE_TEST\n\tdefault ARCH_NPCM\n\thelp\n\t  This enables the reset controller driver for Nuvoton NPCM\n\t  BMC SoCs.\n\nconfig RESET_NUVOTON_MA35D1\n\tbool \"Nuvoton MA35D1 Reset Driver\"\n\tdepends on ARCH_MA35 || COMPILE_TEST\n\tdefault ARCH_MA35\n\thelp\n\t  This enables the reset controller driver for Nuvoton MA35D1 SoC.\n\nconfig RESET_PISTACHIO\n\tbool \"Pistachio Reset Driver\"\n\tdepends on MIPS || COMPILE_TEST\n\thelp\n\t  This enables the reset driver for ImgTec Pistachio SoCs.\n\nconfig RESET_POLARFIRE_SOC\n\tbool \"Microchip PolarFire SoC (MPFS) Reset Driver\"\n\tdepends on MCHP_CLK_MPFS\n\tselect AUXILIARY_BUS\n\tdefault MCHP_CLK_MPFS\n\thelp\n\t  This driver supports peripheral reset for the Microchip PolarFire SoC\n\nconfig RESET_QCOM_AOSS\n\ttristate \"Qcom AOSS Reset Driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  This enables the AOSS (always on subsystem) reset driver\n\t  for Qualcomm SDM845 SoCs. Say Y if you want to control\n\t  reset signals provided by AOSS for Modem, Venus, ADSP,\n\t  GPU, Camera, Wireless, Display subsystem. Otherwise, say N.\n\nconfig RESET_QCOM_PDC\n\ttristate \"Qualcomm PDC Reset Driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  This enables the PDC (Power Domain Controller) reset driver\n\t  for Qualcomm Technologies Inc SDM845 SoCs. Say Y if you want\n\t  to control reset signals provided by PDC for Modem, Compute,\n\t  Display, GPU, Debug, AOP, Sensors, Audio, SP and APPS.\n\nconfig RESET_RASPBERRYPI\n\ttristate \"Raspberry Pi 4 Firmware Reset Driver\"\n\tdepends on RASPBERRYPI_FIRMWARE || (RASPBERRYPI_FIRMWARE=n && COMPILE_TEST)\n\tdefault USB_XHCI_PCI\n\thelp\n\t  Raspberry Pi 4's co-processor controls some of the board's HW\n\t  initialization process, but it's up to Linux to trigger it when\n\t  relevant. This driver provides a reset controller capable of\n\t  interfacing with RPi4's co-processor and model these firmware\n\t  initialization routines as reset lines.\n\nconfig RESET_RZG2L_USBPHY_CTRL\n\ttristate \"Renesas RZ/G2L USBPHY control driver\"\n\tdepends on ARCH_RZG2L || COMPILE_TEST\n\thelp\n\t  Support for USBPHY Control found on RZ/G2L family. It mainly\n\t  controls reset and power down of the USB/PHY.\n\nconfig RESET_SCMI\n\ttristate \"Reset driver controlled via ARM SCMI interface\"\n\tdepends on ARM_SCMI_PROTOCOL || COMPILE_TEST\n\tdefault ARM_SCMI_PROTOCOL\n\thelp\n\t  This driver provides support for reset signal/domains that are\n\t  controlled by firmware that implements the SCMI interface.\n\n\t  This driver uses SCMI Message Protocol to interact with the\n\t  firmware controlling all the reset signals.\n\nconfig RESET_SIMPLE\n\tbool \"Simple Reset Controller Driver\" if COMPILE_TEST || EXPERT\n\tdefault ARCH_ASPEED || ARCH_BCMBCA || ARCH_BITMAIN || ARCH_REALTEK || ARCH_STM32 || (ARCH_INTEL_SOCFPGA && ARM64) || ARCH_SUNXI || ARC\n\tdepends on HAS_IOMEM\n\thelp\n\t  This enables a simple reset controller driver for reset lines that\n\t  that can be asserted and deasserted by toggling bits in a contiguous,\n\t  exclusive register space.\n\n\t  Currently this driver supports:\n\t   - Altera SoCFPGAs\n\t   - ASPEED BMC SoCs\n\t   - Bitmain BM1880 SoC\n\t   - Realtek SoCs\n\t   - RCC reset controller in STM32 MCUs\n\t   - Allwinner SoCs\n\t   - SiFive FU740 SoCs\n\nconfig RESET_SOCFPGA\n\tbool \"SoCFPGA Reset Driver\" if COMPILE_TEST && (!ARM || !ARCH_INTEL_SOCFPGA)\n\tdefault ARM && ARCH_INTEL_SOCFPGA\n\tselect RESET_SIMPLE\n\thelp\n\t  This enables the reset driver for the SoCFPGA ARMv7 platforms. This\n\t  driver gets initialized early during platform init calls.\n\nconfig RESET_SUNPLUS\n\tbool \"Sunplus SoCs Reset Driver\" if COMPILE_TEST\n\tdefault ARCH_SUNPLUS\n\thelp\n\t  This enables the reset driver support for Sunplus SoCs.\n\t  The reset lines that can be asserted and deasserted by toggling bits\n\t  in a contiguous, exclusive register space. The register is HIWORD_MASKED,\n\t  which means each register holds 16 reset lines.\n\nconfig RESET_SUNXI\n\tbool \"Allwinner SoCs Reset Driver\" if COMPILE_TEST && !ARCH_SUNXI\n\tdefault ARCH_SUNXI\n\tselect RESET_SIMPLE\n\thelp\n\t  This enables the reset driver for Allwinner SoCs.\n\nconfig RESET_TI_SCI\n\ttristate \"TI System Control Interface (TI-SCI) reset driver\"\n\tdepends on TI_SCI_PROTOCOL || (COMPILE_TEST && TI_SCI_PROTOCOL=n)\n\thelp\n\t  This enables the reset driver support over TI System Control Interface\n\t  available on some new TI's SoCs. If you wish to use reset resources\n\t  managed by the TI System Controller, say Y here. Otherwise, say N.\n\nconfig RESET_TI_SYSCON\n\ttristate \"TI SYSCON Reset Driver\"\n\tdepends on HAS_IOMEM\n\tselect MFD_SYSCON\n\thelp\n\t  This enables the reset driver support for TI devices with\n\t  memory-mapped reset registers as part of a syscon device node. If\n\t  you wish to use the reset framework for such memory-mapped devices,\n\t  say Y here. Otherwise, say N.\n\nconfig RESET_TI_TPS380X\n\ttristate \"TI TPS380x Reset Driver\"\n\tselect GPIOLIB\n\thelp\n\t  This enables the reset driver support for TI TPS380x devices. If\n\t  you wish to use the reset framework for such devices, say Y here.\n\t  Otherwise, say N.\n\nconfig RESET_TN48M_CPLD\n\ttristate \"Delta Networks TN48M switch CPLD reset controller\"\n\tdepends on MFD_TN48M_CPLD || COMPILE_TEST\n\tdefault MFD_TN48M_CPLD\n\thelp\n\t  This enables the reset controller driver for the Delta TN48M CPLD.\n\t  It provides reset signals for Armada 7040 and 385 SoC-s, Alleycat 3X\n\t  switch MAC-s, Alaska OOB ethernet PHY, Quad Alaska ethernet PHY-s and\n\t  Microchip PD69200 PoE PSE controller.\n\n\t  This driver can also be built as a module. If so, the module will be\n\t  called reset-tn48m.\n\nconfig RESET_UNIPHIER\n\ttristate \"Reset controller driver for UniPhier SoCs\"\n\tdepends on ARCH_UNIPHIER || COMPILE_TEST\n\tdepends on OF && MFD_SYSCON\n\tdefault ARCH_UNIPHIER\n\thelp\n\t  Support for reset controllers on UniPhier SoCs.\n\t  Say Y if you want to control reset signals provided by System Control\n\t  block, Media I/O block, Peripheral Block.\n\nconfig RESET_UNIPHIER_GLUE\n\ttristate \"Reset driver in glue layer for UniPhier SoCs\"\n\tdepends on (ARCH_UNIPHIER || COMPILE_TEST) && OF\n\tdefault ARCH_UNIPHIER\n\tselect RESET_SIMPLE\n\thelp\n\t  Support for peripheral core reset included in its own glue layer\n\t  on UniPhier SoCs. Say Y if you want to control reset signals\n\t  provided by the glue layer.\n\nconfig RESET_ZYNQ\n\tbool \"ZYNQ Reset Driver\" if COMPILE_TEST\n\tdefault ARCH_ZYNQ\n\thelp\n\t  This enables the reset controller driver for Xilinx Zynq SoCs.\n\nsource \"drivers/reset/starfive/Kconfig\"\nsource \"drivers/reset/sti/Kconfig\"\nsource \"drivers/reset/hisilicon/Kconfig\"\nsource \"drivers/reset/tegra/Kconfig\"\n\nendif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}