# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal --trace -I/home/woong/projects/verilog_tutorials/RV32I/core/common -I/home/woong/projects/verilog_tutorials/RV32I/core/singlecycle --cc /home/woong/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_top.v --exe tb.cpp --Mdir singlecycle"
S       475    53860  1721291987    21745355  1721291987    21745355 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_adder.v"
S      1767    53853  1721909614   638127250  1721909614   638127250 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_alu.v"
S      4282    53910  1721905635   148180241  1721905635   148180241 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_configs.v"
S      1263    74260  1721896876   718296868  1721896876   718296868 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_dmem.v"
S      1967   439801  1721895202   448319162  1721895202   448319162 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_dmem_interface.v"
S       681   439767  1721896886   158296742  1721896886   158296742 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_imem.v"
S      1074    74725  1721906804   418164671  1721906804   418164671 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_immext.v"
S       749    53863  1721292057   231744322  1721292057   231744322 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_mux.v"
S      1196    53679  1721292063   431744231  1721292063   431744231 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_regfile.v"
S       772    53994  1721292068   751744153  1721292068   751744153 "/home/woong/projects/verilog_tutorials/RV32I/core/common/../common/riscv_register.v"
S      4282    53910  1721905635   148180241  1721905635   148180241 "/home/woong/projects/verilog_tutorials/RV32I/core/common/riscv_configs.v"
S      2812    76847  1721895222   538318895  1721895222   538318895 "/home/woong/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_cpu.v"
S      7375    74922  1721910004   388122060  1721910004   388122060 "/home/woong/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_ctrl.v"
S      3901    78354  1721293515    71722876  1721293515    71722876 "/home/woong/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_datapath.v"
S      1644    76851  1721895047   868321221  1721895047   868321221 "/home/woong/projects/verilog_tutorials/RV32I/core/singlecycle/riscv_top.v"
S   7892640    74729  1717982898    56995652  1598506306           0 "/usr/bin/verilator_bin"
T     39479   440998  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top.cpp"
T      7231   440995  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top.h"
T      1765   441000  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top.mk"
T    356975   440996  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__Slow.cpp"
T       609   440984  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__Syms.cpp"
T       983   440991  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__Syms.h"
T     19402   440994  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__Trace.cpp"
T     36850   440992  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__Trace__Slow.cpp"
T      1559   441001  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__ver.d"
T         0        0  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top__verFiles.dat"
T      1629   440999  1721910007   708122016  1721910007   708122016 "singlecycle/Vriscv_top_classes.mk"
