
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	402450 <ferror@plt+0xba0>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 416000 <ferror@plt+0x14750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <strtok@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <daemon@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <pause@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <tcgetattr@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <signal@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <malloc@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <open@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <sleep@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <vwarnx@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <__strtoul_internal@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <strcasecmp@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <strdup@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <close@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <write@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <abort@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <textdomain@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x15750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <getopt_long@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x15750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <strcmp@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x15750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <warn@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x15750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <__ctype_b_loc@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <strtol@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <cfsetspeed@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <free@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <nanosleep@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <vasprintf@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <strndup@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <strspn@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <strchr@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <tcsetattr@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <isatty@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <cfmakeraw@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <dcgettext@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <fprintf@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <err@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <ioctl@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	stp	x29, x30, [sp, #-320]!
  4018c4:	mov	x29, sp
  4018c8:	stp	x21, x22, [sp, #32]
  4018cc:	adrp	x21, 402000 <ferror@plt+0x750>
  4018d0:	add	x21, x21, #0x658
  4018d4:	stp	x19, x20, [sp, #16]
  4018d8:	mov	w19, w0
  4018dc:	mov	x20, x1
  4018e0:	mov	w0, #0x9                   	// #9
  4018e4:	mov	x1, x21
  4018e8:	bl	4015f0 <signal@plt>
  4018ec:	mov	x1, x21
  4018f0:	mov	w0, #0x2                   	// #2
  4018f4:	bl	4015f0 <signal@plt>
  4018f8:	adrp	x21, 404000 <ferror@plt+0x2750>
  4018fc:	mov	w0, #0x6                   	// #6
  401900:	adrp	x1, 404000 <ferror@plt+0x2750>
  401904:	add	x1, x1, #0x810
  401908:	bl	4018a0 <setlocale@plt>
  40190c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401910:	add	x1, x1, #0x728
  401914:	add	x21, x21, #0x740
  401918:	mov	x0, x21
  40191c:	bl	401640 <bindtextdomain@plt>
  401920:	mov	x0, x21
  401924:	bl	401700 <textdomain@plt>
  401928:	adrp	x0, 402000 <ferror@plt+0x750>
  40192c:	add	x0, x0, #0x678
  401930:	bl	4046b0 <ferror@plt+0x2e00>
  401934:	stp	x23, x24, [sp, #48]
  401938:	stp	x25, x26, [sp, #64]
  40193c:	stp	x27, x28, [sp, #80]
  401940:	cbz	w19, 401b80 <ferror@plt+0x2d0>
  401944:	adrp	x21, 404000 <ferror@plt+0x2750>
  401948:	add	x21, x21, #0xf78
  40194c:	adrp	x23, 404000 <ferror@plt+0x2750>
  401950:	adrp	x24, 404000 <ferror@plt+0x2750>
  401954:	add	x27, x21, #0x240
  401958:	add	x0, x24, #0x718
  40195c:	add	x23, x23, #0xbe0
  401960:	mov	w22, #0x2d                  	// #45
  401964:	mov	w25, #0x0                   	// #0
  401968:	str	x0, [sp, #104]
  40196c:	mov	w0, #0x1                   	// #1
  401970:	stp	w22, wzr, [sp, #124]
  401974:	str	w22, [sp, #132]
  401978:	str	xzr, [sp, #136]
  40197c:	str	wzr, [sp, #144]
  401980:	str	w0, [sp, #148]
  401984:	nop
  401988:	mov	x3, x27
  40198c:	mov	x2, x23
  401990:	mov	x1, x20
  401994:	mov	w0, w19
  401998:	mov	x4, #0x0                   	// #0
  40199c:	bl	401710 <getopt_long@plt>
  4019a0:	tbnz	w0, #31, 401f1c <ferror@plt+0x66c>
  4019a4:	cmp	w0, #0x65
  4019a8:	b.eq	401b70 <ferror@plt+0x2c0>  // b.none
  4019ac:	b.gt	401a2c <ferror@plt+0x17c>
  4019b0:	cmp	w0, #0x56
  4019b4:	b.eq	401ebc <ferror@plt+0x60c>  // b.none
  4019b8:	b.le	4019e4 <ferror@plt+0x134>
  4019bc:	cmp	w0, #0x63
  4019c0:	b.eq	401ba0 <ferror@plt+0x2f0>  // b.none
  4019c4:	cmp	w0, #0x64
  4019c8:	b.ne	4019f4 <ferror@plt+0x144>  // b.any
  4019cc:	adrp	x1, 417000 <ferror@plt+0x15750>
  4019d0:	mov	w0, w22
  4019d4:	mov	w2, #0x1                   	// #1
  4019d8:	mov	w22, w0
  4019dc:	str	w2, [x1, #564]
  4019e0:	b	401988 <ferror@plt+0xd8>
  4019e4:	cmp	w0, #0x32
  4019e8:	b.gt	401b04 <ferror@plt+0x254>
  4019ec:	cmp	w0, #0x30
  4019f0:	b.gt	401b60 <ferror@plt+0x2b0>
  4019f4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4019f8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4019fc:	add	x1, x1, #0xbb8
  401a00:	mov	w2, #0x5                   	// #5
  401a04:	ldr	x19, [x0, #520]
  401a08:	mov	x0, #0x0                   	// #0
  401a0c:	bl	401820 <dcgettext@plt>
  401a10:	mov	x1, x0
  401a14:	adrp	x2, 417000 <ferror@plt+0x15750>
  401a18:	mov	x0, x19
  401a1c:	ldr	x2, [x2, #552]
  401a20:	bl	401870 <fprintf@plt>
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	bl	401540 <exit@plt>
  401a2c:	cmp	w0, #0x6f
  401a30:	b.gt	401b18 <ferror@plt+0x268>
  401a34:	cmp	w0, #0x6d
  401a38:	b.gt	401b70 <ferror@plt+0x2c0>
  401a3c:	cmp	w0, #0x68
  401a40:	b.eq	401bb8 <ferror@plt+0x308>  // b.none
  401a44:	cmp	w0, #0x69
  401a48:	b.ne	4019f4 <ferror@plt+0x144>  // b.any
  401a4c:	adrp	x0, 417000 <ferror@plt+0x15750>
  401a50:	adrp	x28, 404000 <ferror@plt+0x2750>
  401a54:	add	x28, x28, #0x7a8
  401a58:	ldr	x0, [x0, #528]
  401a5c:	mov	x1, x28
  401a60:	str	x0, [sp, #112]
  401a64:	bl	401500 <strtok@plt>
  401a68:	mov	x24, x0
  401a6c:	cbz	x0, 401ae4 <ferror@plt+0x234>
  401a70:	adrp	x0, 404000 <ferror@plt+0x2750>
  401a74:	add	x0, x0, #0x7b0
  401a78:	str	x0, [sp, #152]
  401a7c:	nop
  401a80:	ldrsb	w1, [x24]
  401a84:	mov	x26, x21
  401a88:	ldr	x0, [sp, #104]
  401a8c:	cmp	w1, #0x2d
  401a90:	cinc	x24, x24, eq  // eq = none
  401a94:	b	401aa0 <ferror@plt+0x1f0>
  401a98:	ldr	x0, [x26, #16]!
  401a9c:	cbz	x0, 401efc <ferror@plt+0x64c>
  401aa0:	mov	x1, x24
  401aa4:	bl	4016a0 <strcasecmp@plt>
  401aa8:	cbnz	w0, 401a98 <ferror@plt+0x1e8>
  401aac:	ldr	w0, [x26, #8]
  401ab0:	tbnz	w0, #31, 401efc <ferror@plt+0x64c>
  401ab4:	ldr	x1, [sp, #112]
  401ab8:	cmp	x1, x24
  401abc:	b.cs	401acc <ferror@plt+0x21c>  // b.hs, b.nlast
  401ac0:	ldursb	w1, [x24, #-1]
  401ac4:	cmp	w1, #0x2d
  401ac8:	b.eq	401eec <ferror@plt+0x63c>  // b.none
  401acc:	orr	w25, w25, w0
  401ad0:	mov	x1, x28
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	bl	401500 <strtok@plt>
  401adc:	mov	x24, x0
  401ae0:	cbnz	x0, 401a80 <ferror@plt+0x1d0>
  401ae4:	ldr	w2, [sp, #128]
  401ae8:	mov	w1, w25
  401aec:	adrp	x0, 404000 <ferror@plt+0x2750>
  401af0:	add	x0, x0, #0x7c0
  401af4:	bl	4025b8 <ferror@plt+0xd08>
  401af8:	mov	w0, w22
  401afc:	mov	w22, w0
  401b00:	b	401988 <ferror@plt+0xd8>
  401b04:	sub	w1, w0, #0x37
  401b08:	cmp	w1, #0x1
  401b0c:	b.hi	4019f4 <ferror@plt+0x144>  // b.pmore
  401b10:	mov	w22, w0
  401b14:	b	401988 <ferror@plt+0xd8>
  401b18:	cmp	w0, #0x70
  401b1c:	b.eq	401e78 <ferror@plt+0x5c8>  // b.none
  401b20:	cmp	w0, #0x73
  401b24:	b.ne	4019f4 <ferror@plt+0x144>  // b.any
  401b28:	adrp	x3, 417000 <ferror@plt+0x15750>
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	adrp	x1, 404000 <ferror@plt+0x2750>
  401b34:	mov	x0, #0x0                   	// #0
  401b38:	ldr	x28, [x3, #528]
  401b3c:	add	x1, x1, #0x760
  401b40:	bl	401820 <dcgettext@plt>
  401b44:	mov	x1, x0
  401b48:	mov	x0, x28
  401b4c:	bl	403248 <ferror@plt+0x1998>
  401b50:	str	w0, [sp, #144]
  401b54:	mov	w0, w22
  401b58:	mov	w22, w0
  401b5c:	b	401988 <ferror@plt+0xd8>
  401b60:	str	w0, [sp, #124]
  401b64:	mov	w0, w22
  401b68:	mov	w22, w0
  401b6c:	b	401988 <ferror@plt+0xd8>
  401b70:	str	w0, [sp, #132]
  401b74:	mov	w0, w22
  401b78:	mov	w22, w0
  401b7c:	b	401988 <ferror@plt+0xd8>
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	adrp	x1, 404000 <ferror@plt+0x2750>
  401b88:	mov	x0, #0x0                   	// #0
  401b8c:	add	x1, x1, #0x750
  401b90:	bl	401820 <dcgettext@plt>
  401b94:	mov	x1, x0
  401b98:	mov	w0, #0x1                   	// #1
  401b9c:	bl	401830 <errx@plt>
  401ba0:	adrp	x1, 417000 <ferror@plt+0x15750>
  401ba4:	mov	w0, w22
  401ba8:	mov	w22, w0
  401bac:	ldr	x1, [x1, #528]
  401bb0:	str	x1, [sp, #136]
  401bb4:	b	401988 <ferror@plt+0xd8>
  401bb8:	adrp	x3, 417000 <ferror@plt+0x15750>
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	ldr	x19, [x3, #544]
  401bcc:	add	x1, x1, #0x808
  401bd0:	bl	401820 <dcgettext@plt>
  401bd4:	mov	x1, x19
  401bd8:	bl	401530 <fputs@plt>
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	add	x1, x1, #0x818
  401bec:	bl	401820 <dcgettext@plt>
  401bf0:	mov	x1, x0
  401bf4:	adrp	x2, 417000 <ferror@plt+0x15750>
  401bf8:	mov	x0, x19
  401bfc:	ldr	x2, [x2, #552]
  401c00:	bl	401870 <fprintf@plt>
  401c04:	mov	x1, x19
  401c08:	mov	w0, #0xa                   	// #10
  401c0c:	bl	4015a0 <fputc@plt>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0x838
  401c20:	bl	401820 <dcgettext@plt>
  401c24:	mov	x1, x19
  401c28:	bl	401530 <fputs@plt>
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	add	x1, x1, #0x868
  401c3c:	bl	401820 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	bl	401530 <fputs@plt>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	add	x1, x1, #0x878
  401c58:	bl	401820 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	401530 <fputs@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0x8b8
  401c74:	bl	401820 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	401530 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 404000 <ferror@plt+0x2750>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0x8e8
  401c90:	bl	401820 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	401530 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0x928
  401cac:	bl	401820 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	401530 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	add	x1, x1, #0x968
  401cc8:	bl	401820 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	401530 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	add	x1, x1, #0x9a0
  401ce4:	bl	401820 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	401530 <fputs@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 404000 <ferror@plt+0x2750>
  401cf8:	mov	x0, #0x0                   	// #0
  401cfc:	add	x1, x1, #0x9d8
  401d00:	bl	401820 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	401530 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0xa08
  401d1c:	bl	401820 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	401530 <fputs@plt>
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d30:	mov	x0, #0x0                   	// #0
  401d34:	add	x1, x1, #0xa38
  401d38:	bl	401820 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	401530 <fputs@plt>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	add	x1, x1, #0xa68
  401d54:	bl	401820 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	401530 <fputs@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0xa98
  401d70:	bl	401820 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	401530 <fputs@plt>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 404000 <ferror@plt+0x2750>
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	add	x1, x1, #0xac8
  401d8c:	bl	401820 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	401530 <fputs@plt>
  401d98:	mov	x1, x19
  401d9c:	mov	w0, #0xa                   	// #10
  401da0:	bl	4015a0 <fputc@plt>
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	add	x1, x1, #0xaf8
  401db4:	bl	401820 <dcgettext@plt>
  401db8:	mov	x20, x0
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	add	x1, x1, #0xb10
  401dcc:	bl	401820 <dcgettext@plt>
  401dd0:	mov	x4, x0
  401dd4:	adrp	x3, 404000 <ferror@plt+0x2750>
  401dd8:	add	x3, x3, #0xb20
  401ddc:	mov	x2, x20
  401de0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401de4:	adrp	x0, 404000 <ferror@plt+0x2750>
  401de8:	add	x1, x1, #0xb30
  401dec:	add	x0, x0, #0xb40
  401df0:	bl	401850 <printf@plt>
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 404000 <ferror@plt+0x2750>
  401dfc:	mov	x0, #0x0                   	// #0
  401e00:	add	x1, x1, #0xb58
  401e04:	bl	401820 <dcgettext@plt>
  401e08:	mov	x1, x19
  401e0c:	bl	401530 <fputs@plt>
  401e10:	mov	x0, x19
  401e14:	add	x1, x21, #0x100
  401e18:	bl	402510 <ferror@plt+0xc60>
  401e1c:	mov	x1, x19
  401e20:	mov	w0, #0xa                   	// #10
  401e24:	bl	4015a0 <fputc@plt>
  401e28:	mov	w2, #0x5                   	// #5
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e30:	mov	x0, #0x0                   	// #0
  401e34:	add	x1, x1, #0xb70
  401e38:	bl	401820 <dcgettext@plt>
  401e3c:	mov	x1, x19
  401e40:	bl	401530 <fputs@plt>
  401e44:	mov	x1, x21
  401e48:	mov	x0, x19
  401e4c:	bl	402510 <ferror@plt+0xc60>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0xb88
  401e60:	bl	401820 <dcgettext@plt>
  401e64:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e68:	add	x1, x1, #0xba8
  401e6c:	bl	401850 <printf@plt>
  401e70:	mov	w0, #0x0                   	// #0
  401e74:	bl	401540 <exit@plt>
  401e78:	adrp	x0, 417000 <ferror@plt+0x15750>
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	add	x28, x0, #0x210
  401e84:	adrp	x1, 404000 <ferror@plt+0x2750>
  401e88:	ldr	x24, [x0, #528]
  401e8c:	add	x1, x1, #0x778
  401e90:	mov	x0, #0x0                   	// #0
  401e94:	bl	401820 <dcgettext@plt>
  401e98:	mov	x1, x0
  401e9c:	mov	x0, x24
  401ea0:	bl	402ff0 <ferror@plt+0x1740>
  401ea4:	str	w0, [sp, #148]
  401ea8:	cmp	w0, #0xa
  401eac:	b.gt	4021c8 <ferror@plt+0x918>
  401eb0:	mov	w0, w22
  401eb4:	mov	w22, w0
  401eb8:	b	401988 <ferror@plt+0xd8>
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2750>
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	add	x1, x1, #0x7e0
  401ecc:	bl	401820 <dcgettext@plt>
  401ed0:	adrp	x1, 417000 <ferror@plt+0x15750>
  401ed4:	adrp	x2, 404000 <ferror@plt+0x2750>
  401ed8:	add	x2, x2, #0x7f0
  401edc:	ldr	x1, [x1, #552]
  401ee0:	bl	401850 <printf@plt>
  401ee4:	mov	w0, #0x0                   	// #0
  401ee8:	bl	401540 <exit@plt>
  401eec:	ldr	w1, [sp, #128]
  401ef0:	orr	w0, w1, w0
  401ef4:	str	w0, [sp, #128]
  401ef8:	b	401ad0 <ferror@plt+0x220>
  401efc:	ldr	x1, [sp, #152]
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, #0x0                   	// #0
  401f08:	bl	401820 <dcgettext@plt>
  401f0c:	mov	x1, x0
  401f10:	mov	x0, x24
  401f14:	bl	403248 <ferror@plt+0x1998>
  401f18:	b	401ab4 <ferror@plt+0x204>
  401f1c:	adrp	x23, 417000 <ferror@plt+0x15750>
  401f20:	ldr	w0, [x23, #536]
  401f24:	sub	w19, w19, w0
  401f28:	cmp	w19, #0x2
  401f2c:	b.eq	401f60 <ferror@plt+0x6b0>  // b.none
  401f30:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f34:	add	x1, x1, #0xbf8
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	mov	x0, #0x0                   	// #0
  401f40:	bl	401820 <dcgettext@plt>
  401f44:	bl	4017e0 <warnx@plt>
  401f48:	adrp	x0, 417000 <ferror@plt+0x15750>
  401f4c:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	add	x1, x1, #0xbb8
  401f58:	ldr	x19, [x0, #520]
  401f5c:	b	401a08 <ferror@plt+0x158>
  401f60:	add	x21, x21, #0x100
  401f64:	ldr	x19, [x20, w0, sxtw #3]
  401f68:	adrp	x0, 404000 <ferror@plt+0x2750>
  401f6c:	add	x0, x0, #0x720
  401f70:	mov	x1, x19
  401f74:	bl	4016a0 <strcasecmp@plt>
  401f78:	cbz	w0, 402054 <ferror@plt+0x7a4>
  401f7c:	ldr	x0, [x21, #16]!
  401f80:	cbnz	x0, 401f70 <ferror@plt+0x6c0>
  401f84:	mov	w0, #0xffffffff            	// #-1
  401f88:	str	w0, [sp, #172]
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 404000 <ferror@plt+0x2750>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0xc10
  401f9c:	bl	401820 <dcgettext@plt>
  401fa0:	mov	x1, x0
  401fa4:	mov	x0, x19
  401fa8:	bl	403248 <ferror@plt+0x1998>
  401fac:	str	w0, [sp, #172]
  401fb0:	ldr	w0, [sp, #172]
  401fb4:	cmp	w0, #0x10
  401fb8:	b.ne	402008 <ferror@plt+0x758>  // b.any
  401fbc:	ldr	w1, [sp, #144]
  401fc0:	mov	w0, #0xc200                	// #49664
  401fc4:	movk	w0, #0x1, lsl #16
  401fc8:	cmp	w1, #0x0
  401fcc:	csel	w0, w1, w0, ne  // ne = any
  401fd0:	ldr	w1, [sp, #132]
  401fd4:	cmp	w22, #0x2d
  401fd8:	str	w0, [sp, #144]
  401fdc:	mov	w0, #0x38                  	// #56
  401fe0:	csel	w22, w22, w0, ne  // ne = any
  401fe4:	cmp	w1, #0x2d
  401fe8:	mov	w0, #0x6e                  	// #110
  401fec:	csel	w0, w1, w0, ne  // ne = any
  401ff0:	ldr	w1, [sp, #124]
  401ff4:	str	w0, [sp, #132]
  401ff8:	mov	w0, #0x31                  	// #49
  401ffc:	cmp	w1, #0x2d
  402000:	csel	w0, w1, w0, ne  // ne = any
  402004:	str	w0, [sp, #124]
  402008:	ldrsw	x0, [x23, #536]
  40200c:	mov	w1, #0x102                 	// #258
  402010:	add	x0, x0, #0x1
  402014:	ldr	x20, [x20, x0, lsl #3]
  402018:	mov	x0, x20
  40201c:	bl	401610 <open@plt>
  402020:	mov	w19, w0
  402024:	tbnz	w0, #31, 402064 <ferror@plt+0x7b4>
  402028:	bl	401800 <isatty@plt>
  40202c:	cbnz	w0, 402088 <ferror@plt+0x7d8>
  402030:	mov	w2, #0x5                   	// #5
  402034:	adrp	x1, 404000 <ferror@plt+0x2750>
  402038:	mov	x0, #0x0                   	// #0
  40203c:	add	x1, x1, #0xc48
  402040:	bl	401820 <dcgettext@plt>
  402044:	mov	x1, x0
  402048:	mov	x2, x20
  40204c:	mov	w0, #0x1                   	// #1
  402050:	bl	401830 <errx@plt>
  402054:	ldr	w0, [x21, #8]
  402058:	str	w0, [sp, #172]
  40205c:	tbz	w0, #31, 401fb0 <ferror@plt+0x700>
  402060:	b	401f8c <ferror@plt+0x6dc>
  402064:	adrp	x1, 404000 <ferror@plt+0x2750>
  402068:	add	x1, x1, #0xc38
  40206c:	mov	w2, #0x5                   	// #5
  402070:	mov	x0, #0x0                   	// #0
  402074:	bl	401820 <dcgettext@plt>
  402078:	mov	x2, x20
  40207c:	mov	x1, x0
  402080:	mov	w0, #0x1                   	// #1
  402084:	bl	401880 <err@plt>
  402088:	mov	x1, x20
  40208c:	adrp	x0, 404000 <ferror@plt+0x2750>
  402090:	add	x0, x0, #0xc60
  402094:	bl	4025b8 <ferror@plt+0xd08>
  402098:	add	x1, sp, #0xb0
  40209c:	mov	w0, w19
  4020a0:	bl	4015d0 <tcgetattr@plt>
  4020a4:	tbnz	w0, #31, 402210 <ferror@plt+0x960>
  4020a8:	add	x0, sp, #0xb0
  4020ac:	bl	401810 <cfmakeraw@plt>
  4020b0:	ldr	w0, [sp, #144]
  4020b4:	cbnz	w0, 402230 <ferror@plt+0x980>
  4020b8:	ldr	w0, [sp, #124]
  4020bc:	cmp	w0, #0x31
  4020c0:	b.eq	402274 <ferror@plt+0x9c4>  // b.none
  4020c4:	cmp	w0, #0x32
  4020c8:	b.ne	402204 <ferror@plt+0x954>  // b.any
  4020cc:	ldr	w0, [sp, #184]
  4020d0:	orr	w0, w0, #0x40
  4020d4:	str	w0, [sp, #184]
  4020d8:	cmp	w22, #0x37
  4020dc:	b.eq	402284 <ferror@plt+0x9d4>  // b.none
  4020e0:	cmp	w22, #0x38
  4020e4:	b.ne	4021f8 <ferror@plt+0x948>  // b.any
  4020e8:	ldr	w0, [sp, #184]
  4020ec:	orr	w0, w0, #0x30
  4020f0:	str	w0, [sp, #184]
  4020f4:	ldr	w0, [sp, #132]
  4020f8:	cmp	w0, #0x6e
  4020fc:	b.eq	4022c4 <ferror@plt+0xa14>  // b.none
  402100:	cmp	w0, #0x6f
  402104:	b.eq	4022b8 <ferror@plt+0xa08>  // b.none
  402108:	cmp	w0, #0x2d
  40210c:	b.ne	4021dc <ferror@plt+0x92c>  // b.any
  402110:	ldr	w0, [sp, #184]
  402114:	ldr	w4, [sp, #176]
  402118:	orr	w3, w0, #0x80
  40211c:	ldr	w5, [sp, #128]
  402120:	add	x2, sp, #0xb0
  402124:	orr	w4, w25, w4
  402128:	mov	w0, w19
  40212c:	bic	w4, w4, w5
  402130:	mov	w1, #0x2                   	// #2
  402134:	str	w4, [sp, #176]
  402138:	str	w3, [sp, #184]
  40213c:	bl	4017f0 <tcsetattr@plt>
  402140:	tbnz	w0, #31, 402220 <ferror@plt+0x970>
  402144:	ldr	w4, [sp, #124]
  402148:	mov	w2, w22
  40214c:	ldr	w3, [sp, #132]
  402150:	adrp	x0, 404000 <ferror@plt+0x2750>
  402154:	ldr	w1, [sp, #144]
  402158:	add	x0, x0, #0xce0
  40215c:	ldr	w5, [sp, #184]
  402160:	bl	4025b8 <ferror@plt+0xd08>
  402164:	ldr	x0, [sp, #136]
  402168:	cbz	x0, 402174 <ferror@plt+0x8c4>
  40216c:	ldrsb	w0, [x0]
  402170:	cbnz	w0, 4022d0 <ferror@plt+0xa20>
  402174:	add	x2, sp, #0xac
  402178:	mov	w0, w19
  40217c:	mov	x1, #0x5423                	// #21539
  402180:	bl	401890 <ioctl@plt>
  402184:	tbnz	w0, #31, 402298 <ferror@plt+0x9e8>
  402188:	ldr	w1, [sp, #172]
  40218c:	adrp	x0, 404000 <ferror@plt+0x2750>
  402190:	add	x0, x0, #0xd58
  402194:	bl	4025b8 <ferror@plt+0xd08>
  402198:	ldr	w0, [sp, #172]
  40219c:	cmp	w0, #0x15
  4021a0:	b.eq	40239c <ferror@plt+0xaec>  // b.none
  4021a4:	adrp	x0, 417000 <ferror@plt+0x15750>
  4021a8:	ldr	w0, [x0, #564]
  4021ac:	cbnz	w0, 4021bc <ferror@plt+0x90c>
  4021b0:	mov	w1, #0x0                   	// #0
  4021b4:	bl	401560 <daemon@plt>
  4021b8:	tbnz	w0, #31, 4023e0 <ferror@plt+0xb30>
  4021bc:	bl	401580 <pause@plt>
  4021c0:	mov	w0, #0x0                   	// #0
  4021c4:	bl	401540 <exit@plt>
  4021c8:	ldr	x2, [x28]
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2750>
  4021d0:	mov	w0, #0x1                   	// #1
  4021d4:	add	x1, x1, #0x790
  4021d8:	bl	401830 <errx@plt>
  4021dc:	ldr	w0, [sp, #132]
  4021e0:	cmp	w0, #0x65
  4021e4:	b.ne	402200 <ferror@plt+0x950>  // b.any
  4021e8:	ldr	w0, [sp, #184]
  4021ec:	and	w0, w0, #0xfffffdff
  4021f0:	orr	w0, w0, #0x100
  4021f4:	b	402114 <ferror@plt+0x864>
  4021f8:	cmp	w22, #0x2d
  4021fc:	b.eq	4020f4 <ferror@plt+0x844>  // b.none
  402200:	bl	4016f0 <abort@plt>
  402204:	cmp	w0, #0x2d
  402208:	b.eq	4020d8 <ferror@plt+0x828>  // b.none
  40220c:	bl	4016f0 <abort@plt>
  402210:	adrp	x1, 404000 <ferror@plt+0x2750>
  402214:	mov	w2, #0x5                   	// #5
  402218:	add	x1, x1, #0xc70
  40221c:	b	402070 <ferror@plt+0x7c0>
  402220:	adrp	x1, 404000 <ferror@plt+0x2750>
  402224:	mov	w2, #0x5                   	// #5
  402228:	add	x1, x1, #0xcb8
  40222c:	b	402070 <ferror@plt+0x7c0>
  402230:	mov	x21, x0
  402234:	mov	w1, w0
  402238:	add	x0, sp, #0xb0
  40223c:	bl	401760 <cfsetspeed@plt>
  402240:	cbz	w0, 4020b8 <ferror@plt+0x808>
  402244:	adrp	x0, 404000 <ferror@plt+0x2750>
  402248:	add	x0, x0, #0xc98
  40224c:	bl	4025b8 <ferror@plt+0xd08>
  402250:	fmov	s0, w21
  402254:	ldr	w0, [sp, #184]
  402258:	mov	w1, #0xffffeff0            	// #-4112
  40225c:	dup	v0.2s, v0.s[0]
  402260:	and	w0, w0, w1
  402264:	orr	w0, w0, #0x1000
  402268:	str	w0, [sp, #184]
  40226c:	stur	d0, [sp, #228]
  402270:	b	4020b8 <ferror@plt+0x808>
  402274:	ldr	w0, [sp, #184]
  402278:	and	w0, w0, #0xffffffbf
  40227c:	str	w0, [sp, #184]
  402280:	b	4020d8 <ferror@plt+0x828>
  402284:	ldr	w0, [sp, #184]
  402288:	and	w0, w0, #0xffffffcf
  40228c:	orr	w0, w0, #0x20
  402290:	str	w0, [sp, #184]
  402294:	b	4020f4 <ferror@plt+0x844>
  402298:	mov	w2, #0x5                   	// #5
  40229c:	adrp	x1, 404000 <ferror@plt+0x2750>
  4022a0:	mov	x0, #0x0                   	// #0
  4022a4:	add	x1, x1, #0xd38
  4022a8:	bl	401820 <dcgettext@plt>
  4022ac:	mov	x1, x0
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	bl	401880 <err@plt>
  4022b8:	ldr	w0, [sp, #184]
  4022bc:	orr	w0, w0, #0x300
  4022c0:	b	402114 <ferror@plt+0x864>
  4022c4:	ldr	w0, [sp, #184]
  4022c8:	and	w0, w0, #0xfffffcff
  4022cc:	b	402114 <ferror@plt+0x864>
  4022d0:	ldr	x21, [sp, #136]
  4022d4:	adrp	x0, 404000 <ferror@plt+0x2750>
  4022d8:	add	x0, x0, #0xd08
  4022dc:	mov	x1, x21
  4022e0:	bl	4025b8 <ferror@plt+0xd08>
  4022e4:	mov	x0, x21
  4022e8:	bl	401520 <strlen@plt>
  4022ec:	mov	x22, x0
  4022f0:	cbz	x22, 402374 <ferror@plt+0xac4>
  4022f4:	bl	401860 <__errno_location@plt>
  4022f8:	mov	x21, x0
  4022fc:	ldr	x1, [sp, #136]
  402300:	mov	x2, x22
  402304:	str	wzr, [x21]
  402308:	mov	w0, w19
  40230c:	bl	4016e0 <write@plt>
  402310:	cmp	x0, #0x0
  402314:	b.le	402354 <ferror@plt+0xaa4>
  402318:	subs	x22, x22, x0
  40231c:	b.eq	40232c <ferror@plt+0xa7c>  // b.none
  402320:	ldr	x1, [sp, #136]
  402324:	add	x0, x1, x0
  402328:	str	x0, [sp, #136]
  40232c:	ldr	w0, [x21]
  402330:	cmp	w0, #0xb
  402334:	b.ne	4022f0 <ferror@plt+0xa40>  // b.any
  402338:	adrp	x2, 404000 <ferror@plt+0x2750>
  40233c:	add	x0, sp, #0xf0
  402340:	mov	x1, #0x0                   	// #0
  402344:	ldr	q0, [x2, #3936]
  402348:	str	q0, [sp, #240]
  40234c:	bl	401780 <nanosleep@plt>
  402350:	b	4022f0 <ferror@plt+0xa40>
  402354:	ldr	w0, [x21]
  402358:	cmp	w0, #0x4
  40235c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  402360:	b.eq	402330 <ferror@plt+0xa80>  // b.none
  402364:	adrp	x1, 404000 <ferror@plt+0x2750>
  402368:	mov	w2, #0x5                   	// #5
  40236c:	add	x1, x1, #0xd90
  402370:	b	402070 <ferror@plt+0x7c0>
  402374:	ldr	w0, [sp, #148]
  402378:	cbz	w0, 402174 <ferror@plt+0x8c4>
  40237c:	ldr	w20, [sp, #148]
  402380:	adrp	x0, 404000 <ferror@plt+0x2750>
  402384:	add	x0, x0, #0xd20
  402388:	mov	w1, w20
  40238c:	bl	4025b8 <ferror@plt+0xd08>
  402390:	mov	w0, w20
  402394:	bl	401670 <sleep@plt>
  402398:	b	402174 <ferror@plt+0x8c4>
  40239c:	mov	x1, #0x4700                	// #18176
  4023a0:	add	x2, sp, #0xf0
  4023a4:	mov	w0, w19
  4023a8:	movk	x1, #0x804c, lsl #16
  4023ac:	bl	401890 <ioctl@plt>
  4023b0:	adrp	x0, 404000 <ferror@plt+0x2750>
  4023b4:	movi	v0.2s, #0x7f
  4023b8:	add	x3, sp, #0x200
  4023bc:	mov	x1, #0x4701                	// #18177
  4023c0:	ldr	d1, [x0, #3952]
  4023c4:	add	x2, sp, #0xf0
  4023c8:	mov	w0, w19
  4023cc:	movk	x1, #0x404c, lsl #16
  4023d0:	stur	d1, [sp, #244]
  4023d4:	stur	d0, [x3, #-244]
  4023d8:	bl	401890 <ioctl@plt>
  4023dc:	b	4021a4 <ferror@plt+0x8f4>
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 404000 <ferror@plt+0x2750>
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	add	x1, x1, #0xd78
  4023f0:	bl	401820 <dcgettext@plt>
  4023f4:	mov	x1, x0
  4023f8:	mov	w0, #0x1                   	// #1
  4023fc:	bl	401880 <err@plt>
  402400:	mov	x29, #0x0                   	// #0
  402404:	mov	x30, #0x0                   	// #0
  402408:	mov	x5, x0
  40240c:	ldr	x1, [sp]
  402410:	add	x2, sp, #0x8
  402414:	mov	x6, sp
  402418:	movz	x0, #0x0, lsl #48
  40241c:	movk	x0, #0x0, lsl #32
  402420:	movk	x0, #0x40, lsl #16
  402424:	movk	x0, #0x18c0
  402428:	movz	x3, #0x0, lsl #48
  40242c:	movk	x3, #0x0, lsl #32
  402430:	movk	x3, #0x40, lsl #16
  402434:	movk	x3, #0x4628
  402438:	movz	x4, #0x0, lsl #48
  40243c:	movk	x4, #0x0, lsl #32
  402440:	movk	x4, #0x40, lsl #16
  402444:	movk	x4, #0x46a8
  402448:	bl	401650 <__libc_start_main@plt>
  40244c:	bl	4016f0 <abort@plt>
  402450:	adrp	x0, 416000 <ferror@plt+0x14750>
  402454:	ldr	x0, [x0, #4064]
  402458:	cbz	x0, 402460 <ferror@plt+0xbb0>
  40245c:	b	4016d0 <__gmon_start__@plt>
  402460:	ret
  402464:	nop
  402468:	adrp	x0, 417000 <ferror@plt+0x15750>
  40246c:	add	x0, x0, #0x208
  402470:	adrp	x1, 417000 <ferror@plt+0x15750>
  402474:	add	x1, x1, #0x208
  402478:	cmp	x1, x0
  40247c:	b.eq	402494 <ferror@plt+0xbe4>  // b.none
  402480:	adrp	x1, 404000 <ferror@plt+0x2750>
  402484:	ldr	x1, [x1, #1752]
  402488:	cbz	x1, 402494 <ferror@plt+0xbe4>
  40248c:	mov	x16, x1
  402490:	br	x16
  402494:	ret
  402498:	adrp	x0, 417000 <ferror@plt+0x15750>
  40249c:	add	x0, x0, #0x208
  4024a0:	adrp	x1, 417000 <ferror@plt+0x15750>
  4024a4:	add	x1, x1, #0x208
  4024a8:	sub	x1, x1, x0
  4024ac:	lsr	x2, x1, #63
  4024b0:	add	x1, x2, x1, asr #3
  4024b4:	cmp	xzr, x1, asr #1
  4024b8:	asr	x1, x1, #1
  4024bc:	b.eq	4024d4 <ferror@plt+0xc24>  // b.none
  4024c0:	adrp	x2, 404000 <ferror@plt+0x2750>
  4024c4:	ldr	x2, [x2, #1760]
  4024c8:	cbz	x2, 4024d4 <ferror@plt+0xc24>
  4024cc:	mov	x16, x2
  4024d0:	br	x16
  4024d4:	ret
  4024d8:	stp	x29, x30, [sp, #-32]!
  4024dc:	mov	x29, sp
  4024e0:	str	x19, [sp, #16]
  4024e4:	adrp	x19, 417000 <ferror@plt+0x15750>
  4024e8:	ldrb	w0, [x19, #560]
  4024ec:	cbnz	w0, 4024fc <ferror@plt+0xc4c>
  4024f0:	bl	402468 <ferror@plt+0xbb8>
  4024f4:	mov	w0, #0x1                   	// #1
  4024f8:	strb	w0, [x19, #560]
  4024fc:	ldr	x19, [sp, #16]
  402500:	ldp	x29, x30, [sp], #32
  402504:	ret
  402508:	b	402498 <ferror@plt+0xbe8>
  40250c:	nop
  402510:	ldr	x2, [x1]
  402514:	cbz	x2, 4025b4 <ferror@plt+0xd04>
  402518:	stp	x29, x30, [sp, #-64]!
  40251c:	mov	x29, sp
  402520:	stp	x19, x20, [sp, #16]
  402524:	mov	x19, x1
  402528:	add	x20, x19, #0x10
  40252c:	stp	x21, x22, [sp, #32]
  402530:	adrp	x22, 404000 <ferror@plt+0x2750>
  402534:	add	x22, x22, #0x6e8
  402538:	mov	x21, x0
  40253c:	mov	x1, x22
  402540:	stp	x23, x24, [sp, #48]
  402544:	bl	401870 <fprintf@plt>
  402548:	mov	w24, #0xcccd                	// #52429
  40254c:	ldr	x2, [x19, #16]
  402550:	movk	w24, #0xcccc, lsl #16
  402554:	mov	w23, #0x33333333            	// #858993459
  402558:	mov	w19, #0x2                   	// #2
  40255c:	cbz	x2, 402584 <ferror@plt+0xcd4>
  402560:	mov	x1, x22
  402564:	mov	x0, x21
  402568:	bl	401870 <fprintf@plt>
  40256c:	mul	w1, w19, w24
  402570:	cmp	w1, w23
  402574:	b.ls	402598 <ferror@plt+0xce8>  // b.plast
  402578:	ldr	x2, [x20, #16]!
  40257c:	add	w19, w19, #0x1
  402580:	cbnz	x2, 402560 <ferror@plt+0xcb0>
  402584:	ldp	x19, x20, [sp, #16]
  402588:	ldp	x21, x22, [sp, #32]
  40258c:	ldp	x23, x24, [sp, #48]
  402590:	ldp	x29, x30, [sp], #64
  402594:	ret
  402598:	mov	x1, x21
  40259c:	mov	w0, #0xa                   	// #10
  4025a0:	bl	4015a0 <fputc@plt>
  4025a4:	add	w19, w19, #0x1
  4025a8:	ldr	x2, [x20, #16]!
  4025ac:	cbnz	x2, 402560 <ferror@plt+0xcb0>
  4025b0:	b	402584 <ferror@plt+0xcd4>
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-288]!
  4025bc:	adrp	x8, 417000 <ferror@plt+0x15750>
  4025c0:	mov	x29, sp
  4025c4:	ldr	w8, [x8, #564]
  4025c8:	str	q0, [sp, #96]
  4025cc:	str	q1, [sp, #112]
  4025d0:	str	q2, [sp, #128]
  4025d4:	str	q3, [sp, #144]
  4025d8:	str	q4, [sp, #160]
  4025dc:	str	q5, [sp, #176]
  4025e0:	str	q6, [sp, #192]
  4025e4:	str	q7, [sp, #208]
  4025e8:	stp	x1, x2, [sp, #232]
  4025ec:	stp	x3, x4, [sp, #248]
  4025f0:	stp	x5, x6, [sp, #264]
  4025f4:	str	x7, [sp, #280]
  4025f8:	cbz	w8, 402650 <ferror@plt+0xda0>
  4025fc:	str	x19, [sp, #16]
  402600:	mov	x19, x0
  402604:	mov	x0, #0x0                   	// #0
  402608:	bl	4017d0 <fflush@plt>
  40260c:	add	x1, sp, #0x120
  402610:	stp	x1, x1, [sp, #64]
  402614:	add	x0, sp, #0xe0
  402618:	mov	w3, #0xffffffc8            	// #-56
  40261c:	mov	w2, #0xffffff80            	// #-128
  402620:	str	x0, [sp, #80]
  402624:	add	x1, sp, #0x20
  402628:	stp	w3, w2, [sp, #88]
  40262c:	mov	x0, x19
  402630:	ldp	x2, x3, [sp, #64]
  402634:	stp	x2, x3, [sp, #32]
  402638:	ldp	x2, x3, [sp, #80]
  40263c:	stp	x2, x3, [sp, #48]
  402640:	bl	401680 <vwarnx@plt>
  402644:	mov	x0, #0x0                   	// #0
  402648:	bl	4017d0 <fflush@plt>
  40264c:	ldr	x19, [sp, #16]
  402650:	ldp	x29, x30, [sp], #288
  402654:	ret
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	w1, w0
  402660:	adrp	x2, 404000 <ferror@plt+0x2750>
  402664:	mov	x29, sp
  402668:	add	x0, x2, #0x6f0
  40266c:	bl	4025b8 <ferror@plt+0xd08>
  402670:	mov	w0, #0x0                   	// #0
  402674:	bl	401540 <exit@plt>
  402678:	stp	x29, x30, [sp, #-32]!
  40267c:	adrp	x0, 417000 <ferror@plt+0x15750>
  402680:	mov	x29, sp
  402684:	stp	x19, x20, [sp, #16]
  402688:	ldr	x20, [x0, #544]
  40268c:	bl	401860 <__errno_location@plt>
  402690:	mov	x19, x0
  402694:	mov	x0, x20
  402698:	str	wzr, [x19]
  40269c:	bl	4018b0 <ferror@plt>
  4026a0:	cbz	w0, 402740 <ferror@plt+0xe90>
  4026a4:	ldr	w0, [x19]
  4026a8:	cmp	w0, #0x9
  4026ac:	b.ne	4026f0 <ferror@plt+0xe40>  // b.any
  4026b0:	adrp	x0, 417000 <ferror@plt+0x15750>
  4026b4:	ldr	x20, [x0, #520]
  4026b8:	str	wzr, [x19]
  4026bc:	mov	x0, x20
  4026c0:	bl	4018b0 <ferror@plt>
  4026c4:	cbnz	w0, 4026d8 <ferror@plt+0xe28>
  4026c8:	mov	x0, x20
  4026cc:	bl	4017d0 <fflush@plt>
  4026d0:	cbz	w0, 402720 <ferror@plt+0xe70>
  4026d4:	nop
  4026d8:	ldr	w0, [x19]
  4026dc:	cmp	w0, #0x9
  4026e0:	b.ne	402718 <ferror@plt+0xe68>  // b.any
  4026e4:	ldp	x19, x20, [sp, #16]
  4026e8:	ldp	x29, x30, [sp], #32
  4026ec:	ret
  4026f0:	cmp	w0, #0x20
  4026f4:	b.eq	4026b0 <ferror@plt+0xe00>  // b.none
  4026f8:	adrp	x1, 404000 <ferror@plt+0x2750>
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	add	x1, x1, #0x708
  402704:	cbz	w0, 40276c <ferror@plt+0xebc>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	bl	401820 <dcgettext@plt>
  402710:	bl	401730 <warn@plt>
  402714:	nop
  402718:	mov	w0, #0x1                   	// #1
  40271c:	bl	4014f0 <_exit@plt>
  402720:	mov	x0, x20
  402724:	bl	4015e0 <fileno@plt>
  402728:	tbnz	w0, #31, 4026d8 <ferror@plt+0xe28>
  40272c:	bl	401550 <dup@plt>
  402730:	tbnz	w0, #31, 4026d8 <ferror@plt+0xe28>
  402734:	bl	4016c0 <close@plt>
  402738:	cbz	w0, 4026e4 <ferror@plt+0xe34>
  40273c:	b	4026d8 <ferror@plt+0xe28>
  402740:	mov	x0, x20
  402744:	bl	4017d0 <fflush@plt>
  402748:	cbnz	w0, 4026a4 <ferror@plt+0xdf4>
  40274c:	mov	x0, x20
  402750:	bl	4015e0 <fileno@plt>
  402754:	tbnz	w0, #31, 4026a4 <ferror@plt+0xdf4>
  402758:	bl	401550 <dup@plt>
  40275c:	tbnz	w0, #31, 4026a4 <ferror@plt+0xdf4>
  402760:	bl	4016c0 <close@plt>
  402764:	cbz	w0, 4026b0 <ferror@plt+0xe00>
  402768:	b	4026a4 <ferror@plt+0xdf4>
  40276c:	mov	x0, #0x0                   	// #0
  402770:	bl	401820 <dcgettext@plt>
  402774:	bl	4017e0 <warnx@plt>
  402778:	b	402718 <ferror@plt+0xe68>
  40277c:	nop
  402780:	stp	x29, x30, [sp, #-32]!
  402784:	mov	x29, sp
  402788:	stp	x19, x20, [sp, #16]
  40278c:	mov	x19, x1
  402790:	mov	x20, x0
  402794:	bl	401860 <__errno_location@plt>
  402798:	mov	x4, x0
  40279c:	adrp	x0, 417000 <ferror@plt+0x15750>
  4027a0:	mov	w5, #0x22                  	// #34
  4027a4:	adrp	x1, 405000 <ferror@plt+0x3750>
  4027a8:	mov	x3, x20
  4027ac:	ldr	w0, [x0, #512]
  4027b0:	mov	x2, x19
  4027b4:	str	w5, [x4]
  4027b8:	add	x1, x1, #0x398
  4027bc:	bl	401880 <err@plt>
  4027c0:	adrp	x1, 417000 <ferror@plt+0x15750>
  4027c4:	str	w0, [x1, #512]
  4027c8:	ret
  4027cc:	nop
  4027d0:	stp	x29, x30, [sp, #-128]!
  4027d4:	mov	x29, sp
  4027d8:	stp	x19, x20, [sp, #16]
  4027dc:	mov	x20, x0
  4027e0:	stp	x21, x22, [sp, #32]
  4027e4:	mov	x22, x1
  4027e8:	stp	x23, x24, [sp, #48]
  4027ec:	mov	x23, x2
  4027f0:	str	xzr, [x1]
  4027f4:	bl	401860 <__errno_location@plt>
  4027f8:	mov	x21, x0
  4027fc:	cbz	x20, 402a98 <ferror@plt+0x11e8>
  402800:	ldrsb	w19, [x20]
  402804:	cbz	w19, 402a98 <ferror@plt+0x11e8>
  402808:	bl	401740 <__ctype_b_loc@plt>
  40280c:	mov	x24, x0
  402810:	ldr	x0, [x0]
  402814:	ubfiz	x1, x19, #1, #8
  402818:	ldrh	w1, [x0, x1]
  40281c:	tbz	w1, #13, 402838 <ferror@plt+0xf88>
  402820:	mov	x1, x20
  402824:	nop
  402828:	ldrsb	w19, [x1, #1]!
  40282c:	ubfiz	x2, x19, #1, #8
  402830:	ldrh	w2, [x0, x2]
  402834:	tbnz	w2, #13, 402828 <ferror@plt+0xf78>
  402838:	cmp	w19, #0x2d
  40283c:	b.eq	402a98 <ferror@plt+0x11e8>  // b.none
  402840:	stp	x25, x26, [sp, #64]
  402844:	mov	x0, x20
  402848:	mov	w3, #0x0                   	// #0
  40284c:	stp	x27, x28, [sp, #80]
  402850:	add	x27, sp, #0x78
  402854:	mov	x1, x27
  402858:	str	wzr, [x21]
  40285c:	mov	w2, #0x0                   	// #0
  402860:	str	xzr, [sp, #120]
  402864:	bl	401690 <__strtoul_internal@plt>
  402868:	mov	x25, x0
  40286c:	ldr	x28, [sp, #120]
  402870:	ldr	w0, [x21]
  402874:	cmp	x28, x20
  402878:	b.eq	402a88 <ferror@plt+0x11d8>  // b.none
  40287c:	cbnz	w0, 402ab8 <ferror@plt+0x1208>
  402880:	cbz	x28, 402b2c <ferror@plt+0x127c>
  402884:	ldrsb	w0, [x28]
  402888:	mov	w20, #0x0                   	// #0
  40288c:	mov	x26, #0x0                   	// #0
  402890:	cbz	w0, 402b2c <ferror@plt+0x127c>
  402894:	nop
  402898:	ldrsb	w0, [x28, #1]
  40289c:	cmp	w0, #0x69
  4028a0:	b.eq	40294c <ferror@plt+0x109c>  // b.none
  4028a4:	and	w1, w0, #0xffffffdf
  4028a8:	cmp	w1, #0x42
  4028ac:	b.ne	402b1c <ferror@plt+0x126c>  // b.any
  4028b0:	ldrsb	w0, [x28, #2]
  4028b4:	cbz	w0, 402b64 <ferror@plt+0x12b4>
  4028b8:	bl	4015c0 <localeconv@plt>
  4028bc:	cbz	x0, 402a90 <ferror@plt+0x11e0>
  4028c0:	ldr	x1, [x0]
  4028c4:	cbz	x1, 402a90 <ferror@plt+0x11e0>
  4028c8:	mov	x0, x1
  4028cc:	str	x1, [sp, #104]
  4028d0:	bl	401520 <strlen@plt>
  4028d4:	mov	x19, x0
  4028d8:	cbnz	x26, 402a90 <ferror@plt+0x11e0>
  4028dc:	ldrsb	w0, [x28]
  4028e0:	cbz	w0, 402a90 <ferror@plt+0x11e0>
  4028e4:	ldr	x1, [sp, #104]
  4028e8:	mov	x2, x19
  4028ec:	mov	x0, x1
  4028f0:	mov	x1, x28
  4028f4:	bl	401630 <strncmp@plt>
  4028f8:	cbnz	w0, 402a90 <ferror@plt+0x11e0>
  4028fc:	ldrsb	w4, [x28, x19]
  402900:	add	x1, x28, x19
  402904:	cmp	w4, #0x30
  402908:	b.ne	402b40 <ferror@plt+0x1290>  // b.any
  40290c:	add	w0, w20, #0x1
  402910:	mov	x19, x1
  402914:	nop
  402918:	sub	w3, w19, w1
  40291c:	ldrsb	w4, [x19, #1]!
  402920:	add	w20, w3, w0
  402924:	cmp	w4, #0x30
  402928:	b.eq	402918 <ferror@plt+0x1068>  // b.none
  40292c:	ldr	x0, [x24]
  402930:	ldrh	w0, [x0, w4, sxtw #1]
  402934:	tbnz	w0, #11, 402acc <ferror@plt+0x121c>
  402938:	mov	x28, x19
  40293c:	str	x19, [sp, #120]
  402940:	ldrsb	w0, [x28, #1]
  402944:	cmp	w0, #0x69
  402948:	b.ne	4028a4 <ferror@plt+0xff4>  // b.any
  40294c:	ldrsb	w0, [x28, #2]
  402950:	and	w0, w0, #0xffffffdf
  402954:	cmp	w0, #0x42
  402958:	b.ne	4028b8 <ferror@plt+0x1008>  // b.any
  40295c:	ldrsb	w0, [x28, #3]
  402960:	cbnz	w0, 4028b8 <ferror@plt+0x1008>
  402964:	mov	x19, #0x400                 	// #1024
  402968:	ldrsb	w27, [x28]
  40296c:	adrp	x24, 405000 <ferror@plt+0x3750>
  402970:	add	x24, x24, #0x3a8
  402974:	mov	x0, x24
  402978:	mov	w1, w27
  40297c:	bl	4017c0 <strchr@plt>
  402980:	cbz	x0, 402b6c <ferror@plt+0x12bc>
  402984:	sub	x1, x0, x24
  402988:	add	w1, w1, #0x1
  40298c:	cbz	w1, 402b88 <ferror@plt+0x12d8>
  402990:	umulh	x0, x25, x19
  402994:	cbnz	x0, 402b58 <ferror@plt+0x12a8>
  402998:	sub	w0, w1, #0x2
  40299c:	b	4029ac <ferror@plt+0x10fc>
  4029a0:	umulh	x2, x25, x19
  4029a4:	sub	w0, w0, #0x1
  4029a8:	cbnz	x2, 402b58 <ferror@plt+0x12a8>
  4029ac:	mul	x25, x25, x19
  4029b0:	cmn	w0, #0x1
  4029b4:	b.ne	4029a0 <ferror@plt+0x10f0>  // b.any
  4029b8:	mov	w0, #0x0                   	// #0
  4029bc:	cbz	x23, 4029c4 <ferror@plt+0x1114>
  4029c0:	str	w1, [x23]
  4029c4:	cmp	x26, #0x0
  4029c8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4029cc:	b.eq	402a74 <ferror@plt+0x11c4>  // b.none
  4029d0:	sub	w1, w1, #0x2
  4029d4:	mov	x5, #0x1                   	// #1
  4029d8:	b	4029e8 <ferror@plt+0x1138>
  4029dc:	umulh	x2, x5, x19
  4029e0:	sub	w1, w1, #0x1
  4029e4:	cbnz	x2, 4029f4 <ferror@plt+0x1144>
  4029e8:	mul	x5, x5, x19
  4029ec:	cmn	w1, #0x1
  4029f0:	b.ne	4029dc <ferror@plt+0x112c>  // b.any
  4029f4:	cmp	x26, #0xa
  4029f8:	mov	x1, #0xa                   	// #10
  4029fc:	b.ls	402a10 <ferror@plt+0x1160>  // b.plast
  402a00:	add	x1, x1, x1, lsl #2
  402a04:	cmp	x26, x1, lsl #1
  402a08:	lsl	x1, x1, #1
  402a0c:	b.hi	402a00 <ferror@plt+0x1150>  // b.pmore
  402a10:	cbz	w20, 402a2c <ferror@plt+0x117c>
  402a14:	mov	w2, #0x0                   	// #0
  402a18:	add	x1, x1, x1, lsl #2
  402a1c:	add	w2, w2, #0x1
  402a20:	cmp	w20, w2
  402a24:	lsl	x1, x1, #1
  402a28:	b.ne	402a18 <ferror@plt+0x1168>  // b.any
  402a2c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402a30:	mov	x4, #0x1                   	// #1
  402a34:	movk	x8, #0xcccd
  402a38:	umulh	x6, x26, x8
  402a3c:	add	x7, x4, x4, lsl #2
  402a40:	mov	x3, x4
  402a44:	cmp	x26, #0x9
  402a48:	lsl	x4, x7, #1
  402a4c:	lsr	x2, x6, #3
  402a50:	add	x2, x2, x2, lsl #2
  402a54:	sub	x2, x26, x2, lsl #1
  402a58:	lsr	x26, x6, #3
  402a5c:	cbz	x2, 402a70 <ferror@plt+0x11c0>
  402a60:	udiv	x3, x1, x3
  402a64:	udiv	x2, x3, x2
  402a68:	udiv	x2, x5, x2
  402a6c:	add	x25, x25, x2
  402a70:	b.hi	402a38 <ferror@plt+0x1188>  // b.pmore
  402a74:	str	x25, [x22]
  402a78:	tbnz	w0, #31, 402b48 <ferror@plt+0x1298>
  402a7c:	ldp	x25, x26, [sp, #64]
  402a80:	ldp	x27, x28, [sp, #80]
  402a84:	b	402aa4 <ferror@plt+0x11f4>
  402a88:	cbnz	w0, 402ac4 <ferror@plt+0x1214>
  402a8c:	nop
  402a90:	ldp	x25, x26, [sp, #64]
  402a94:	ldp	x27, x28, [sp, #80]
  402a98:	mov	w1, #0x16                  	// #22
  402a9c:	mov	w0, #0xffffffea            	// #-22
  402aa0:	str	w1, [x21]
  402aa4:	ldp	x19, x20, [sp, #16]
  402aa8:	ldp	x21, x22, [sp, #32]
  402aac:	ldp	x23, x24, [sp, #48]
  402ab0:	ldp	x29, x30, [sp], #128
  402ab4:	ret
  402ab8:	sub	x1, x25, #0x1
  402abc:	cmn	x1, #0x3
  402ac0:	b.ls	402880 <ferror@plt+0xfd0>  // b.plast
  402ac4:	neg	w0, w0
  402ac8:	b	402a78 <ferror@plt+0x11c8>
  402acc:	str	wzr, [x21]
  402ad0:	mov	x1, x27
  402ad4:	mov	x0, x19
  402ad8:	mov	w3, #0x0                   	// #0
  402adc:	mov	w2, #0x0                   	// #0
  402ae0:	str	xzr, [sp, #120]
  402ae4:	bl	401690 <__strtoul_internal@plt>
  402ae8:	mov	x26, x0
  402aec:	ldr	x28, [sp, #120]
  402af0:	ldr	w0, [x21]
  402af4:	cmp	x28, x19
  402af8:	b.eq	402a88 <ferror@plt+0x11d8>  // b.none
  402afc:	cbz	w0, 402b24 <ferror@plt+0x1274>
  402b00:	sub	x1, x26, #0x1
  402b04:	cmn	x1, #0x3
  402b08:	b.hi	402ac4 <ferror@plt+0x1214>  // b.pmore
  402b0c:	cbz	x28, 402a90 <ferror@plt+0x11e0>
  402b10:	ldrsb	w0, [x28]
  402b14:	cbnz	w0, 402898 <ferror@plt+0xfe8>
  402b18:	b	402a90 <ferror@plt+0x11e0>
  402b1c:	cbnz	w0, 4028b8 <ferror@plt+0x1008>
  402b20:	b	402964 <ferror@plt+0x10b4>
  402b24:	cbnz	x26, 402b0c <ferror@plt+0x125c>
  402b28:	b	402898 <ferror@plt+0xfe8>
  402b2c:	mov	w0, #0x0                   	// #0
  402b30:	ldp	x27, x28, [sp, #80]
  402b34:	str	x25, [x22]
  402b38:	ldp	x25, x26, [sp, #64]
  402b3c:	b	402aa4 <ferror@plt+0x11f4>
  402b40:	mov	x19, x1
  402b44:	b	40292c <ferror@plt+0x107c>
  402b48:	neg	w1, w0
  402b4c:	ldp	x25, x26, [sp, #64]
  402b50:	ldp	x27, x28, [sp, #80]
  402b54:	b	402aa0 <ferror@plt+0x11f0>
  402b58:	mov	w0, #0xffffffde            	// #-34
  402b5c:	cbnz	x23, 4029c0 <ferror@plt+0x1110>
  402b60:	b	4029c4 <ferror@plt+0x1114>
  402b64:	mov	x19, #0x3e8                 	// #1000
  402b68:	b	402968 <ferror@plt+0x10b8>
  402b6c:	adrp	x1, 405000 <ferror@plt+0x3750>
  402b70:	add	x24, x1, #0x3b8
  402b74:	mov	x0, x24
  402b78:	mov	w1, w27
  402b7c:	bl	4017c0 <strchr@plt>
  402b80:	cbnz	x0, 402984 <ferror@plt+0x10d4>
  402b84:	b	402a90 <ferror@plt+0x11e0>
  402b88:	mov	w0, #0x0                   	// #0
  402b8c:	cbnz	x23, 4029c0 <ferror@plt+0x1110>
  402b90:	ldp	x27, x28, [sp, #80]
  402b94:	str	x25, [x22]
  402b98:	ldp	x25, x26, [sp, #64]
  402b9c:	b	402aa4 <ferror@plt+0x11f4>
  402ba0:	mov	x2, #0x0                   	// #0
  402ba4:	b	4027d0 <ferror@plt+0xf20>
  402ba8:	stp	x29, x30, [sp, #-48]!
  402bac:	mov	x29, sp
  402bb0:	stp	x21, x22, [sp, #32]
  402bb4:	mov	x22, x1
  402bb8:	cbz	x0, 402c18 <ferror@plt+0x1368>
  402bbc:	mov	x21, x0
  402bc0:	stp	x19, x20, [sp, #16]
  402bc4:	mov	x20, x0
  402bc8:	b	402be4 <ferror@plt+0x1334>
  402bcc:	bl	401740 <__ctype_b_loc@plt>
  402bd0:	ubfiz	x19, x19, #1, #8
  402bd4:	ldr	x2, [x0]
  402bd8:	ldrh	w2, [x2, x19]
  402bdc:	tbz	w2, #11, 402bec <ferror@plt+0x133c>
  402be0:	add	x20, x20, #0x1
  402be4:	ldrsb	w19, [x20]
  402be8:	cbnz	w19, 402bcc <ferror@plt+0x131c>
  402bec:	cbz	x22, 402bf4 <ferror@plt+0x1344>
  402bf0:	str	x20, [x22]
  402bf4:	cmp	x20, x21
  402bf8:	b.ls	402c30 <ferror@plt+0x1380>  // b.plast
  402bfc:	ldrsb	w1, [x20]
  402c00:	mov	w0, #0x1                   	// #1
  402c04:	ldp	x19, x20, [sp, #16]
  402c08:	cbnz	w1, 402c20 <ferror@plt+0x1370>
  402c0c:	ldp	x21, x22, [sp, #32]
  402c10:	ldp	x29, x30, [sp], #48
  402c14:	ret
  402c18:	cbz	x1, 402c20 <ferror@plt+0x1370>
  402c1c:	str	xzr, [x1]
  402c20:	mov	w0, #0x0                   	// #0
  402c24:	ldp	x21, x22, [sp, #32]
  402c28:	ldp	x29, x30, [sp], #48
  402c2c:	ret
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	ldp	x19, x20, [sp, #16]
  402c38:	b	402c24 <ferror@plt+0x1374>
  402c3c:	nop
  402c40:	stp	x29, x30, [sp, #-48]!
  402c44:	mov	x29, sp
  402c48:	stp	x21, x22, [sp, #32]
  402c4c:	mov	x22, x1
  402c50:	cbz	x0, 402cb0 <ferror@plt+0x1400>
  402c54:	mov	x21, x0
  402c58:	stp	x19, x20, [sp, #16]
  402c5c:	mov	x20, x0
  402c60:	b	402c7c <ferror@plt+0x13cc>
  402c64:	bl	401740 <__ctype_b_loc@plt>
  402c68:	ubfiz	x19, x19, #1, #8
  402c6c:	ldr	x2, [x0]
  402c70:	ldrh	w2, [x2, x19]
  402c74:	tbz	w2, #12, 402c84 <ferror@plt+0x13d4>
  402c78:	add	x20, x20, #0x1
  402c7c:	ldrsb	w19, [x20]
  402c80:	cbnz	w19, 402c64 <ferror@plt+0x13b4>
  402c84:	cbz	x22, 402c8c <ferror@plt+0x13dc>
  402c88:	str	x20, [x22]
  402c8c:	cmp	x20, x21
  402c90:	b.ls	402cc8 <ferror@plt+0x1418>  // b.plast
  402c94:	ldrsb	w1, [x20]
  402c98:	mov	w0, #0x1                   	// #1
  402c9c:	ldp	x19, x20, [sp, #16]
  402ca0:	cbnz	w1, 402cb8 <ferror@plt+0x1408>
  402ca4:	ldp	x21, x22, [sp, #32]
  402ca8:	ldp	x29, x30, [sp], #48
  402cac:	ret
  402cb0:	cbz	x1, 402cb8 <ferror@plt+0x1408>
  402cb4:	str	xzr, [x1]
  402cb8:	mov	w0, #0x0                   	// #0
  402cbc:	ldp	x21, x22, [sp, #32]
  402cc0:	ldp	x29, x30, [sp], #48
  402cc4:	ret
  402cc8:	mov	w0, #0x0                   	// #0
  402ccc:	ldp	x19, x20, [sp, #16]
  402cd0:	b	402cbc <ferror@plt+0x140c>
  402cd4:	nop
  402cd8:	stp	x29, x30, [sp, #-128]!
  402cdc:	mov	x29, sp
  402ce0:	stp	x19, x20, [sp, #16]
  402ce4:	mov	x19, x0
  402ce8:	mov	x20, x1
  402cec:	mov	w0, #0xffffffd0            	// #-48
  402cf0:	add	x1, sp, #0x50
  402cf4:	stp	x21, x22, [sp, #32]
  402cf8:	add	x21, sp, #0x80
  402cfc:	stp	x21, x21, [sp, #48]
  402d00:	str	x1, [sp, #64]
  402d04:	stp	w0, wzr, [sp, #72]
  402d08:	stp	x2, x3, [sp, #80]
  402d0c:	stp	x4, x5, [sp, #96]
  402d10:	stp	x6, x7, [sp, #112]
  402d14:	b	402d5c <ferror@plt+0x14ac>
  402d18:	ldr	x1, [x0]
  402d1c:	add	x2, x0, #0xf
  402d20:	and	x2, x2, #0xfffffffffffffff8
  402d24:	str	x2, [sp, #48]
  402d28:	cbz	x1, 402da8 <ferror@plt+0x14f8>
  402d2c:	add	x0, x2, #0xf
  402d30:	and	x0, x0, #0xfffffffffffffff8
  402d34:	str	x0, [sp, #48]
  402d38:	ldr	x22, [x2]
  402d3c:	cbz	x22, 402da8 <ferror@plt+0x14f8>
  402d40:	mov	x0, x19
  402d44:	bl	401720 <strcmp@plt>
  402d48:	cbz	w0, 402dcc <ferror@plt+0x151c>
  402d4c:	mov	x1, x22
  402d50:	mov	x0, x19
  402d54:	bl	401720 <strcmp@plt>
  402d58:	cbz	w0, 402dd0 <ferror@plt+0x1520>
  402d5c:	ldr	w3, [sp, #72]
  402d60:	ldr	x0, [sp, #48]
  402d64:	tbz	w3, #31, 402d18 <ferror@plt+0x1468>
  402d68:	add	w2, w3, #0x8
  402d6c:	str	w2, [sp, #72]
  402d70:	cmp	w2, #0x0
  402d74:	b.gt	402d18 <ferror@plt+0x1468>
  402d78:	ldr	x1, [x21, w3, sxtw]
  402d7c:	cbz	x1, 402da8 <ferror@plt+0x14f8>
  402d80:	cbz	w2, 402de0 <ferror@plt+0x1530>
  402d84:	add	w3, w3, #0x10
  402d88:	str	w3, [sp, #72]
  402d8c:	cmp	w3, #0x0
  402d90:	b.le	402dc4 <ferror@plt+0x1514>
  402d94:	add	x3, x0, #0xf
  402d98:	mov	x2, x0
  402d9c:	and	x0, x3, #0xfffffffffffffff8
  402da0:	str	x0, [sp, #48]
  402da4:	b	402d38 <ferror@plt+0x1488>
  402da8:	adrp	x0, 417000 <ferror@plt+0x15750>
  402dac:	adrp	x1, 405000 <ferror@plt+0x3750>
  402db0:	mov	x3, x19
  402db4:	mov	x2, x20
  402db8:	ldr	w0, [x0, #512]
  402dbc:	add	x1, x1, #0x398
  402dc0:	bl	401830 <errx@plt>
  402dc4:	add	x2, x21, w2, sxtw
  402dc8:	b	402d38 <ferror@plt+0x1488>
  402dcc:	mov	w0, #0x1                   	// #1
  402dd0:	ldp	x19, x20, [sp, #16]
  402dd4:	ldp	x21, x22, [sp, #32]
  402dd8:	ldp	x29, x30, [sp], #128
  402ddc:	ret
  402de0:	mov	x2, x0
  402de4:	b	402d2c <ferror@plt+0x147c>
  402de8:	cbz	x1, 402e14 <ferror@plt+0x1564>
  402dec:	add	x3, x0, x1
  402df0:	sxtb	w2, w2
  402df4:	b	402e08 <ferror@plt+0x1558>
  402df8:	b.eq	402e18 <ferror@plt+0x1568>  // b.none
  402dfc:	add	x0, x0, #0x1
  402e00:	cmp	x3, x0
  402e04:	b.eq	402e14 <ferror@plt+0x1564>  // b.none
  402e08:	ldrsb	w1, [x0]
  402e0c:	cmp	w2, w1
  402e10:	cbnz	w1, 402df8 <ferror@plt+0x1548>
  402e14:	mov	x0, #0x0                   	// #0
  402e18:	ret
  402e1c:	nop
  402e20:	stp	x29, x30, [sp, #-64]!
  402e24:	mov	x29, sp
  402e28:	stp	x19, x20, [sp, #16]
  402e2c:	mov	x19, x0
  402e30:	stp	x21, x22, [sp, #32]
  402e34:	mov	x21, x1
  402e38:	adrp	x22, 417000 <ferror@plt+0x15750>
  402e3c:	str	xzr, [sp, #56]
  402e40:	bl	401860 <__errno_location@plt>
  402e44:	str	wzr, [x0]
  402e48:	cbz	x19, 402e5c <ferror@plt+0x15ac>
  402e4c:	mov	x20, x0
  402e50:	ldrsb	w0, [x19]
  402e54:	adrp	x22, 417000 <ferror@plt+0x15750>
  402e58:	cbnz	w0, 402e74 <ferror@plt+0x15c4>
  402e5c:	ldr	w0, [x22, #512]
  402e60:	adrp	x1, 405000 <ferror@plt+0x3750>
  402e64:	mov	x3, x19
  402e68:	mov	x2, x21
  402e6c:	add	x1, x1, #0x398
  402e70:	bl	401830 <errx@plt>
  402e74:	add	x1, sp, #0x38
  402e78:	mov	x0, x19
  402e7c:	mov	w3, #0x0                   	// #0
  402e80:	mov	w2, #0xa                   	// #10
  402e84:	bl	401690 <__strtoul_internal@plt>
  402e88:	ldr	w1, [x20]
  402e8c:	cbnz	w1, 402ed0 <ferror@plt+0x1620>
  402e90:	ldr	x1, [sp, #56]
  402e94:	cmp	x19, x1
  402e98:	b.eq	402e5c <ferror@plt+0x15ac>  // b.none
  402e9c:	cbz	x1, 402ea8 <ferror@plt+0x15f8>
  402ea0:	ldrsb	w1, [x1]
  402ea4:	cbnz	w1, 402e5c <ferror@plt+0x15ac>
  402ea8:	mov	x1, #0xffffffff            	// #4294967295
  402eac:	cmp	x0, x1
  402eb0:	b.hi	402ef0 <ferror@plt+0x1640>  // b.pmore
  402eb4:	mov	x1, #0xffff                	// #65535
  402eb8:	cmp	x0, x1
  402ebc:	b.hi	402efc <ferror@plt+0x164c>  // b.pmore
  402ec0:	ldp	x19, x20, [sp, #16]
  402ec4:	ldp	x21, x22, [sp, #32]
  402ec8:	ldp	x29, x30, [sp], #64
  402ecc:	ret
  402ed0:	ldr	w0, [x22, #512]
  402ed4:	cmp	w1, #0x22
  402ed8:	b.ne	402e5c <ferror@plt+0x15ac>  // b.any
  402edc:	adrp	x1, 405000 <ferror@plt+0x3750>
  402ee0:	mov	x3, x19
  402ee4:	mov	x2, x21
  402ee8:	add	x1, x1, #0x398
  402eec:	bl	401880 <err@plt>
  402ef0:	mov	x1, x21
  402ef4:	mov	x0, x19
  402ef8:	bl	402780 <ferror@plt+0xed0>
  402efc:	mov	x1, x21
  402f00:	mov	x0, x19
  402f04:	bl	402780 <ferror@plt+0xed0>
  402f08:	stp	x29, x30, [sp, #-64]!
  402f0c:	mov	x29, sp
  402f10:	stp	x19, x20, [sp, #16]
  402f14:	mov	x19, x0
  402f18:	stp	x21, x22, [sp, #32]
  402f1c:	mov	x21, x1
  402f20:	adrp	x22, 417000 <ferror@plt+0x15750>
  402f24:	str	xzr, [sp, #56]
  402f28:	bl	401860 <__errno_location@plt>
  402f2c:	str	wzr, [x0]
  402f30:	cbz	x19, 402f44 <ferror@plt+0x1694>
  402f34:	mov	x20, x0
  402f38:	ldrsb	w0, [x19]
  402f3c:	adrp	x22, 417000 <ferror@plt+0x15750>
  402f40:	cbnz	w0, 402f5c <ferror@plt+0x16ac>
  402f44:	ldr	w0, [x22, #512]
  402f48:	adrp	x1, 405000 <ferror@plt+0x3750>
  402f4c:	mov	x3, x19
  402f50:	mov	x2, x21
  402f54:	add	x1, x1, #0x398
  402f58:	bl	401830 <errx@plt>
  402f5c:	add	x1, sp, #0x38
  402f60:	mov	x0, x19
  402f64:	mov	w3, #0x0                   	// #0
  402f68:	mov	w2, #0x10                  	// #16
  402f6c:	bl	401690 <__strtoul_internal@plt>
  402f70:	ldr	w1, [x20]
  402f74:	cbnz	w1, 402fb8 <ferror@plt+0x1708>
  402f78:	ldr	x1, [sp, #56]
  402f7c:	cmp	x19, x1
  402f80:	b.eq	402f44 <ferror@plt+0x1694>  // b.none
  402f84:	cbz	x1, 402f90 <ferror@plt+0x16e0>
  402f88:	ldrsb	w1, [x1]
  402f8c:	cbnz	w1, 402f44 <ferror@plt+0x1694>
  402f90:	mov	x1, #0xffffffff            	// #4294967295
  402f94:	cmp	x0, x1
  402f98:	b.hi	402fd8 <ferror@plt+0x1728>  // b.pmore
  402f9c:	mov	x1, #0xffff                	// #65535
  402fa0:	cmp	x0, x1
  402fa4:	b.hi	402fe4 <ferror@plt+0x1734>  // b.pmore
  402fa8:	ldp	x19, x20, [sp, #16]
  402fac:	ldp	x21, x22, [sp, #32]
  402fb0:	ldp	x29, x30, [sp], #64
  402fb4:	ret
  402fb8:	ldr	w0, [x22, #512]
  402fbc:	cmp	w1, #0x22
  402fc0:	b.ne	402f44 <ferror@plt+0x1694>  // b.any
  402fc4:	adrp	x1, 405000 <ferror@plt+0x3750>
  402fc8:	mov	x3, x19
  402fcc:	mov	x2, x21
  402fd0:	add	x1, x1, #0x398
  402fd4:	bl	401880 <err@plt>
  402fd8:	mov	x1, x21
  402fdc:	mov	x0, x19
  402fe0:	bl	402780 <ferror@plt+0xed0>
  402fe4:	mov	x1, x21
  402fe8:	mov	x0, x19
  402fec:	bl	402780 <ferror@plt+0xed0>
  402ff0:	stp	x29, x30, [sp, #-64]!
  402ff4:	mov	x29, sp
  402ff8:	stp	x19, x20, [sp, #16]
  402ffc:	mov	x19, x0
  403000:	stp	x21, x22, [sp, #32]
  403004:	mov	x21, x1
  403008:	adrp	x22, 417000 <ferror@plt+0x15750>
  40300c:	str	xzr, [sp, #56]
  403010:	bl	401860 <__errno_location@plt>
  403014:	str	wzr, [x0]
  403018:	cbz	x19, 40302c <ferror@plt+0x177c>
  40301c:	mov	x20, x0
  403020:	ldrsb	w0, [x19]
  403024:	adrp	x22, 417000 <ferror@plt+0x15750>
  403028:	cbnz	w0, 403044 <ferror@plt+0x1794>
  40302c:	ldr	w0, [x22, #512]
  403030:	adrp	x1, 405000 <ferror@plt+0x3750>
  403034:	mov	x3, x19
  403038:	mov	x2, x21
  40303c:	add	x1, x1, #0x398
  403040:	bl	401830 <errx@plt>
  403044:	add	x1, sp, #0x38
  403048:	mov	x0, x19
  40304c:	mov	w3, #0x0                   	// #0
  403050:	mov	w2, #0xa                   	// #10
  403054:	bl	401690 <__strtoul_internal@plt>
  403058:	ldr	w1, [x20]
  40305c:	cbnz	w1, 403094 <ferror@plt+0x17e4>
  403060:	ldr	x1, [sp, #56]
  403064:	cmp	x19, x1
  403068:	b.eq	40302c <ferror@plt+0x177c>  // b.none
  40306c:	cbz	x1, 403078 <ferror@plt+0x17c8>
  403070:	ldrsb	w1, [x1]
  403074:	cbnz	w1, 40302c <ferror@plt+0x177c>
  403078:	mov	x1, #0xffffffff            	// #4294967295
  40307c:	cmp	x0, x1
  403080:	b.hi	4030b4 <ferror@plt+0x1804>  // b.pmore
  403084:	ldp	x19, x20, [sp, #16]
  403088:	ldp	x21, x22, [sp, #32]
  40308c:	ldp	x29, x30, [sp], #64
  403090:	ret
  403094:	ldr	w0, [x22, #512]
  403098:	cmp	w1, #0x22
  40309c:	b.ne	40302c <ferror@plt+0x177c>  // b.any
  4030a0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4030a4:	mov	x3, x19
  4030a8:	mov	x2, x21
  4030ac:	add	x1, x1, #0x398
  4030b0:	bl	401880 <err@plt>
  4030b4:	mov	x1, x21
  4030b8:	mov	x0, x19
  4030bc:	bl	402780 <ferror@plt+0xed0>
  4030c0:	stp	x29, x30, [sp, #-64]!
  4030c4:	mov	x29, sp
  4030c8:	stp	x19, x20, [sp, #16]
  4030cc:	mov	x19, x0
  4030d0:	stp	x21, x22, [sp, #32]
  4030d4:	mov	x21, x1
  4030d8:	adrp	x22, 417000 <ferror@plt+0x15750>
  4030dc:	str	xzr, [sp, #56]
  4030e0:	bl	401860 <__errno_location@plt>
  4030e4:	str	wzr, [x0]
  4030e8:	cbz	x19, 4030fc <ferror@plt+0x184c>
  4030ec:	mov	x20, x0
  4030f0:	ldrsb	w0, [x19]
  4030f4:	adrp	x22, 417000 <ferror@plt+0x15750>
  4030f8:	cbnz	w0, 403114 <ferror@plt+0x1864>
  4030fc:	ldr	w0, [x22, #512]
  403100:	adrp	x1, 405000 <ferror@plt+0x3750>
  403104:	mov	x3, x19
  403108:	mov	x2, x21
  40310c:	add	x1, x1, #0x398
  403110:	bl	401830 <errx@plt>
  403114:	add	x1, sp, #0x38
  403118:	mov	x0, x19
  40311c:	mov	w3, #0x0                   	// #0
  403120:	mov	w2, #0x10                  	// #16
  403124:	bl	401690 <__strtoul_internal@plt>
  403128:	ldr	w1, [x20]
  40312c:	cbnz	w1, 403164 <ferror@plt+0x18b4>
  403130:	ldr	x1, [sp, #56]
  403134:	cmp	x19, x1
  403138:	b.eq	4030fc <ferror@plt+0x184c>  // b.none
  40313c:	cbz	x1, 403148 <ferror@plt+0x1898>
  403140:	ldrsb	w1, [x1]
  403144:	cbnz	w1, 4030fc <ferror@plt+0x184c>
  403148:	mov	x1, #0xffffffff            	// #4294967295
  40314c:	cmp	x0, x1
  403150:	b.hi	403184 <ferror@plt+0x18d4>  // b.pmore
  403154:	ldp	x19, x20, [sp, #16]
  403158:	ldp	x21, x22, [sp, #32]
  40315c:	ldp	x29, x30, [sp], #64
  403160:	ret
  403164:	ldr	w0, [x22, #512]
  403168:	cmp	w1, #0x22
  40316c:	b.ne	4030fc <ferror@plt+0x184c>  // b.any
  403170:	adrp	x1, 405000 <ferror@plt+0x3750>
  403174:	mov	x3, x19
  403178:	mov	x2, x21
  40317c:	add	x1, x1, #0x398
  403180:	bl	401880 <err@plt>
  403184:	mov	x1, x21
  403188:	mov	x0, x19
  40318c:	bl	402780 <ferror@plt+0xed0>
  403190:	stp	x29, x30, [sp, #-64]!
  403194:	mov	x29, sp
  403198:	stp	x19, x20, [sp, #16]
  40319c:	mov	x19, x0
  4031a0:	stp	x21, x22, [sp, #32]
  4031a4:	mov	x21, x1
  4031a8:	adrp	x22, 417000 <ferror@plt+0x15750>
  4031ac:	str	xzr, [sp, #56]
  4031b0:	bl	401860 <__errno_location@plt>
  4031b4:	str	wzr, [x0]
  4031b8:	cbz	x19, 4031cc <ferror@plt+0x191c>
  4031bc:	mov	x20, x0
  4031c0:	ldrsb	w0, [x19]
  4031c4:	adrp	x22, 417000 <ferror@plt+0x15750>
  4031c8:	cbnz	w0, 4031e4 <ferror@plt+0x1934>
  4031cc:	ldr	w0, [x22, #512]
  4031d0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4031d4:	mov	x3, x19
  4031d8:	mov	x2, x21
  4031dc:	add	x1, x1, #0x398
  4031e0:	bl	401830 <errx@plt>
  4031e4:	add	x1, sp, #0x38
  4031e8:	mov	x0, x19
  4031ec:	mov	w3, #0x0                   	// #0
  4031f0:	mov	w2, #0xa                   	// #10
  4031f4:	bl	401620 <__strtol_internal@plt>
  4031f8:	ldr	w1, [x20]
  4031fc:	cbnz	w1, 403228 <ferror@plt+0x1978>
  403200:	ldr	x1, [sp, #56]
  403204:	cmp	x1, x19
  403208:	b.eq	4031cc <ferror@plt+0x191c>  // b.none
  40320c:	cbz	x1, 403218 <ferror@plt+0x1968>
  403210:	ldrsb	w1, [x1]
  403214:	cbnz	w1, 4031cc <ferror@plt+0x191c>
  403218:	ldp	x19, x20, [sp, #16]
  40321c:	ldp	x21, x22, [sp, #32]
  403220:	ldp	x29, x30, [sp], #64
  403224:	ret
  403228:	ldr	w0, [x22, #512]
  40322c:	cmp	w1, #0x22
  403230:	b.ne	4031cc <ferror@plt+0x191c>  // b.any
  403234:	adrp	x1, 405000 <ferror@plt+0x3750>
  403238:	mov	x3, x19
  40323c:	mov	x2, x21
  403240:	add	x1, x1, #0x398
  403244:	bl	401880 <err@plt>
  403248:	stp	x29, x30, [sp, #-32]!
  40324c:	mov	x29, sp
  403250:	stp	x19, x20, [sp, #16]
  403254:	mov	x19, x1
  403258:	mov	x20, x0
  40325c:	bl	403190 <ferror@plt+0x18e0>
  403260:	mov	x2, #0x80000000            	// #2147483648
  403264:	add	x2, x0, x2
  403268:	mov	x1, #0xffffffff            	// #4294967295
  40326c:	cmp	x2, x1
  403270:	b.hi	403280 <ferror@plt+0x19d0>  // b.pmore
  403274:	ldp	x19, x20, [sp, #16]
  403278:	ldp	x29, x30, [sp], #32
  40327c:	ret
  403280:	bl	401860 <__errno_location@plt>
  403284:	mov	x4, x0
  403288:	adrp	x0, 417000 <ferror@plt+0x15750>
  40328c:	mov	w5, #0x22                  	// #34
  403290:	adrp	x1, 405000 <ferror@plt+0x3750>
  403294:	mov	x3, x20
  403298:	ldr	w0, [x0, #512]
  40329c:	mov	x2, x19
  4032a0:	str	w5, [x4]
  4032a4:	add	x1, x1, #0x398
  4032a8:	bl	401880 <err@plt>
  4032ac:	nop
  4032b0:	stp	x29, x30, [sp, #-32]!
  4032b4:	mov	x29, sp
  4032b8:	stp	x19, x20, [sp, #16]
  4032bc:	mov	x19, x1
  4032c0:	mov	x20, x0
  4032c4:	bl	403248 <ferror@plt+0x1998>
  4032c8:	add	w2, w0, #0x8, lsl #12
  4032cc:	mov	w1, #0xffff                	// #65535
  4032d0:	cmp	w2, w1
  4032d4:	b.hi	4032e4 <ferror@plt+0x1a34>  // b.pmore
  4032d8:	ldp	x19, x20, [sp, #16]
  4032dc:	ldp	x29, x30, [sp], #32
  4032e0:	ret
  4032e4:	bl	401860 <__errno_location@plt>
  4032e8:	mov	x4, x0
  4032ec:	adrp	x0, 417000 <ferror@plt+0x15750>
  4032f0:	mov	w5, #0x22                  	// #34
  4032f4:	adrp	x1, 405000 <ferror@plt+0x3750>
  4032f8:	mov	x3, x20
  4032fc:	ldr	w0, [x0, #512]
  403300:	mov	x2, x19
  403304:	str	w5, [x4]
  403308:	add	x1, x1, #0x398
  40330c:	bl	401880 <err@plt>
  403310:	stp	x29, x30, [sp, #-64]!
  403314:	mov	x29, sp
  403318:	stp	x19, x20, [sp, #16]
  40331c:	mov	x19, x0
  403320:	stp	x21, x22, [sp, #32]
  403324:	mov	x21, x1
  403328:	adrp	x22, 417000 <ferror@plt+0x15750>
  40332c:	str	xzr, [sp, #56]
  403330:	bl	401860 <__errno_location@plt>
  403334:	str	wzr, [x0]
  403338:	cbz	x19, 40334c <ferror@plt+0x1a9c>
  40333c:	mov	x20, x0
  403340:	ldrsb	w0, [x19]
  403344:	adrp	x22, 417000 <ferror@plt+0x15750>
  403348:	cbnz	w0, 403364 <ferror@plt+0x1ab4>
  40334c:	ldr	w0, [x22, #512]
  403350:	adrp	x1, 405000 <ferror@plt+0x3750>
  403354:	mov	x3, x19
  403358:	mov	x2, x21
  40335c:	add	x1, x1, #0x398
  403360:	bl	401830 <errx@plt>
  403364:	add	x1, sp, #0x38
  403368:	mov	x0, x19
  40336c:	mov	w3, #0x0                   	// #0
  403370:	mov	w2, #0xa                   	// #10
  403374:	bl	401690 <__strtoul_internal@plt>
  403378:	ldr	w1, [x20]
  40337c:	cbnz	w1, 4033a8 <ferror@plt+0x1af8>
  403380:	ldr	x1, [sp, #56]
  403384:	cmp	x19, x1
  403388:	b.eq	40334c <ferror@plt+0x1a9c>  // b.none
  40338c:	cbz	x1, 403398 <ferror@plt+0x1ae8>
  403390:	ldrsb	w1, [x1]
  403394:	cbnz	w1, 40334c <ferror@plt+0x1a9c>
  403398:	ldp	x19, x20, [sp, #16]
  40339c:	ldp	x21, x22, [sp, #32]
  4033a0:	ldp	x29, x30, [sp], #64
  4033a4:	ret
  4033a8:	ldr	w0, [x22, #512]
  4033ac:	cmp	w1, #0x22
  4033b0:	b.ne	40334c <ferror@plt+0x1a9c>  // b.any
  4033b4:	adrp	x1, 405000 <ferror@plt+0x3750>
  4033b8:	mov	x3, x19
  4033bc:	mov	x2, x21
  4033c0:	add	x1, x1, #0x398
  4033c4:	bl	401880 <err@plt>
  4033c8:	stp	x29, x30, [sp, #-64]!
  4033cc:	mov	x29, sp
  4033d0:	stp	x19, x20, [sp, #16]
  4033d4:	mov	x19, x0
  4033d8:	stp	x21, x22, [sp, #32]
  4033dc:	mov	x21, x1
  4033e0:	adrp	x22, 417000 <ferror@plt+0x15750>
  4033e4:	str	xzr, [sp, #56]
  4033e8:	bl	401860 <__errno_location@plt>
  4033ec:	str	wzr, [x0]
  4033f0:	cbz	x19, 403404 <ferror@plt+0x1b54>
  4033f4:	mov	x20, x0
  4033f8:	ldrsb	w0, [x19]
  4033fc:	adrp	x22, 417000 <ferror@plt+0x15750>
  403400:	cbnz	w0, 40341c <ferror@plt+0x1b6c>
  403404:	ldr	w0, [x22, #512]
  403408:	adrp	x1, 405000 <ferror@plt+0x3750>
  40340c:	mov	x3, x19
  403410:	mov	x2, x21
  403414:	add	x1, x1, #0x398
  403418:	bl	401830 <errx@plt>
  40341c:	add	x1, sp, #0x38
  403420:	mov	x0, x19
  403424:	mov	w3, #0x0                   	// #0
  403428:	mov	w2, #0x10                  	// #16
  40342c:	bl	401690 <__strtoul_internal@plt>
  403430:	ldr	w1, [x20]
  403434:	cbnz	w1, 403460 <ferror@plt+0x1bb0>
  403438:	ldr	x1, [sp, #56]
  40343c:	cmp	x19, x1
  403440:	b.eq	403404 <ferror@plt+0x1b54>  // b.none
  403444:	cbz	x1, 403450 <ferror@plt+0x1ba0>
  403448:	ldrsb	w1, [x1]
  40344c:	cbnz	w1, 403404 <ferror@plt+0x1b54>
  403450:	ldp	x19, x20, [sp, #16]
  403454:	ldp	x21, x22, [sp, #32]
  403458:	ldp	x29, x30, [sp], #64
  40345c:	ret
  403460:	ldr	w0, [x22, #512]
  403464:	cmp	w1, #0x22
  403468:	b.ne	403404 <ferror@plt+0x1b54>  // b.any
  40346c:	adrp	x1, 405000 <ferror@plt+0x3750>
  403470:	mov	x3, x19
  403474:	mov	x2, x21
  403478:	add	x1, x1, #0x398
  40347c:	bl	401880 <err@plt>
  403480:	stp	x29, x30, [sp, #-64]!
  403484:	mov	x29, sp
  403488:	stp	x19, x20, [sp, #16]
  40348c:	mov	x19, x0
  403490:	stp	x21, x22, [sp, #32]
  403494:	mov	x21, x1
  403498:	adrp	x22, 417000 <ferror@plt+0x15750>
  40349c:	str	xzr, [sp, #56]
  4034a0:	bl	401860 <__errno_location@plt>
  4034a4:	str	wzr, [x0]
  4034a8:	cbz	x19, 4034bc <ferror@plt+0x1c0c>
  4034ac:	mov	x20, x0
  4034b0:	ldrsb	w0, [x19]
  4034b4:	adrp	x22, 417000 <ferror@plt+0x15750>
  4034b8:	cbnz	w0, 4034d4 <ferror@plt+0x1c24>
  4034bc:	ldr	w0, [x22, #512]
  4034c0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4034c4:	mov	x3, x19
  4034c8:	mov	x2, x21
  4034cc:	add	x1, x1, #0x398
  4034d0:	bl	401830 <errx@plt>
  4034d4:	mov	x0, x19
  4034d8:	add	x1, sp, #0x38
  4034dc:	bl	401570 <strtod@plt>
  4034e0:	ldr	w0, [x20]
  4034e4:	cbnz	w0, 403510 <ferror@plt+0x1c60>
  4034e8:	ldr	x0, [sp, #56]
  4034ec:	cmp	x0, x19
  4034f0:	b.eq	4034bc <ferror@plt+0x1c0c>  // b.none
  4034f4:	cbz	x0, 403500 <ferror@plt+0x1c50>
  4034f8:	ldrsb	w0, [x0]
  4034fc:	cbnz	w0, 4034bc <ferror@plt+0x1c0c>
  403500:	ldp	x19, x20, [sp, #16]
  403504:	ldp	x21, x22, [sp, #32]
  403508:	ldp	x29, x30, [sp], #64
  40350c:	ret
  403510:	cmp	w0, #0x22
  403514:	ldr	w0, [x22, #512]
  403518:	b.ne	4034bc <ferror@plt+0x1c0c>  // b.any
  40351c:	adrp	x1, 405000 <ferror@plt+0x3750>
  403520:	mov	x3, x19
  403524:	mov	x2, x21
  403528:	add	x1, x1, #0x398
  40352c:	bl	401880 <err@plt>
  403530:	stp	x29, x30, [sp, #-64]!
  403534:	mov	x29, sp
  403538:	stp	x19, x20, [sp, #16]
  40353c:	mov	x19, x0
  403540:	stp	x21, x22, [sp, #32]
  403544:	mov	x21, x1
  403548:	adrp	x22, 417000 <ferror@plt+0x15750>
  40354c:	str	xzr, [sp, #56]
  403550:	bl	401860 <__errno_location@plt>
  403554:	str	wzr, [x0]
  403558:	cbz	x19, 40356c <ferror@plt+0x1cbc>
  40355c:	mov	x20, x0
  403560:	ldrsb	w0, [x19]
  403564:	adrp	x22, 417000 <ferror@plt+0x15750>
  403568:	cbnz	w0, 403584 <ferror@plt+0x1cd4>
  40356c:	ldr	w0, [x22, #512]
  403570:	adrp	x1, 405000 <ferror@plt+0x3750>
  403574:	mov	x3, x19
  403578:	mov	x2, x21
  40357c:	add	x1, x1, #0x398
  403580:	bl	401830 <errx@plt>
  403584:	add	x1, sp, #0x38
  403588:	mov	x0, x19
  40358c:	mov	w2, #0xa                   	// #10
  403590:	bl	401750 <strtol@plt>
  403594:	ldr	w1, [x20]
  403598:	cbnz	w1, 4035c4 <ferror@plt+0x1d14>
  40359c:	ldr	x1, [sp, #56]
  4035a0:	cmp	x1, x19
  4035a4:	b.eq	40356c <ferror@plt+0x1cbc>  // b.none
  4035a8:	cbz	x1, 4035b4 <ferror@plt+0x1d04>
  4035ac:	ldrsb	w1, [x1]
  4035b0:	cbnz	w1, 40356c <ferror@plt+0x1cbc>
  4035b4:	ldp	x19, x20, [sp, #16]
  4035b8:	ldp	x21, x22, [sp, #32]
  4035bc:	ldp	x29, x30, [sp], #64
  4035c0:	ret
  4035c4:	ldr	w0, [x22, #512]
  4035c8:	cmp	w1, #0x22
  4035cc:	b.ne	40356c <ferror@plt+0x1cbc>  // b.any
  4035d0:	adrp	x1, 405000 <ferror@plt+0x3750>
  4035d4:	mov	x3, x19
  4035d8:	mov	x2, x21
  4035dc:	add	x1, x1, #0x398
  4035e0:	bl	401880 <err@plt>
  4035e4:	nop
  4035e8:	stp	x29, x30, [sp, #-64]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	mov	x19, x0
  4035f8:	stp	x21, x22, [sp, #32]
  4035fc:	mov	x21, x1
  403600:	adrp	x22, 417000 <ferror@plt+0x15750>
  403604:	str	xzr, [sp, #56]
  403608:	bl	401860 <__errno_location@plt>
  40360c:	str	wzr, [x0]
  403610:	cbz	x19, 403624 <ferror@plt+0x1d74>
  403614:	mov	x20, x0
  403618:	ldrsb	w0, [x19]
  40361c:	adrp	x22, 417000 <ferror@plt+0x15750>
  403620:	cbnz	w0, 40363c <ferror@plt+0x1d8c>
  403624:	ldr	w0, [x22, #512]
  403628:	adrp	x1, 405000 <ferror@plt+0x3750>
  40362c:	mov	x3, x19
  403630:	mov	x2, x21
  403634:	add	x1, x1, #0x398
  403638:	bl	401830 <errx@plt>
  40363c:	add	x1, sp, #0x38
  403640:	mov	x0, x19
  403644:	mov	w2, #0xa                   	// #10
  403648:	bl	401510 <strtoul@plt>
  40364c:	ldr	w1, [x20]
  403650:	cbnz	w1, 40367c <ferror@plt+0x1dcc>
  403654:	ldr	x1, [sp, #56]
  403658:	cmp	x1, x19
  40365c:	b.eq	403624 <ferror@plt+0x1d74>  // b.none
  403660:	cbz	x1, 40366c <ferror@plt+0x1dbc>
  403664:	ldrsb	w1, [x1]
  403668:	cbnz	w1, 403624 <ferror@plt+0x1d74>
  40366c:	ldp	x19, x20, [sp, #16]
  403670:	ldp	x21, x22, [sp, #32]
  403674:	ldp	x29, x30, [sp], #64
  403678:	ret
  40367c:	ldr	w0, [x22, #512]
  403680:	cmp	w1, #0x22
  403684:	b.ne	403624 <ferror@plt+0x1d74>  // b.any
  403688:	adrp	x1, 405000 <ferror@plt+0x3750>
  40368c:	mov	x3, x19
  403690:	mov	x2, x21
  403694:	add	x1, x1, #0x398
  403698:	bl	401880 <err@plt>
  40369c:	nop
  4036a0:	stp	x29, x30, [sp, #-48]!
  4036a4:	mov	x29, sp
  4036a8:	stp	x19, x20, [sp, #16]
  4036ac:	mov	x19, x1
  4036b0:	mov	x20, x0
  4036b4:	add	x1, sp, #0x28
  4036b8:	bl	402ba0 <ferror@plt+0x12f0>
  4036bc:	cbz	w0, 4036f4 <ferror@plt+0x1e44>
  4036c0:	bl	401860 <__errno_location@plt>
  4036c4:	ldr	w1, [x0]
  4036c8:	adrp	x2, 417000 <ferror@plt+0x15750>
  4036cc:	mov	x3, x20
  4036d0:	ldr	w0, [x2, #512]
  4036d4:	mov	x2, x19
  4036d8:	cbz	w1, 4036e8 <ferror@plt+0x1e38>
  4036dc:	adrp	x1, 405000 <ferror@plt+0x3750>
  4036e0:	add	x1, x1, #0x398
  4036e4:	bl	401880 <err@plt>
  4036e8:	adrp	x1, 405000 <ferror@plt+0x3750>
  4036ec:	add	x1, x1, #0x398
  4036f0:	bl	401830 <errx@plt>
  4036f4:	ldp	x19, x20, [sp, #16]
  4036f8:	ldr	x0, [sp, #40]
  4036fc:	ldp	x29, x30, [sp], #48
  403700:	ret
  403704:	nop
  403708:	stp	x29, x30, [sp, #-32]!
  40370c:	mov	x29, sp
  403710:	str	x19, [sp, #16]
  403714:	mov	x19, x1
  403718:	mov	x1, x2
  40371c:	bl	403480 <ferror@plt+0x1bd0>
  403720:	fcvtzs	d2, d0
  403724:	mov	x0, #0x848000000000        	// #145685290680320
  403728:	movk	x0, #0x412e, lsl #48
  40372c:	fmov	d1, x0
  403730:	scvtf	d3, d2
  403734:	fsub	d0, d0, d3
  403738:	fmul	d0, d0, d1
  40373c:	fcvtzs	d0, d0
  403740:	stp	d2, d0, [x19]
  403744:	ldr	x19, [sp, #16]
  403748:	ldp	x29, x30, [sp], #32
  40374c:	ret
  403750:	mov	w2, w0
  403754:	mov	x0, x1
  403758:	and	w1, w2, #0xf000
  40375c:	add	x14, x0, #0x1
  403760:	cmp	w1, #0x4, lsl #12
  403764:	add	x13, x0, #0x2
  403768:	add	x12, x0, #0x3
  40376c:	add	x11, x0, #0x4
  403770:	add	x10, x0, #0x5
  403774:	add	x9, x0, #0x6
  403778:	add	x8, x0, #0x7
  40377c:	add	x7, x0, #0x8
  403780:	add	x6, x0, #0x9
  403784:	b.eq	4038f0 <ferror@plt+0x2040>  // b.none
  403788:	cmp	w1, #0xa, lsl #12
  40378c:	b.eq	4037e4 <ferror@plt+0x1f34>  // b.none
  403790:	cmp	w1, #0x2, lsl #12
  403794:	b.eq	403910 <ferror@plt+0x2060>  // b.none
  403798:	cmp	w1, #0x6, lsl #12
  40379c:	b.eq	403900 <ferror@plt+0x2050>  // b.none
  4037a0:	cmp	w1, #0xc, lsl #12
  4037a4:	b.eq	403920 <ferror@plt+0x2070>  // b.none
  4037a8:	cmp	w1, #0x1, lsl #12
  4037ac:	b.eq	403930 <ferror@plt+0x2080>  // b.none
  4037b0:	cmp	w1, #0x8, lsl #12
  4037b4:	b.eq	403940 <ferror@plt+0x2090>  // b.none
  4037b8:	mov	x4, x6
  4037bc:	mov	x6, x7
  4037c0:	mov	x7, x8
  4037c4:	mov	x8, x9
  4037c8:	mov	x9, x10
  4037cc:	mov	x10, x11
  4037d0:	mov	x11, x12
  4037d4:	mov	x12, x13
  4037d8:	mov	x13, x14
  4037dc:	mov	x14, x0
  4037e0:	b	4037f0 <ferror@plt+0x1f40>
  4037e4:	mov	x4, x0
  4037e8:	mov	w1, #0x6c                  	// #108
  4037ec:	strb	w1, [x4], #10
  4037f0:	tst	x2, #0x100
  4037f4:	mov	w5, #0x2d                  	// #45
  4037f8:	mov	w3, #0x72                  	// #114
  4037fc:	csel	w3, w3, w5, ne  // ne = any
  403800:	tst	x2, #0x80
  403804:	strb	w3, [x14]
  403808:	mov	w3, #0x77                  	// #119
  40380c:	csel	w3, w3, w5, ne  // ne = any
  403810:	strb	w3, [x13]
  403814:	and	w1, w2, #0x40
  403818:	tbz	w2, #11, 4038b8 <ferror@plt+0x2008>
  40381c:	cmp	w1, #0x0
  403820:	mov	w3, #0x53                  	// #83
  403824:	mov	w1, #0x73                  	// #115
  403828:	csel	w1, w1, w3, ne  // ne = any
  40382c:	tst	x2, #0x20
  403830:	strb	w1, [x12]
  403834:	mov	w5, #0x2d                  	// #45
  403838:	mov	w3, #0x72                  	// #114
  40383c:	csel	w3, w3, w5, ne  // ne = any
  403840:	tst	x2, #0x10
  403844:	strb	w3, [x11]
  403848:	mov	w3, #0x77                  	// #119
  40384c:	csel	w3, w3, w5, ne  // ne = any
  403850:	strb	w3, [x10]
  403854:	and	w1, w2, #0x8
  403858:	tbz	w2, #10, 4038e0 <ferror@plt+0x2030>
  40385c:	cmp	w1, #0x0
  403860:	mov	w3, #0x53                  	// #83
  403864:	mov	w1, #0x73                  	// #115
  403868:	csel	w1, w1, w3, ne  // ne = any
  40386c:	tst	x2, #0x4
  403870:	strb	w1, [x9]
  403874:	mov	w5, #0x2d                  	// #45
  403878:	mov	w3, #0x72                  	// #114
  40387c:	csel	w3, w3, w5, ne  // ne = any
  403880:	tst	x2, #0x2
  403884:	strb	w3, [x8]
  403888:	mov	w3, #0x77                  	// #119
  40388c:	csel	w3, w3, w5, ne  // ne = any
  403890:	strb	w3, [x7]
  403894:	and	w1, w2, #0x1
  403898:	tbz	w2, #9, 4038c8 <ferror@plt+0x2018>
  40389c:	cmp	w1, #0x0
  4038a0:	mov	w2, #0x54                  	// #84
  4038a4:	mov	w1, #0x74                  	// #116
  4038a8:	csel	w1, w1, w2, ne  // ne = any
  4038ac:	strb	w1, [x6]
  4038b0:	strb	wzr, [x4]
  4038b4:	ret
  4038b8:	cmp	w1, #0x0
  4038bc:	mov	w1, #0x78                  	// #120
  4038c0:	csel	w1, w1, w5, ne  // ne = any
  4038c4:	b	40382c <ferror@plt+0x1f7c>
  4038c8:	cmp	w1, #0x0
  4038cc:	mov	w1, #0x78                  	// #120
  4038d0:	csel	w1, w1, w5, ne  // ne = any
  4038d4:	strb	w1, [x6]
  4038d8:	strb	wzr, [x4]
  4038dc:	ret
  4038e0:	cmp	w1, #0x0
  4038e4:	mov	w1, #0x78                  	// #120
  4038e8:	csel	w1, w1, w5, ne  // ne = any
  4038ec:	b	40386c <ferror@plt+0x1fbc>
  4038f0:	mov	x4, x0
  4038f4:	mov	w1, #0x64                  	// #100
  4038f8:	strb	w1, [x4], #10
  4038fc:	b	4037f0 <ferror@plt+0x1f40>
  403900:	mov	x4, x0
  403904:	mov	w1, #0x62                  	// #98
  403908:	strb	w1, [x4], #10
  40390c:	b	4037f0 <ferror@plt+0x1f40>
  403910:	mov	x4, x0
  403914:	mov	w1, #0x63                  	// #99
  403918:	strb	w1, [x4], #10
  40391c:	b	4037f0 <ferror@plt+0x1f40>
  403920:	mov	x4, x0
  403924:	mov	w1, #0x73                  	// #115
  403928:	strb	w1, [x4], #10
  40392c:	b	4037f0 <ferror@plt+0x1f40>
  403930:	mov	x4, x0
  403934:	mov	w1, #0x70                  	// #112
  403938:	strb	w1, [x4], #10
  40393c:	b	4037f0 <ferror@plt+0x1f40>
  403940:	mov	x4, x0
  403944:	mov	w1, #0x2d                  	// #45
  403948:	strb	w1, [x4], #10
  40394c:	b	4037f0 <ferror@plt+0x1f40>
  403950:	stp	x29, x30, [sp, #-96]!
  403954:	mov	x29, sp
  403958:	stp	x19, x20, [sp, #16]
  40395c:	add	x20, sp, #0x38
  403960:	mov	x4, x20
  403964:	stp	x21, x22, [sp, #32]
  403968:	tbz	w0, #1, 403978 <ferror@plt+0x20c8>
  40396c:	add	x4, x20, #0x1
  403970:	mov	w2, #0x20                  	// #32
  403974:	strb	w2, [sp, #56]
  403978:	cmp	x1, #0x3ff
  40397c:	b.ls	403ac4 <ferror@plt+0x2214>  // b.plast
  403980:	mov	x2, #0xfffff               	// #1048575
  403984:	cmp	x1, x2
  403988:	b.ls	403b40 <ferror@plt+0x2290>  // b.plast
  40398c:	mov	x2, #0x3fffffff            	// #1073741823
  403990:	cmp	x1, x2
  403994:	b.ls	403b4c <ferror@plt+0x229c>  // b.plast
  403998:	mov	x2, #0xffffffffff          	// #1099511627775
  40399c:	cmp	x1, x2
  4039a0:	b.ls	403b58 <ferror@plt+0x22a8>  // b.plast
  4039a4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4039a8:	cmp	x1, x2
  4039ac:	b.ls	403b64 <ferror@plt+0x22b4>  // b.plast
  4039b0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4039b4:	cmp	x1, x2
  4039b8:	b.ls	403b70 <ferror@plt+0x22c0>  // b.plast
  4039bc:	mov	w3, #0x3c                  	// #60
  4039c0:	mov	w6, #0x46                  	// #70
  4039c4:	mov	w7, #0xcccd                	// #52429
  4039c8:	adrp	x8, 405000 <ferror@plt+0x3750>
  4039cc:	movk	w7, #0xcccc, lsl #16
  4039d0:	add	x8, x8, #0x3d0
  4039d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4039d8:	lsr	x22, x1, x3
  4039dc:	umull	x7, w3, w7
  4039e0:	lsl	x2, x2, x3
  4039e4:	bic	x2, x1, x2
  4039e8:	and	w5, w0, #0x1
  4039ec:	mov	w3, w22
  4039f0:	lsr	x7, x7, #35
  4039f4:	ldrsb	w1, [x8, w7, sxtw]
  4039f8:	strb	w1, [x4]
  4039fc:	cmp	w1, #0x42
  403a00:	add	x1, x4, #0x1
  403a04:	csel	w5, w5, wzr, ne  // ne = any
  403a08:	cbz	w5, 403a18 <ferror@plt+0x2168>
  403a0c:	add	x1, x4, #0x3
  403a10:	mov	w5, #0x4269                	// #17001
  403a14:	sturh	w5, [x4, #1]
  403a18:	strb	wzr, [x1]
  403a1c:	cbz	x2, 403ad0 <ferror@plt+0x2220>
  403a20:	sub	w6, w6, #0x14
  403a24:	lsr	x2, x2, x6
  403a28:	tbz	w0, #2, 403b04 <ferror@plt+0x2254>
  403a2c:	add	x2, x2, #0x5
  403a30:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403a34:	movk	x0, #0xcccd
  403a38:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403a3c:	movk	x4, #0x1999, lsl #48
  403a40:	umulh	x19, x2, x0
  403a44:	lsr	x19, x19, #3
  403a48:	mul	x1, x19, x0
  403a4c:	umulh	x0, x19, x0
  403a50:	ror	x1, x1, #1
  403a54:	lsr	x0, x0, #3
  403a58:	cmp	x1, x4
  403a5c:	csel	x19, x19, x0, hi  // hi = pmore
  403a60:	cbz	x19, 403ad0 <ferror@plt+0x2220>
  403a64:	bl	4015c0 <localeconv@plt>
  403a68:	cbz	x0, 403b34 <ferror@plt+0x2284>
  403a6c:	ldr	x4, [x0]
  403a70:	cbz	x4, 403b34 <ferror@plt+0x2284>
  403a74:	ldrsb	w1, [x4]
  403a78:	adrp	x0, 405000 <ferror@plt+0x3750>
  403a7c:	add	x0, x0, #0x3c8
  403a80:	cmp	w1, #0x0
  403a84:	csel	x4, x0, x4, eq  // eq = none
  403a88:	mov	x6, x20
  403a8c:	mov	x5, x19
  403a90:	mov	w3, w22
  403a94:	adrp	x2, 405000 <ferror@plt+0x3750>
  403a98:	add	x2, x2, #0x3d8
  403a9c:	add	x21, sp, #0x40
  403aa0:	mov	x1, #0x20                  	// #32
  403aa4:	mov	x0, x21
  403aa8:	bl	4015b0 <snprintf@plt>
  403aac:	mov	x0, x21
  403ab0:	bl	4016b0 <strdup@plt>
  403ab4:	ldp	x19, x20, [sp, #16]
  403ab8:	ldp	x21, x22, [sp, #32]
  403abc:	ldp	x29, x30, [sp], #96
  403ac0:	ret
  403ac4:	mov	w3, w1
  403ac8:	mov	w0, #0x42                  	// #66
  403acc:	strh	w0, [x4]
  403ad0:	mov	x4, x20
  403ad4:	adrp	x2, 405000 <ferror@plt+0x3750>
  403ad8:	add	x2, x2, #0x3e8
  403adc:	add	x21, sp, #0x40
  403ae0:	mov	x1, #0x20                  	// #32
  403ae4:	mov	x0, x21
  403ae8:	bl	4015b0 <snprintf@plt>
  403aec:	mov	x0, x21
  403af0:	bl	4016b0 <strdup@plt>
  403af4:	ldp	x19, x20, [sp, #16]
  403af8:	ldp	x21, x22, [sp, #32]
  403afc:	ldp	x29, x30, [sp], #96
  403b00:	ret
  403b04:	add	x2, x2, #0x32
  403b08:	mov	x5, #0xf5c3                	// #62915
  403b0c:	movk	x5, #0x5c28, lsl #16
  403b10:	lsr	x19, x2, #2
  403b14:	movk	x5, #0xc28f, lsl #32
  403b18:	movk	x5, #0x28f5, lsl #48
  403b1c:	umulh	x19, x19, x5
  403b20:	lsr	x19, x19, #2
  403b24:	cmp	x19, #0xa
  403b28:	b.ne	403a60 <ferror@plt+0x21b0>  // b.any
  403b2c:	add	w3, w22, #0x1
  403b30:	b	403ad0 <ferror@plt+0x2220>
  403b34:	adrp	x4, 405000 <ferror@plt+0x3750>
  403b38:	add	x4, x4, #0x3c8
  403b3c:	b	403a88 <ferror@plt+0x21d8>
  403b40:	mov	w6, #0x14                  	// #20
  403b44:	sub	w3, w6, #0xa
  403b48:	b	4039c4 <ferror@plt+0x2114>
  403b4c:	mov	w6, #0x1e                  	// #30
  403b50:	sub	w3, w6, #0xa
  403b54:	b	4039c4 <ferror@plt+0x2114>
  403b58:	mov	w6, #0x28                  	// #40
  403b5c:	sub	w3, w6, #0xa
  403b60:	b	4039c4 <ferror@plt+0x2114>
  403b64:	mov	w6, #0x32                  	// #50
  403b68:	sub	w3, w6, #0xa
  403b6c:	b	4039c4 <ferror@plt+0x2114>
  403b70:	mov	w6, #0x3c                  	// #60
  403b74:	sub	w3, w6, #0xa
  403b78:	b	4039c4 <ferror@plt+0x2114>
  403b7c:	nop
  403b80:	cbz	x0, 403c7c <ferror@plt+0x23cc>
  403b84:	stp	x29, x30, [sp, #-64]!
  403b88:	mov	x29, sp
  403b8c:	stp	x19, x20, [sp, #16]
  403b90:	mov	x20, x0
  403b94:	ldrsb	w4, [x0]
  403b98:	cbz	w4, 403c6c <ferror@plt+0x23bc>
  403b9c:	cmp	x1, #0x0
  403ba0:	stp	x21, x22, [sp, #32]
  403ba4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403ba8:	stp	x23, x24, [sp, #48]
  403bac:	mov	x21, x2
  403bb0:	mov	x23, x1
  403bb4:	mov	x22, x3
  403bb8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403bbc:	b.eq	403c64 <ferror@plt+0x23b4>  // b.none
  403bc0:	mov	x19, #0x0                   	// #0
  403bc4:	nop
  403bc8:	cmp	w4, #0x2c
  403bcc:	ldrsb	w4, [x20, #1]
  403bd0:	b.eq	403bfc <ferror@plt+0x234c>  // b.none
  403bd4:	cbz	w4, 403c04 <ferror@plt+0x2354>
  403bd8:	add	x20, x20, #0x1
  403bdc:	cmp	x21, x19
  403be0:	b.hi	403bc8 <ferror@plt+0x2318>  // b.pmore
  403be4:	mov	w0, #0xfffffffe            	// #-2
  403be8:	ldp	x19, x20, [sp, #16]
  403bec:	ldp	x21, x22, [sp, #32]
  403bf0:	ldp	x23, x24, [sp, #48]
  403bf4:	ldp	x29, x30, [sp], #64
  403bf8:	ret
  403bfc:	mov	x24, x20
  403c00:	cbnz	w4, 403c08 <ferror@plt+0x2358>
  403c04:	add	x24, x20, #0x1
  403c08:	cmp	x0, x24
  403c0c:	b.cs	403c64 <ferror@plt+0x23b4>  // b.hs, b.nlast
  403c10:	sub	x1, x24, x0
  403c14:	blr	x22
  403c18:	cmn	w0, #0x1
  403c1c:	b.eq	403c64 <ferror@plt+0x23b4>  // b.none
  403c20:	str	w0, [x23, x19, lsl #2]
  403c24:	add	x19, x19, #0x1
  403c28:	ldrsb	w0, [x24]
  403c2c:	cbz	w0, 403c4c <ferror@plt+0x239c>
  403c30:	mov	x0, x20
  403c34:	ldrsb	w4, [x0, #1]!
  403c38:	cbz	w4, 403c4c <ferror@plt+0x239c>
  403c3c:	cmp	x21, x19
  403c40:	b.ls	403be4 <ferror@plt+0x2334>  // b.plast
  403c44:	mov	x20, x0
  403c48:	b	403bc8 <ferror@plt+0x2318>
  403c4c:	mov	w0, w19
  403c50:	ldp	x19, x20, [sp, #16]
  403c54:	ldp	x21, x22, [sp, #32]
  403c58:	ldp	x23, x24, [sp, #48]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldp	x23, x24, [sp, #48]
  403c6c:	mov	w0, #0xffffffff            	// #-1
  403c70:	ldp	x19, x20, [sp, #16]
  403c74:	ldp	x29, x30, [sp], #64
  403c78:	ret
  403c7c:	mov	w0, #0xffffffff            	// #-1
  403c80:	ret
  403c84:	nop
  403c88:	cbz	x0, 403d04 <ferror@plt+0x2454>
  403c8c:	stp	x29, x30, [sp, #-32]!
  403c90:	mov	x29, sp
  403c94:	str	x19, [sp, #16]
  403c98:	mov	x19, x3
  403c9c:	mov	x3, x4
  403ca0:	cmp	x19, #0x0
  403ca4:	ldrsb	w4, [x0]
  403ca8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403cac:	b.eq	403cfc <ferror@plt+0x244c>  // b.none
  403cb0:	ldr	x5, [x19]
  403cb4:	cmp	x5, x2
  403cb8:	b.hi	403cfc <ferror@plt+0x244c>  // b.pmore
  403cbc:	cmp	w4, #0x2b
  403cc0:	b.eq	403cec <ferror@plt+0x243c>  // b.none
  403cc4:	str	xzr, [x19]
  403cc8:	bl	403b80 <ferror@plt+0x22d0>
  403ccc:	cmp	w0, #0x0
  403cd0:	b.le	403ce0 <ferror@plt+0x2430>
  403cd4:	ldr	x1, [x19]
  403cd8:	add	x1, x1, w0, sxtw
  403cdc:	str	x1, [x19]
  403ce0:	ldr	x19, [sp, #16]
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	add	x0, x0, #0x1
  403cf0:	add	x1, x1, x5, lsl #2
  403cf4:	sub	x2, x2, x5
  403cf8:	b	403cc8 <ferror@plt+0x2418>
  403cfc:	mov	w0, #0xffffffff            	// #-1
  403d00:	b	403ce0 <ferror@plt+0x2430>
  403d04:	mov	w0, #0xffffffff            	// #-1
  403d08:	ret
  403d0c:	nop
  403d10:	cmp	x2, #0x0
  403d14:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403d18:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403d1c:	b.eq	403df8 <ferror@plt+0x2548>  // b.none
  403d20:	stp	x29, x30, [sp, #-64]!
  403d24:	mov	x29, sp
  403d28:	stp	x19, x20, [sp, #16]
  403d2c:	mov	x20, x2
  403d30:	mov	x19, x0
  403d34:	stp	x21, x22, [sp, #32]
  403d38:	mov	w21, #0x1                   	// #1
  403d3c:	str	x23, [sp, #48]
  403d40:	mov	x23, x1
  403d44:	ldrsb	w3, [x0]
  403d48:	cbz	w3, 403de0 <ferror@plt+0x2530>
  403d4c:	nop
  403d50:	cmp	w3, #0x2c
  403d54:	ldrsb	w3, [x19, #1]
  403d58:	b.eq	403d70 <ferror@plt+0x24c0>  // b.none
  403d5c:	cbz	w3, 403dbc <ferror@plt+0x250c>
  403d60:	add	x19, x19, #0x1
  403d64:	cmp	w3, #0x2c
  403d68:	ldrsb	w3, [x19, #1]
  403d6c:	b.ne	403d5c <ferror@plt+0x24ac>  // b.any
  403d70:	mov	x22, x19
  403d74:	cbz	w3, 403dbc <ferror@plt+0x250c>
  403d78:	cmp	x0, x22
  403d7c:	b.cs	403dc8 <ferror@plt+0x2518>  // b.hs, b.nlast
  403d80:	sub	x1, x22, x0
  403d84:	blr	x20
  403d88:	tbnz	w0, #31, 403dcc <ferror@plt+0x251c>
  403d8c:	asr	w2, w0, #3
  403d90:	and	w0, w0, #0x7
  403d94:	lsl	w0, w21, w0
  403d98:	ldrb	w1, [x23, w2, sxtw]
  403d9c:	orr	w0, w0, w1
  403da0:	strb	w0, [x23, w2, sxtw]
  403da4:	ldrsb	w0, [x22]
  403da8:	cbz	w0, 403de0 <ferror@plt+0x2530>
  403dac:	ldrsb	w3, [x19, #1]!
  403db0:	cbz	w3, 403de0 <ferror@plt+0x2530>
  403db4:	mov	x0, x19
  403db8:	b	403d50 <ferror@plt+0x24a0>
  403dbc:	add	x22, x19, #0x1
  403dc0:	cmp	x0, x22
  403dc4:	b.cc	403d80 <ferror@plt+0x24d0>  // b.lo, b.ul, b.last
  403dc8:	mov	w0, #0xffffffff            	// #-1
  403dcc:	ldp	x19, x20, [sp, #16]
  403dd0:	ldp	x21, x22, [sp, #32]
  403dd4:	ldr	x23, [sp, #48]
  403dd8:	ldp	x29, x30, [sp], #64
  403ddc:	ret
  403de0:	mov	w0, #0x0                   	// #0
  403de4:	ldp	x19, x20, [sp, #16]
  403de8:	ldp	x21, x22, [sp, #32]
  403dec:	ldr	x23, [sp, #48]
  403df0:	ldp	x29, x30, [sp], #64
  403df4:	ret
  403df8:	mov	w0, #0xffffffea            	// #-22
  403dfc:	ret
  403e00:	cmp	x2, #0x0
  403e04:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e08:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e0c:	b.eq	403ecc <ferror@plt+0x261c>  // b.none
  403e10:	stp	x29, x30, [sp, #-48]!
  403e14:	mov	x29, sp
  403e18:	stp	x19, x20, [sp, #16]
  403e1c:	mov	x19, x0
  403e20:	stp	x21, x22, [sp, #32]
  403e24:	mov	x21, x2
  403e28:	mov	x22, x1
  403e2c:	ldrsb	w3, [x0]
  403e30:	cbz	w3, 403eb8 <ferror@plt+0x2608>
  403e34:	nop
  403e38:	cmp	w3, #0x2c
  403e3c:	ldrsb	w3, [x19, #1]
  403e40:	b.eq	403e58 <ferror@plt+0x25a8>  // b.none
  403e44:	cbz	w3, 403e98 <ferror@plt+0x25e8>
  403e48:	add	x19, x19, #0x1
  403e4c:	cmp	w3, #0x2c
  403e50:	ldrsb	w3, [x19, #1]
  403e54:	b.ne	403e44 <ferror@plt+0x2594>  // b.any
  403e58:	mov	x20, x19
  403e5c:	cbz	w3, 403e98 <ferror@plt+0x25e8>
  403e60:	cmp	x0, x20
  403e64:	b.cs	403ea4 <ferror@plt+0x25f4>  // b.hs, b.nlast
  403e68:	sub	x1, x20, x0
  403e6c:	blr	x21
  403e70:	tbnz	x0, #63, 403ea8 <ferror@plt+0x25f8>
  403e74:	ldr	x2, [x22]
  403e78:	orr	x0, x2, x0
  403e7c:	str	x0, [x22]
  403e80:	ldrsb	w0, [x20]
  403e84:	cbz	w0, 403eb8 <ferror@plt+0x2608>
  403e88:	ldrsb	w3, [x19, #1]!
  403e8c:	cbz	w3, 403eb8 <ferror@plt+0x2608>
  403e90:	mov	x0, x19
  403e94:	b	403e38 <ferror@plt+0x2588>
  403e98:	add	x20, x19, #0x1
  403e9c:	cmp	x0, x20
  403ea0:	b.cc	403e68 <ferror@plt+0x25b8>  // b.lo, b.ul, b.last
  403ea4:	mov	w0, #0xffffffff            	// #-1
  403ea8:	ldp	x19, x20, [sp, #16]
  403eac:	ldp	x21, x22, [sp, #32]
  403eb0:	ldp	x29, x30, [sp], #48
  403eb4:	ret
  403eb8:	mov	w0, #0x0                   	// #0
  403ebc:	ldp	x19, x20, [sp, #16]
  403ec0:	ldp	x21, x22, [sp, #32]
  403ec4:	ldp	x29, x30, [sp], #48
  403ec8:	ret
  403ecc:	mov	w0, #0xffffffea            	// #-22
  403ed0:	ret
  403ed4:	nop
  403ed8:	stp	x29, x30, [sp, #-80]!
  403edc:	mov	x29, sp
  403ee0:	str	xzr, [sp, #72]
  403ee4:	cbz	x0, 403f78 <ferror@plt+0x26c8>
  403ee8:	stp	x19, x20, [sp, #16]
  403eec:	mov	x19, x0
  403ef0:	mov	x20, x2
  403ef4:	stp	x21, x22, [sp, #32]
  403ef8:	mov	w21, w3
  403efc:	stp	x23, x24, [sp, #48]
  403f00:	mov	x23, x1
  403f04:	str	w3, [x1]
  403f08:	str	w3, [x2]
  403f0c:	bl	401860 <__errno_location@plt>
  403f10:	str	wzr, [x0]
  403f14:	mov	x22, x0
  403f18:	ldrsb	w0, [x19]
  403f1c:	cmp	w0, #0x3a
  403f20:	b.eq	403f84 <ferror@plt+0x26d4>  // b.none
  403f24:	add	x24, sp, #0x48
  403f28:	mov	x0, x19
  403f2c:	mov	x1, x24
  403f30:	mov	w2, #0xa                   	// #10
  403f34:	bl	401750 <strtol@plt>
  403f38:	str	w0, [x23]
  403f3c:	str	w0, [x20]
  403f40:	ldr	w0, [x22]
  403f44:	cbnz	w0, 403fbc <ferror@plt+0x270c>
  403f48:	ldr	x2, [sp, #72]
  403f4c:	cmp	x2, #0x0
  403f50:	ccmp	x2, x19, #0x4, ne  // ne = any
  403f54:	b.eq	403fbc <ferror@plt+0x270c>  // b.none
  403f58:	ldrsb	w3, [x2]
  403f5c:	cmp	w3, #0x3a
  403f60:	b.eq	403fd0 <ferror@plt+0x2720>  // b.none
  403f64:	cmp	w3, #0x2d
  403f68:	b.eq	403fec <ferror@plt+0x273c>  // b.none
  403f6c:	ldp	x19, x20, [sp, #16]
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldp	x23, x24, [sp, #48]
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	ldp	x29, x30, [sp], #80
  403f80:	ret
  403f84:	add	x19, x19, #0x1
  403f88:	add	x1, sp, #0x48
  403f8c:	mov	x0, x19
  403f90:	mov	w2, #0xa                   	// #10
  403f94:	bl	401750 <strtol@plt>
  403f98:	str	w0, [x20]
  403f9c:	ldr	w0, [x22]
  403fa0:	cbnz	w0, 403fbc <ferror@plt+0x270c>
  403fa4:	ldr	x0, [sp, #72]
  403fa8:	cbz	x0, 403fbc <ferror@plt+0x270c>
  403fac:	ldrsb	w1, [x0]
  403fb0:	cmp	w1, #0x0
  403fb4:	ccmp	x0, x19, #0x4, eq  // eq = none
  403fb8:	b.ne	403f6c <ferror@plt+0x26bc>  // b.any
  403fbc:	mov	w0, #0xffffffff            	// #-1
  403fc0:	ldp	x19, x20, [sp, #16]
  403fc4:	ldp	x21, x22, [sp, #32]
  403fc8:	ldp	x23, x24, [sp, #48]
  403fcc:	b	403f7c <ferror@plt+0x26cc>
  403fd0:	ldrsb	w1, [x2, #1]
  403fd4:	cbnz	w1, 403fec <ferror@plt+0x273c>
  403fd8:	ldp	x23, x24, [sp, #48]
  403fdc:	str	w21, [x20]
  403fe0:	ldp	x19, x20, [sp, #16]
  403fe4:	ldp	x21, x22, [sp, #32]
  403fe8:	b	403f7c <ferror@plt+0x26cc>
  403fec:	str	wzr, [x22]
  403ff0:	add	x19, x2, #0x1
  403ff4:	mov	x1, x24
  403ff8:	mov	x0, x19
  403ffc:	mov	w2, #0xa                   	// #10
  404000:	str	xzr, [sp, #72]
  404004:	bl	401750 <strtol@plt>
  404008:	str	w0, [x20]
  40400c:	ldr	w0, [x22]
  404010:	cbz	w0, 403fa4 <ferror@plt+0x26f4>
  404014:	b	403fbc <ferror@plt+0x270c>
  404018:	cmp	x1, #0x0
  40401c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404020:	b.eq	4041ac <ferror@plt+0x28fc>  // b.none
  404024:	stp	x29, x30, [sp, #-48]!
  404028:	mov	x29, sp
  40402c:	stp	x19, x20, [sp, #16]
  404030:	mov	x19, x0
  404034:	mov	x20, x1
  404038:	stp	x21, x22, [sp, #32]
  40403c:	ldrsb	w0, [x19]
  404040:	cmp	w0, #0x2f
  404044:	b.eq	404050 <ferror@plt+0x27a0>  // b.none
  404048:	b	404114 <ferror@plt+0x2864>
  40404c:	add	x19, x19, #0x1
  404050:	ldrsb	w0, [x19, #1]
  404054:	cmp	w0, #0x2f
  404058:	b.eq	40404c <ferror@plt+0x279c>  // b.none
  40405c:	ldrsb	w0, [x19, #1]
  404060:	mov	x21, #0x1                   	// #1
  404064:	cmp	w0, #0x2f
  404068:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40406c:	b.eq	404084 <ferror@plt+0x27d4>  // b.none
  404070:	add	x21, x21, #0x1
  404074:	ldrsb	w0, [x19, x21]
  404078:	cmp	w0, #0x2f
  40407c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404080:	b.ne	404070 <ferror@plt+0x27c0>  // b.any
  404084:	ldrsb	w0, [x20]
  404088:	cmp	w0, #0x2f
  40408c:	b.eq	404098 <ferror@plt+0x27e8>  // b.none
  404090:	b	404130 <ferror@plt+0x2880>
  404094:	add	x20, x20, #0x1
  404098:	ldrsb	w0, [x20, #1]
  40409c:	cmp	w0, #0x2f
  4040a0:	b.eq	404094 <ferror@plt+0x27e4>  // b.none
  4040a4:	ldrsb	w0, [x20, #1]
  4040a8:	cmp	w0, #0x2f
  4040ac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040b0:	b.eq	4041a0 <ferror@plt+0x28f0>  // b.none
  4040b4:	mov	x22, #0x1                   	// #1
  4040b8:	add	x22, x22, #0x1
  4040bc:	ldrsb	w0, [x20, x22]
  4040c0:	cmp	w0, #0x2f
  4040c4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4040c8:	b.ne	4040b8 <ferror@plt+0x2808>  // b.any
  4040cc:	add	x0, x22, x21
  4040d0:	cbz	x0, 404148 <ferror@plt+0x2898>
  4040d4:	cmp	x0, #0x1
  4040d8:	b.eq	40415c <ferror@plt+0x28ac>  // b.none
  4040dc:	cmp	x20, #0x0
  4040e0:	ccmp	x21, x22, #0x0, ne  // ne = any
  4040e4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4040e8:	b.eq	40418c <ferror@plt+0x28dc>  // b.none
  4040ec:	mov	x2, x21
  4040f0:	mov	x1, x20
  4040f4:	mov	x0, x19
  4040f8:	bl	401630 <strncmp@plt>
  4040fc:	cbnz	w0, 40418c <ferror@plt+0x28dc>
  404100:	add	x19, x19, x21
  404104:	add	x20, x20, x22
  404108:	ldrsb	w0, [x19]
  40410c:	cmp	w0, #0x2f
  404110:	b.eq	404050 <ferror@plt+0x27a0>  // b.none
  404114:	cbnz	w0, 40405c <ferror@plt+0x27ac>
  404118:	ldrsb	w0, [x20]
  40411c:	mov	x21, #0x0                   	// #0
  404120:	mov	x19, #0x0                   	// #0
  404124:	cmp	w0, #0x2f
  404128:	b.eq	404098 <ferror@plt+0x27e8>  // b.none
  40412c:	nop
  404130:	cbnz	w0, 4040a4 <ferror@plt+0x27f4>
  404134:	mov	x0, x21
  404138:	mov	x22, #0x0                   	// #0
  40413c:	mov	x20, #0x0                   	// #0
  404140:	cbnz	x0, 4040d4 <ferror@plt+0x2824>
  404144:	nop
  404148:	mov	w0, #0x1                   	// #1
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x21, x22, [sp, #32]
  404154:	ldp	x29, x30, [sp], #48
  404158:	ret
  40415c:	cbz	x19, 40416c <ferror@plt+0x28bc>
  404160:	ldrsb	w1, [x19]
  404164:	cmp	w1, #0x2f
  404168:	b.eq	40414c <ferror@plt+0x289c>  // b.none
  40416c:	cbz	x20, 40418c <ferror@plt+0x28dc>
  404170:	ldrsb	w0, [x20]
  404174:	cmp	w0, #0x2f
  404178:	b.eq	404148 <ferror@plt+0x2898>  // b.none
  40417c:	cmp	x20, #0x0
  404180:	ccmp	x21, x22, #0x0, ne  // ne = any
  404184:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404188:	b.ne	4040ec <ferror@plt+0x283c>  // b.any
  40418c:	mov	w0, #0x0                   	// #0
  404190:	ldp	x19, x20, [sp, #16]
  404194:	ldp	x21, x22, [sp, #32]
  404198:	ldp	x29, x30, [sp], #48
  40419c:	ret
  4041a0:	add	x0, x21, #0x1
  4041a4:	mov	x22, #0x1                   	// #1
  4041a8:	b	4040d0 <ferror@plt+0x2820>
  4041ac:	mov	w0, #0x0                   	// #0
  4041b0:	ret
  4041b4:	nop
  4041b8:	stp	x29, x30, [sp, #-64]!
  4041bc:	mov	x29, sp
  4041c0:	stp	x19, x20, [sp, #16]
  4041c4:	mov	x19, x1
  4041c8:	orr	x1, x0, x1
  4041cc:	cbz	x1, 40424c <ferror@plt+0x299c>
  4041d0:	stp	x21, x22, [sp, #32]
  4041d4:	mov	x20, x0
  4041d8:	mov	x21, x2
  4041dc:	cbz	x0, 404260 <ferror@plt+0x29b0>
  4041e0:	cbz	x19, 404278 <ferror@plt+0x29c8>
  4041e4:	stp	x23, x24, [sp, #48]
  4041e8:	bl	401520 <strlen@plt>
  4041ec:	mov	x23, x0
  4041f0:	mvn	x0, x0
  4041f4:	mov	x22, #0x0                   	// #0
  4041f8:	cmp	x21, x0
  4041fc:	b.hi	404234 <ferror@plt+0x2984>  // b.pmore
  404200:	add	x24, x21, x23
  404204:	add	x0, x24, #0x1
  404208:	bl	401600 <malloc@plt>
  40420c:	mov	x22, x0
  404210:	cbz	x0, 404234 <ferror@plt+0x2984>
  404214:	mov	x1, x20
  404218:	mov	x2, x23
  40421c:	bl	4014e0 <memcpy@plt>
  404220:	mov	x2, x21
  404224:	mov	x1, x19
  404228:	add	x0, x22, x23
  40422c:	bl	4014e0 <memcpy@plt>
  404230:	strb	wzr, [x22, x24]
  404234:	mov	x0, x22
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldp	x21, x22, [sp, #32]
  404240:	ldp	x23, x24, [sp, #48]
  404244:	ldp	x29, x30, [sp], #64
  404248:	ret
  40424c:	ldp	x19, x20, [sp, #16]
  404250:	adrp	x0, 404000 <ferror@plt+0x2750>
  404254:	ldp	x29, x30, [sp], #64
  404258:	add	x0, x0, #0x810
  40425c:	b	4016b0 <strdup@plt>
  404260:	mov	x0, x19
  404264:	mov	x1, x2
  404268:	ldp	x19, x20, [sp, #16]
  40426c:	ldp	x21, x22, [sp, #32]
  404270:	ldp	x29, x30, [sp], #64
  404274:	b	4017a0 <strndup@plt>
  404278:	ldp	x19, x20, [sp, #16]
  40427c:	ldp	x21, x22, [sp, #32]
  404280:	ldp	x29, x30, [sp], #64
  404284:	b	4016b0 <strdup@plt>
  404288:	stp	x29, x30, [sp, #-32]!
  40428c:	mov	x2, #0x0                   	// #0
  404290:	mov	x29, sp
  404294:	stp	x19, x20, [sp, #16]
  404298:	mov	x20, x0
  40429c:	mov	x19, x1
  4042a0:	cbz	x1, 4042b0 <ferror@plt+0x2a00>
  4042a4:	mov	x0, x1
  4042a8:	bl	401520 <strlen@plt>
  4042ac:	mov	x2, x0
  4042b0:	mov	x1, x19
  4042b4:	mov	x0, x20
  4042b8:	ldp	x19, x20, [sp, #16]
  4042bc:	ldp	x29, x30, [sp], #32
  4042c0:	b	4041b8 <ferror@plt+0x2908>
  4042c4:	nop
  4042c8:	stp	x29, x30, [sp, #-288]!
  4042cc:	mov	w9, #0xffffffd0            	// #-48
  4042d0:	mov	w8, #0xffffff80            	// #-128
  4042d4:	mov	x29, sp
  4042d8:	add	x10, sp, #0xf0
  4042dc:	add	x11, sp, #0x120
  4042e0:	stp	x11, x11, [sp, #80]
  4042e4:	str	x10, [sp, #96]
  4042e8:	stp	w9, w8, [sp, #104]
  4042ec:	ldp	x10, x11, [sp, #80]
  4042f0:	str	x19, [sp, #16]
  4042f4:	ldp	x8, x9, [sp, #96]
  4042f8:	mov	x19, x0
  4042fc:	add	x0, sp, #0x48
  404300:	stp	x10, x11, [sp, #32]
  404304:	stp	x8, x9, [sp, #48]
  404308:	str	q0, [sp, #112]
  40430c:	str	q1, [sp, #128]
  404310:	str	q2, [sp, #144]
  404314:	str	q3, [sp, #160]
  404318:	str	q4, [sp, #176]
  40431c:	str	q5, [sp, #192]
  404320:	str	q6, [sp, #208]
  404324:	str	q7, [sp, #224]
  404328:	stp	x2, x3, [sp, #240]
  40432c:	add	x2, sp, #0x20
  404330:	stp	x4, x5, [sp, #256]
  404334:	stp	x6, x7, [sp, #272]
  404338:	bl	401790 <vasprintf@plt>
  40433c:	tbnz	w0, #31, 40436c <ferror@plt+0x2abc>
  404340:	ldr	x1, [sp, #72]
  404344:	sxtw	x2, w0
  404348:	mov	x0, x19
  40434c:	bl	4041b8 <ferror@plt+0x2908>
  404350:	mov	x19, x0
  404354:	ldr	x0, [sp, #72]
  404358:	bl	401770 <free@plt>
  40435c:	mov	x0, x19
  404360:	ldr	x19, [sp, #16]
  404364:	ldp	x29, x30, [sp], #288
  404368:	ret
  40436c:	mov	x19, #0x0                   	// #0
  404370:	mov	x0, x19
  404374:	ldr	x19, [sp, #16]
  404378:	ldp	x29, x30, [sp], #288
  40437c:	ret
  404380:	stp	x29, x30, [sp, #-96]!
  404384:	mov	x29, sp
  404388:	stp	x19, x20, [sp, #16]
  40438c:	ldr	x19, [x0]
  404390:	stp	x21, x22, [sp, #32]
  404394:	stp	x23, x24, [sp, #48]
  404398:	mov	x23, x0
  40439c:	ldrsb	w0, [x19]
  4043a0:	cbz	w0, 4044f8 <ferror@plt+0x2c48>
  4043a4:	mov	x24, x1
  4043a8:	mov	x22, x2
  4043ac:	mov	x1, x2
  4043b0:	mov	x0, x19
  4043b4:	stp	x25, x26, [sp, #64]
  4043b8:	mov	w25, w3
  4043bc:	bl	4017b0 <strspn@plt>
  4043c0:	ldrsb	w20, [x19, x0]
  4043c4:	add	x21, x19, x0
  4043c8:	cbz	w20, 4044b4 <ferror@plt+0x2c04>
  4043cc:	cbz	w25, 404480 <ferror@plt+0x2bd0>
  4043d0:	adrp	x0, 405000 <ferror@plt+0x3750>
  4043d4:	mov	w1, w20
  4043d8:	add	x0, x0, #0x3f0
  4043dc:	bl	4017c0 <strchr@plt>
  4043e0:	cbz	x0, 404514 <ferror@plt+0x2c64>
  4043e4:	ldrsb	w1, [x21, #1]
  4043e8:	add	x25, x21, #0x1
  4043ec:	strb	w20, [sp, #88]
  4043f0:	add	x26, sp, #0x58
  4043f4:	strb	wzr, [sp, #89]
  4043f8:	mov	w19, #0x0                   	// #0
  4043fc:	cbz	w1, 4045cc <ferror@plt+0x2d1c>
  404400:	cmp	w1, #0x5c
  404404:	b.eq	4044d8 <ferror@plt+0x2c28>  // b.none
  404408:	mov	x0, x26
  40440c:	bl	4017c0 <strchr@plt>
  404410:	cbnz	x0, 4045b8 <ferror@plt+0x2d08>
  404414:	add	w19, w19, #0x1
  404418:	sxtw	x0, w19
  40441c:	ldrsb	w1, [x25, w19, sxtw]
  404420:	cbnz	w1, 404400 <ferror@plt+0x2b50>
  404424:	add	x1, x0, #0x1
  404428:	add	x1, x21, x1
  40442c:	str	x0, [x24]
  404430:	ldrsb	w1, [x1]
  404434:	cmp	w1, #0x0
  404438:	ccmp	w20, w1, #0x0, ne  // ne = any
  40443c:	b.ne	4044b4 <ferror@plt+0x2c04>  // b.any
  404440:	add	x0, x0, #0x2
  404444:	add	x19, x21, x0
  404448:	ldrsb	w1, [x21, x0]
  40444c:	cbz	w1, 40445c <ferror@plt+0x2bac>
  404450:	mov	x0, x22
  404454:	bl	4017c0 <strchr@plt>
  404458:	cbz	x0, 4044b4 <ferror@plt+0x2c04>
  40445c:	mov	x21, x25
  404460:	ldp	x25, x26, [sp, #64]
  404464:	str	x19, [x23]
  404468:	mov	x0, x21
  40446c:	ldp	x19, x20, [sp, #16]
  404470:	ldp	x21, x22, [sp, #32]
  404474:	ldp	x23, x24, [sp, #48]
  404478:	ldp	x29, x30, [sp], #96
  40447c:	ret
  404480:	mov	x1, x22
  404484:	mov	x0, x21
  404488:	bl	401840 <strcspn@plt>
  40448c:	ldp	x25, x26, [sp, #64]
  404490:	str	x0, [x24]
  404494:	add	x0, x21, x0
  404498:	str	x0, [x23]
  40449c:	mov	x0, x21
  4044a0:	ldp	x19, x20, [sp, #16]
  4044a4:	ldp	x21, x22, [sp, #32]
  4044a8:	ldp	x23, x24, [sp, #48]
  4044ac:	ldp	x29, x30, [sp], #96
  4044b0:	ret
  4044b4:	ldp	x25, x26, [sp, #64]
  4044b8:	str	x21, [x23]
  4044bc:	mov	x21, #0x0                   	// #0
  4044c0:	mov	x0, x21
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	ldp	x21, x22, [sp, #32]
  4044cc:	ldp	x23, x24, [sp, #48]
  4044d0:	ldp	x29, x30, [sp], #96
  4044d4:	ret
  4044d8:	add	w0, w19, #0x1
  4044dc:	ldrsb	w0, [x25, w0, sxtw]
  4044e0:	cbz	w0, 4045b8 <ferror@plt+0x2d08>
  4044e4:	add	w19, w19, #0x2
  4044e8:	sxtw	x0, w19
  4044ec:	ldrsb	w1, [x25, w19, sxtw]
  4044f0:	cbnz	w1, 404400 <ferror@plt+0x2b50>
  4044f4:	b	404424 <ferror@plt+0x2b74>
  4044f8:	mov	x21, #0x0                   	// #0
  4044fc:	mov	x0, x21
  404500:	ldp	x19, x20, [sp, #16]
  404504:	ldp	x21, x22, [sp, #32]
  404508:	ldp	x23, x24, [sp, #48]
  40450c:	ldp	x29, x30, [sp], #96
  404510:	ret
  404514:	sub	x25, x21, #0x1
  404518:	mov	w0, #0x0                   	// #0
  40451c:	add	w19, w0, #0x1
  404520:	cmp	w20, #0x5c
  404524:	sxtw	x19, w19
  404528:	sub	w26, w19, #0x1
  40452c:	b.eq	404560 <ferror@plt+0x2cb0>  // b.none
  404530:	mov	w1, w20
  404534:	mov	x0, x22
  404538:	bl	4017c0 <strchr@plt>
  40453c:	add	x1, x19, #0x1
  404540:	cbnz	x0, 4045c0 <ferror@plt+0x2d10>
  404544:	ldrsb	w20, [x25, x1]
  404548:	add	x26, x21, x19
  40454c:	cbz	w20, 404580 <ferror@plt+0x2cd0>
  404550:	mov	x19, x1
  404554:	cmp	w20, #0x5c
  404558:	sub	w26, w19, #0x1
  40455c:	b.ne	404530 <ferror@plt+0x2c80>  // b.any
  404560:	ldrsb	w1, [x21, w19, sxtw]
  404564:	cbz	w1, 4045c0 <ferror@plt+0x2d10>
  404568:	add	w0, w19, #0x1
  40456c:	sxtw	x19, w0
  404570:	ldrsb	w20, [x21, w0, sxtw]
  404574:	add	x26, x21, x19
  404578:	cbnz	w20, 40451c <ferror@plt+0x2c6c>
  40457c:	nop
  404580:	str	x19, [x24]
  404584:	ldrsb	w1, [x26]
  404588:	cbz	w1, 404598 <ferror@plt+0x2ce8>
  40458c:	mov	x0, x22
  404590:	bl	4017c0 <strchr@plt>
  404594:	cbz	x0, 4044b4 <ferror@plt+0x2c04>
  404598:	str	x26, [x23]
  40459c:	mov	x0, x21
  4045a0:	ldp	x19, x20, [sp, #16]
  4045a4:	ldp	x21, x22, [sp, #32]
  4045a8:	ldp	x23, x24, [sp, #48]
  4045ac:	ldp	x25, x26, [sp, #64]
  4045b0:	ldp	x29, x30, [sp], #96
  4045b4:	ret
  4045b8:	sxtw	x0, w19
  4045bc:	b	404424 <ferror@plt+0x2b74>
  4045c0:	sxtw	x19, w26
  4045c4:	add	x26, x21, x19
  4045c8:	b	404580 <ferror@plt+0x2cd0>
  4045cc:	mov	x1, x25
  4045d0:	mov	x0, #0x0                   	// #0
  4045d4:	b	40442c <ferror@plt+0x2b7c>
  4045d8:	stp	x29, x30, [sp, #-32]!
  4045dc:	mov	x29, sp
  4045e0:	str	x19, [sp, #16]
  4045e4:	mov	x19, x0
  4045e8:	b	4045f4 <ferror@plt+0x2d44>
  4045ec:	cmp	w0, #0xa
  4045f0:	b.eq	404614 <ferror@plt+0x2d64>  // b.none
  4045f4:	mov	x0, x19
  4045f8:	bl	401660 <fgetc@plt>
  4045fc:	cmn	w0, #0x1
  404600:	b.ne	4045ec <ferror@plt+0x2d3c>  // b.any
  404604:	mov	w0, #0x1                   	// #1
  404608:	ldr	x19, [sp, #16]
  40460c:	ldp	x29, x30, [sp], #32
  404610:	ret
  404614:	mov	w0, #0x0                   	// #0
  404618:	ldr	x19, [sp, #16]
  40461c:	ldp	x29, x30, [sp], #32
  404620:	ret
  404624:	nop
  404628:	stp	x29, x30, [sp, #-64]!
  40462c:	mov	x29, sp
  404630:	stp	x19, x20, [sp, #16]
  404634:	adrp	x20, 416000 <ferror@plt+0x14750>
  404638:	add	x20, x20, #0xdf0
  40463c:	stp	x21, x22, [sp, #32]
  404640:	adrp	x21, 416000 <ferror@plt+0x14750>
  404644:	add	x21, x21, #0xde8
  404648:	sub	x20, x20, x21
  40464c:	mov	w22, w0
  404650:	stp	x23, x24, [sp, #48]
  404654:	mov	x23, x1
  404658:	mov	x24, x2
  40465c:	bl	4014a8 <memcpy@plt-0x38>
  404660:	cmp	xzr, x20, asr #3
  404664:	b.eq	404690 <ferror@plt+0x2de0>  // b.none
  404668:	asr	x20, x20, #3
  40466c:	mov	x19, #0x0                   	// #0
  404670:	ldr	x3, [x21, x19, lsl #3]
  404674:	mov	x2, x24
  404678:	add	x19, x19, #0x1
  40467c:	mov	x1, x23
  404680:	mov	w0, w22
  404684:	blr	x3
  404688:	cmp	x20, x19
  40468c:	b.ne	404670 <ferror@plt+0x2dc0>  // b.any
  404690:	ldp	x19, x20, [sp, #16]
  404694:	ldp	x21, x22, [sp, #32]
  404698:	ldp	x23, x24, [sp, #48]
  40469c:	ldp	x29, x30, [sp], #64
  4046a0:	ret
  4046a4:	nop
  4046a8:	ret
  4046ac:	nop
  4046b0:	adrp	x2, 417000 <ferror@plt+0x15750>
  4046b4:	mov	x1, #0x0                   	// #0
  4046b8:	ldr	x2, [x2, #504]
  4046bc:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004046c0 <.fini>:
  4046c0:	stp	x29, x30, [sp, #-16]!
  4046c4:	mov	x29, sp
  4046c8:	ldp	x29, x30, [sp], #16
  4046cc:	ret
