#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n8920.Q[0] (.latch clocked by pclk)
Endpoint  : n8497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8920.clk[0] (.latch)                                            1.014     1.014
n8920.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8923.in[0] (.names)                                             1.014     2.070
n8923.out[0] (.names)                                            0.261     2.331
n8924.in[1] (.names)                                             1.014     3.344
n8924.out[0] (.names)                                            0.261     3.605
n8925.in[1] (.names)                                             1.014     4.619
n8925.out[0] (.names)                                            0.261     4.880
n8926.in[0] (.names)                                             1.014     5.894
n8926.out[0] (.names)                                            0.261     6.155
n8940.in[0] (.names)                                             1.014     7.169
n8940.out[0] (.names)                                            0.261     7.430
n8941.in[0] (.names)                                             1.014     8.444
n8941.out[0] (.names)                                            0.261     8.705
n8935.in[0] (.names)                                             1.014     9.719
n8935.out[0] (.names)                                            0.261     9.980
n8980.in[3] (.names)                                             1.014    10.993
n8980.out[0] (.names)                                            0.261    11.254
n8982.in[0] (.names)                                             1.014    12.268
n8982.out[0] (.names)                                            0.261    12.529
n8983.in[0] (.names)                                             1.014    13.543
n8983.out[0] (.names)                                            0.261    13.804
n8969.in[2] (.names)                                             1.014    14.818
n8969.out[0] (.names)                                            0.261    15.079
n8985.in[1] (.names)                                             1.014    16.093
n8985.out[0] (.names)                                            0.261    16.354
n8986.in[1] (.names)                                             1.014    17.367
n8986.out[0] (.names)                                            0.261    17.628
n8987.in[0] (.names)                                             1.014    18.642
n8987.out[0] (.names)                                            0.261    18.903
n8988.in[0] (.names)                                             1.014    19.917
n8988.out[0] (.names)                                            0.261    20.178
n8967.in[1] (.names)                                             1.014    21.192
n8967.out[0] (.names)                                            0.261    21.453
n8970.in[0] (.names)                                             1.014    22.467
n8970.out[0] (.names)                                            0.261    22.728
n8971.in[1] (.names)                                             1.014    23.742
n8971.out[0] (.names)                                            0.261    24.003
n9025.in[2] (.names)                                             1.014    25.016
n9025.out[0] (.names)                                            0.261    25.277
n9026.in[1] (.names)                                             1.014    26.291
n9026.out[0] (.names)                                            0.261    26.552
n9028.in[2] (.names)                                             1.014    27.566
n9028.out[0] (.names)                                            0.261    27.827
n9029.in[0] (.names)                                             1.014    28.841
n9029.out[0] (.names)                                            0.261    29.102
n9030.in[0] (.names)                                             1.014    30.116
n9030.out[0] (.names)                                            0.261    30.377
n9059.in[2] (.names)                                             1.014    31.390
n9059.out[0] (.names)                                            0.261    31.651
n9067.in[0] (.names)                                             1.014    32.665
n9067.out[0] (.names)                                            0.261    32.926
n9068.in[0] (.names)                                             1.014    33.940
n9068.out[0] (.names)                                            0.261    34.201
n9069.in[1] (.names)                                             1.014    35.215
n9069.out[0] (.names)                                            0.261    35.476
n9070.in[0] (.names)                                             1.014    36.490
n9070.out[0] (.names)                                            0.261    36.751
n8547.in[0] (.names)                                             1.014    37.765
n8547.out[0] (.names)                                            0.261    38.026
n8548.in[2] (.names)                                             1.014    39.039
n8548.out[0] (.names)                                            0.261    39.300
n8550.in[2] (.names)                                             1.014    40.314
n8550.out[0] (.names)                                            0.261    40.575
n8551.in[0] (.names)                                             1.014    41.589
n8551.out[0] (.names)                                            0.261    41.850
n8490.in[0] (.names)                                             1.014    42.864
n8490.out[0] (.names)                                            0.261    43.125
n8502.in[0] (.names)                                             1.014    44.139
n8502.out[0] (.names)                                            0.261    44.400
n8503.in[1] (.names)                                             1.014    45.413
n8503.out[0] (.names)                                            0.261    45.674
n8504.in[0] (.names)                                             1.014    46.688
n8504.out[0] (.names)                                            0.261    46.949
n8362.in[1] (.names)                                             1.014    47.963
n8362.out[0] (.names)                                            0.261    48.224
n8505.in[0] (.names)                                             1.014    49.238
n8505.out[0] (.names)                                            0.261    49.499
n8526.in[0] (.names)                                             1.014    50.513
n8526.out[0] (.names)                                            0.261    50.774
n8306.in[1] (.names)                                             1.014    51.787
n8306.out[0] (.names)                                            0.261    52.048
n8497.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8497.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n8920.Q[0] (.latch clocked by pclk)
Endpoint  : n8307.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8920.clk[0] (.latch)                                            1.014     1.014
n8920.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8923.in[0] (.names)                                             1.014     2.070
n8923.out[0] (.names)                                            0.261     2.331
n8924.in[1] (.names)                                             1.014     3.344
n8924.out[0] (.names)                                            0.261     3.605
n8925.in[1] (.names)                                             1.014     4.619
n8925.out[0] (.names)                                            0.261     4.880
n8926.in[0] (.names)                                             1.014     5.894
n8926.out[0] (.names)                                            0.261     6.155
n8940.in[0] (.names)                                             1.014     7.169
n8940.out[0] (.names)                                            0.261     7.430
n8941.in[0] (.names)                                             1.014     8.444
n8941.out[0] (.names)                                            0.261     8.705
n8935.in[0] (.names)                                             1.014     9.719
n8935.out[0] (.names)                                            0.261     9.980
n8980.in[3] (.names)                                             1.014    10.993
n8980.out[0] (.names)                                            0.261    11.254
n8982.in[0] (.names)                                             1.014    12.268
n8982.out[0] (.names)                                            0.261    12.529
n8983.in[0] (.names)                                             1.014    13.543
n8983.out[0] (.names)                                            0.261    13.804
n8969.in[2] (.names)                                             1.014    14.818
n8969.out[0] (.names)                                            0.261    15.079
n8985.in[1] (.names)                                             1.014    16.093
n8985.out[0] (.names)                                            0.261    16.354
n8986.in[1] (.names)                                             1.014    17.367
n8986.out[0] (.names)                                            0.261    17.628
n8987.in[0] (.names)                                             1.014    18.642
n8987.out[0] (.names)                                            0.261    18.903
n8988.in[0] (.names)                                             1.014    19.917
n8988.out[0] (.names)                                            0.261    20.178
n8967.in[1] (.names)                                             1.014    21.192
n8967.out[0] (.names)                                            0.261    21.453
n8970.in[0] (.names)                                             1.014    22.467
n8970.out[0] (.names)                                            0.261    22.728
n8971.in[1] (.names)                                             1.014    23.742
n8971.out[0] (.names)                                            0.261    24.003
n9025.in[2] (.names)                                             1.014    25.016
n9025.out[0] (.names)                                            0.261    25.277
n9026.in[1] (.names)                                             1.014    26.291
n9026.out[0] (.names)                                            0.261    26.552
n9028.in[2] (.names)                                             1.014    27.566
n9028.out[0] (.names)                                            0.261    27.827
n9029.in[0] (.names)                                             1.014    28.841
n9029.out[0] (.names)                                            0.261    29.102
n9030.in[0] (.names)                                             1.014    30.116
n9030.out[0] (.names)                                            0.261    30.377
n9059.in[2] (.names)                                             1.014    31.390
n9059.out[0] (.names)                                            0.261    31.651
n9067.in[0] (.names)                                             1.014    32.665
n9067.out[0] (.names)                                            0.261    32.926
n9068.in[0] (.names)                                             1.014    33.940
n9068.out[0] (.names)                                            0.261    34.201
n9069.in[1] (.names)                                             1.014    35.215
n9069.out[0] (.names)                                            0.261    35.476
n9070.in[0] (.names)                                             1.014    36.490
n9070.out[0] (.names)                                            0.261    36.751
n8547.in[0] (.names)                                             1.014    37.765
n8547.out[0] (.names)                                            0.261    38.026
n8548.in[2] (.names)                                             1.014    39.039
n8548.out[0] (.names)                                            0.261    39.300
n8550.in[2] (.names)                                             1.014    40.314
n8550.out[0] (.names)                                            0.261    40.575
n8551.in[0] (.names)                                             1.014    41.589
n8551.out[0] (.names)                                            0.261    41.850
n8490.in[0] (.names)                                             1.014    42.864
n8490.out[0] (.names)                                            0.261    43.125
n8502.in[0] (.names)                                             1.014    44.139
n8502.out[0] (.names)                                            0.261    44.400
n8503.in[1] (.names)                                             1.014    45.413
n8503.out[0] (.names)                                            0.261    45.674
n8504.in[0] (.names)                                             1.014    46.688
n8504.out[0] (.names)                                            0.261    46.949
n8362.in[1] (.names)                                             1.014    47.963
n8362.out[0] (.names)                                            0.261    48.224
n8505.in[0] (.names)                                             1.014    49.238
n8505.out[0] (.names)                                            0.261    49.499
n8526.in[0] (.names)                                             1.014    50.513
n8526.out[0] (.names)                                            0.261    50.774
n8306.in[1] (.names)                                             1.014    51.787
n8306.out[0] (.names)                                            0.261    52.048
n8307.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8307.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3249.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3714.in[0] (.names)                                             1.014    49.238
n3714.out[0] (.names)                                            0.261    49.499
n3292.in[0] (.names)                                             1.014    50.513
n3292.out[0] (.names)                                            0.261    50.774
n3248.in[0] (.names)                                             1.014    51.787
n3248.out[0] (.names)                                            0.261    52.048
n3249.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3249.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n278.Q[0] (.latch clocked by pclk)
Endpoint  : n4806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n278.clk[0] (.latch)                                             1.014     1.014
n278.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4783.in[0] (.names)                                             1.014     2.070
n4783.out[0] (.names)                                            0.261     2.331
n4697.in[1] (.names)                                             1.014     3.344
n4697.out[0] (.names)                                            0.261     3.605
n4769.in[0] (.names)                                             1.014     4.619
n4769.out[0] (.names)                                            0.261     4.880
n4771.in[0] (.names)                                             1.014     5.894
n4771.out[0] (.names)                                            0.261     6.155
n4754.in[0] (.names)                                             1.014     7.169
n4754.out[0] (.names)                                            0.261     7.430
n4661.in[0] (.names)                                             1.014     8.444
n4661.out[0] (.names)                                            0.261     8.705
n4765.in[0] (.names)                                             1.014     9.719
n4765.out[0] (.names)                                            0.261     9.980
n4766.in[0] (.names)                                             1.014    10.993
n4766.out[0] (.names)                                            0.261    11.254
n4756.in[0] (.names)                                             1.014    12.268
n4756.out[0] (.names)                                            0.261    12.529
n4757.in[2] (.names)                                             1.014    13.543
n4757.out[0] (.names)                                            0.261    13.804
n4787.in[3] (.names)                                             1.014    14.818
n4787.out[0] (.names)                                            0.261    15.079
n4788.in[1] (.names)                                             1.014    16.093
n4788.out[0] (.names)                                            0.261    16.354
n4728.in[1] (.names)                                             1.014    17.367
n4728.out[0] (.names)                                            0.261    17.628
n5249.in[2] (.names)                                             1.014    18.642
n5249.out[0] (.names)                                            0.261    18.903
n5250.in[2] (.names)                                             1.014    19.917
n5250.out[0] (.names)                                            0.261    20.178
n5251.in[2] (.names)                                             1.014    21.192
n5251.out[0] (.names)                                            0.261    21.453
n5378.in[0] (.names)                                             1.014    22.467
n5378.out[0] (.names)                                            0.261    22.728
n5389.in[1] (.names)                                             1.014    23.742
n5389.out[0] (.names)                                            0.261    24.003
n5390.in[0] (.names)                                             1.014    25.016
n5390.out[0] (.names)                                            0.261    25.277
n5391.in[0] (.names)                                             1.014    26.291
n5391.out[0] (.names)                                            0.261    26.552
n5396.in[0] (.names)                                             1.014    27.566
n5396.out[0] (.names)                                            0.261    27.827
n5383.in[0] (.names)                                             1.014    28.841
n5383.out[0] (.names)                                            0.261    29.102
n5384.in[1] (.names)                                             1.014    30.116
n5384.out[0] (.names)                                            0.261    30.377
n5385.in[0] (.names)                                             1.014    31.390
n5385.out[0] (.names)                                            0.261    31.651
n5397.in[0] (.names)                                             1.014    32.665
n5397.out[0] (.names)                                            0.261    32.926
n5377.in[0] (.names)                                             1.014    33.940
n5377.out[0] (.names)                                            0.261    34.201
n5347.in[0] (.names)                                             1.014    35.215
n5347.out[0] (.names)                                            0.261    35.476
n5348.in[0] (.names)                                             1.014    36.490
n5348.out[0] (.names)                                            0.261    36.751
n5350.in[1] (.names)                                             1.014    37.765
n5350.out[0] (.names)                                            0.261    38.026
n5351.in[1] (.names)                                             1.014    39.039
n5351.out[0] (.names)                                            0.261    39.300
n5338.in[0] (.names)                                             1.014    40.314
n5338.out[0] (.names)                                            0.261    40.575
n5356.in[0] (.names)                                             1.014    41.589
n5356.out[0] (.names)                                            0.261    41.850
n5358.in[0] (.names)                                             1.014    42.864
n5358.out[0] (.names)                                            0.261    43.125
n5354.in[2] (.names)                                             1.014    44.139
n5354.out[0] (.names)                                            0.261    44.400
n4566.in[0] (.names)                                             1.014    45.413
n4566.out[0] (.names)                                            0.261    45.674
n5411.in[2] (.names)                                             1.014    46.688
n5411.out[0] (.names)                                            0.261    46.949
n5414.in[1] (.names)                                             1.014    47.963
n5414.out[0] (.names)                                            0.261    48.224
n5415.in[0] (.names)                                             1.014    49.238
n5415.out[0] (.names)                                            0.261    49.499
n4812.in[0] (.names)                                             1.014    50.513
n4812.out[0] (.names)                                            0.261    50.774
n4805.in[0] (.names)                                             1.014    51.787
n4805.out[0] (.names)                                            0.261    52.048
n4806.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n3684.Q[0] (.latch clocked by pclk)
Endpoint  : n4361.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3684.clk[0] (.latch)                                            1.014     1.014
n3684.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3809.in[0] (.names)                                             1.014     2.070
n3809.out[0] (.names)                                            0.261     2.331
n3810.in[0] (.names)                                             1.014     3.344
n3810.out[0] (.names)                                            0.261     3.605
n3807.in[2] (.names)                                             1.014     4.619
n3807.out[0] (.names)                                            0.261     4.880
n3808.in[0] (.names)                                             1.014     5.894
n3808.out[0] (.names)                                            0.261     6.155
n3812.in[1] (.names)                                             1.014     7.169
n3812.out[0] (.names)                                            0.261     7.430
n3813.in[0] (.names)                                             1.014     8.444
n3813.out[0] (.names)                                            0.261     8.705
n3816.in[1] (.names)                                             1.014     9.719
n3816.out[0] (.names)                                            0.261     9.980
n3818.in[0] (.names)                                             1.014    10.993
n3818.out[0] (.names)                                            0.261    11.254
n3824.in[0] (.names)                                             1.014    12.268
n3824.out[0] (.names)                                            0.261    12.529
n3825.in[0] (.names)                                             1.014    13.543
n3825.out[0] (.names)                                            0.261    13.804
n3826.in[0] (.names)                                             1.014    14.818
n3826.out[0] (.names)                                            0.261    15.079
n3827.in[1] (.names)                                             1.014    16.093
n3827.out[0] (.names)                                            0.261    16.354
n3828.in[0] (.names)                                             1.014    17.367
n3828.out[0] (.names)                                            0.261    17.628
n3859.in[0] (.names)                                             1.014    18.642
n3859.out[0] (.names)                                            0.261    18.903
n3844.in[1] (.names)                                             1.014    19.917
n3844.out[0] (.names)                                            0.261    20.178
n3917.in[1] (.names)                                             1.014    21.192
n3917.out[0] (.names)                                            0.261    21.453
n3920.in[1] (.names)                                             1.014    22.467
n3920.out[0] (.names)                                            0.261    22.728
n3262.in[2] (.names)                                             1.014    23.742
n3262.out[0] (.names)                                            0.261    24.003
n3926.in[0] (.names)                                             1.014    25.016
n3926.out[0] (.names)                                            0.261    25.277
n3927.in[0] (.names)                                             1.014    26.291
n3927.out[0] (.names)                                            0.261    26.552
n3699.in[1] (.names)                                             1.014    27.566
n3699.out[0] (.names)                                            0.261    27.827
n4354.in[0] (.names)                                             1.014    28.841
n4354.out[0] (.names)                                            0.261    29.102
n4356.in[1] (.names)                                             1.014    30.116
n4356.out[0] (.names)                                            0.261    30.377
n4359.in[0] (.names)                                             1.014    31.390
n4359.out[0] (.names)                                            0.261    31.651
n4373.in[0] (.names)                                             1.014    32.665
n4373.out[0] (.names)                                            0.261    32.926
n4371.in[0] (.names)                                             1.014    33.940
n4371.out[0] (.names)                                            0.261    34.201
n4372.in[0] (.names)                                             1.014    35.215
n4372.out[0] (.names)                                            0.261    35.476
n4362.in[1] (.names)                                             1.014    36.490
n4362.out[0] (.names)                                            0.261    36.751
n4365.in[1] (.names)                                             1.014    37.765
n4365.out[0] (.names)                                            0.261    38.026
n4377.in[3] (.names)                                             1.014    39.039
n4377.out[0] (.names)                                            0.261    39.300
n4375.in[3] (.names)                                             1.014    40.314
n4375.out[0] (.names)                                            0.261    40.575
n4374.in[0] (.names)                                             1.014    41.589
n4374.out[0] (.names)                                            0.261    41.850
n4357.in[0] (.names)                                             1.014    42.864
n4357.out[0] (.names)                                            0.261    43.125
n4378.in[0] (.names)                                             1.014    44.139
n4378.out[0] (.names)                                            0.261    44.400
n4379.in[0] (.names)                                             1.014    45.413
n4379.out[0] (.names)                                            0.261    45.674
n4380.in[1] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4381.in[1] (.names)                                             1.014    47.963
n4381.out[0] (.names)                                            0.261    48.224
n4382.in[0] (.names)                                             1.014    49.238
n4382.out[0] (.names)                                            0.261    49.499
n3224.in[1] (.names)                                             1.014    50.513
n3224.out[0] (.names)                                            0.261    50.774
n3233.in[1] (.names)                                             1.014    51.787
n3233.out[0] (.names)                                            0.261    52.048
n4361.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4361.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n3684.Q[0] (.latch clocked by pclk)
Endpoint  : n3234.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3684.clk[0] (.latch)                                            1.014     1.014
n3684.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3809.in[0] (.names)                                             1.014     2.070
n3809.out[0] (.names)                                            0.261     2.331
n3810.in[0] (.names)                                             1.014     3.344
n3810.out[0] (.names)                                            0.261     3.605
n3807.in[2] (.names)                                             1.014     4.619
n3807.out[0] (.names)                                            0.261     4.880
n3808.in[0] (.names)                                             1.014     5.894
n3808.out[0] (.names)                                            0.261     6.155
n3812.in[1] (.names)                                             1.014     7.169
n3812.out[0] (.names)                                            0.261     7.430
n3813.in[0] (.names)                                             1.014     8.444
n3813.out[0] (.names)                                            0.261     8.705
n3816.in[1] (.names)                                             1.014     9.719
n3816.out[0] (.names)                                            0.261     9.980
n3818.in[0] (.names)                                             1.014    10.993
n3818.out[0] (.names)                                            0.261    11.254
n3824.in[0] (.names)                                             1.014    12.268
n3824.out[0] (.names)                                            0.261    12.529
n3825.in[0] (.names)                                             1.014    13.543
n3825.out[0] (.names)                                            0.261    13.804
n3826.in[0] (.names)                                             1.014    14.818
n3826.out[0] (.names)                                            0.261    15.079
n3827.in[1] (.names)                                             1.014    16.093
n3827.out[0] (.names)                                            0.261    16.354
n3828.in[0] (.names)                                             1.014    17.367
n3828.out[0] (.names)                                            0.261    17.628
n3859.in[0] (.names)                                             1.014    18.642
n3859.out[0] (.names)                                            0.261    18.903
n3844.in[1] (.names)                                             1.014    19.917
n3844.out[0] (.names)                                            0.261    20.178
n3917.in[1] (.names)                                             1.014    21.192
n3917.out[0] (.names)                                            0.261    21.453
n3920.in[1] (.names)                                             1.014    22.467
n3920.out[0] (.names)                                            0.261    22.728
n3262.in[2] (.names)                                             1.014    23.742
n3262.out[0] (.names)                                            0.261    24.003
n3926.in[0] (.names)                                             1.014    25.016
n3926.out[0] (.names)                                            0.261    25.277
n3927.in[0] (.names)                                             1.014    26.291
n3927.out[0] (.names)                                            0.261    26.552
n3699.in[1] (.names)                                             1.014    27.566
n3699.out[0] (.names)                                            0.261    27.827
n4354.in[0] (.names)                                             1.014    28.841
n4354.out[0] (.names)                                            0.261    29.102
n4356.in[1] (.names)                                             1.014    30.116
n4356.out[0] (.names)                                            0.261    30.377
n4359.in[0] (.names)                                             1.014    31.390
n4359.out[0] (.names)                                            0.261    31.651
n4373.in[0] (.names)                                             1.014    32.665
n4373.out[0] (.names)                                            0.261    32.926
n4371.in[0] (.names)                                             1.014    33.940
n4371.out[0] (.names)                                            0.261    34.201
n4372.in[0] (.names)                                             1.014    35.215
n4372.out[0] (.names)                                            0.261    35.476
n4362.in[1] (.names)                                             1.014    36.490
n4362.out[0] (.names)                                            0.261    36.751
n4365.in[1] (.names)                                             1.014    37.765
n4365.out[0] (.names)                                            0.261    38.026
n4377.in[3] (.names)                                             1.014    39.039
n4377.out[0] (.names)                                            0.261    39.300
n4375.in[3] (.names)                                             1.014    40.314
n4375.out[0] (.names)                                            0.261    40.575
n4374.in[0] (.names)                                             1.014    41.589
n4374.out[0] (.names)                                            0.261    41.850
n4357.in[0] (.names)                                             1.014    42.864
n4357.out[0] (.names)                                            0.261    43.125
n4378.in[0] (.names)                                             1.014    44.139
n4378.out[0] (.names)                                            0.261    44.400
n4379.in[0] (.names)                                             1.014    45.413
n4379.out[0] (.names)                                            0.261    45.674
n4380.in[1] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4381.in[1] (.names)                                             1.014    47.963
n4381.out[0] (.names)                                            0.261    48.224
n4382.in[0] (.names)                                             1.014    49.238
n4382.out[0] (.names)                                            0.261    49.499
n3224.in[1] (.names)                                             1.014    50.513
n3224.out[0] (.names)                                            0.261    50.774
n3233.in[1] (.names)                                             1.014    51.787
n3233.out[0] (.names)                                            0.261    52.048
n3234.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3234.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n2354.Q[0] (.latch clocked by pclk)
Endpoint  : n1922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2354.clk[0] (.latch)                                            1.014     1.014
n2354.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2355.in[0] (.names)                                             1.014     2.070
n2355.out[0] (.names)                                            0.261     2.331
n2263.in[1] (.names)                                             1.014     3.344
n2263.out[0] (.names)                                            0.261     3.605
n2359.in[1] (.names)                                             1.014     4.619
n2359.out[0] (.names)                                            0.261     4.880
n2360.in[2] (.names)                                             1.014     5.894
n2360.out[0] (.names)                                            0.261     6.155
n2364.in[3] (.names)                                             1.014     7.169
n2364.out[0] (.names)                                            0.261     7.430
n2365.in[1] (.names)                                             1.014     8.444
n2365.out[0] (.names)                                            0.261     8.705
n2366.in[0] (.names)                                             1.014     9.719
n2366.out[0] (.names)                                            0.261     9.980
n2367.in[0] (.names)                                             1.014    10.993
n2367.out[0] (.names)                                            0.261    11.254
n2369.in[2] (.names)                                             1.014    12.268
n2369.out[0] (.names)                                            0.261    12.529
n2397.in[2] (.names)                                             1.014    13.543
n2397.out[0] (.names)                                            0.261    13.804
n2399.in[1] (.names)                                             1.014    14.818
n2399.out[0] (.names)                                            0.261    15.079
n2416.in[2] (.names)                                             1.014    16.093
n2416.out[0] (.names)                                            0.261    16.354
n2420.in[1] (.names)                                             1.014    17.367
n2420.out[0] (.names)                                            0.261    17.628
n2411.in[0] (.names)                                             1.014    18.642
n2411.out[0] (.names)                                            0.261    18.903
n2412.in[0] (.names)                                             1.014    19.917
n2412.out[0] (.names)                                            0.261    20.178
n2414.in[1] (.names)                                             1.014    21.192
n2414.out[0] (.names)                                            0.261    21.453
n2418.in[0] (.names)                                             1.014    22.467
n2418.out[0] (.names)                                            0.261    22.728
n2422.in[0] (.names)                                             1.014    23.742
n2422.out[0] (.names)                                            0.261    24.003
n2209.in[1] (.names)                                             1.014    25.016
n2209.out[0] (.names)                                            0.261    25.277
n2195.in[0] (.names)                                             1.014    26.291
n2195.out[0] (.names)                                            0.261    26.552
n2197.in[1] (.names)                                             1.014    27.566
n2197.out[0] (.names)                                            0.261    27.827
n2198.in[0] (.names)                                             1.014    28.841
n2198.out[0] (.names)                                            0.261    29.102
n2199.in[1] (.names)                                             1.014    30.116
n2199.out[0] (.names)                                            0.261    30.377
n2200.in[1] (.names)                                             1.014    31.390
n2200.out[0] (.names)                                            0.261    31.651
n2191.in[1] (.names)                                             1.014    32.665
n2191.out[0] (.names)                                            0.261    32.926
n2201.in[0] (.names)                                             1.014    33.940
n2201.out[0] (.names)                                            0.261    34.201
n2202.in[3] (.names)                                             1.014    35.215
n2202.out[0] (.names)                                            0.261    35.476
n2206.in[0] (.names)                                             1.014    36.490
n2206.out[0] (.names)                                            0.261    36.751
n2205.in[0] (.names)                                             1.014    37.765
n2205.out[0] (.names)                                            0.261    38.026
n2021.in[0] (.names)                                             1.014    39.039
n2021.out[0] (.names)                                            0.261    39.300
n2022.in[0] (.names)                                             1.014    40.314
n2022.out[0] (.names)                                            0.261    40.575
n2023.in[2] (.names)                                             1.014    41.589
n2023.out[0] (.names)                                            0.261    41.850
n869.in[0] (.names)                                              1.014    42.864
n869.out[0] (.names)                                             0.261    43.125
n1991.in[2] (.names)                                             1.014    44.139
n1991.out[0] (.names)                                            0.261    44.400
n1992.in[0] (.names)                                             1.014    45.413
n1992.out[0] (.names)                                            0.261    45.674
n1993.in[0] (.names)                                             1.014    46.688
n1993.out[0] (.names)                                            0.261    46.949
n1988.in[2] (.names)                                             1.014    47.963
n1988.out[0] (.names)                                            0.261    48.224
n1990.in[0] (.names)                                             1.014    49.238
n1990.out[0] (.names)                                            0.261    49.499
n1997.in[1] (.names)                                             1.014    50.513
n1997.out[0] (.names)                                            0.261    50.774
n1921.in[1] (.names)                                             1.014    51.787
n1921.out[0] (.names)                                            0.261    52.048
n1922.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1922.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n387.Q[0] (.latch clocked by pclk)
Endpoint  : n888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
n387.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1538.in[0] (.names)                                             1.014     2.070
n1538.out[0] (.names)                                            0.261     2.331
n1539.in[0] (.names)                                             1.014     3.344
n1539.out[0] (.names)                                            0.261     3.605
n1541.in[0] (.names)                                             1.014     4.619
n1541.out[0] (.names)                                            0.261     4.880
n1542.in[0] (.names)                                             1.014     5.894
n1542.out[0] (.names)                                            0.261     6.155
n1543.in[1] (.names)                                             1.014     7.169
n1543.out[0] (.names)                                            0.261     7.430
n1545.in[1] (.names)                                             1.014     8.444
n1545.out[0] (.names)                                            0.261     8.705
n1546.in[0] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1446.in[0] (.names)                                             1.014    10.993
n1446.out[0] (.names)                                            0.261    11.254
n1447.in[3] (.names)                                             1.014    12.268
n1447.out[0] (.names)                                            0.261    12.529
n1454.in[1] (.names)                                             1.014    13.543
n1454.out[0] (.names)                                            0.261    13.804
n1455.in[0] (.names)                                             1.014    14.818
n1455.out[0] (.names)                                            0.261    15.079
n1457.in[1] (.names)                                             1.014    16.093
n1457.out[0] (.names)                                            0.261    16.354
n1458.in[0] (.names)                                             1.014    17.367
n1458.out[0] (.names)                                            0.261    17.628
n1460.in[3] (.names)                                             1.014    18.642
n1460.out[0] (.names)                                            0.261    18.903
n1464.in[0] (.names)                                             1.014    19.917
n1464.out[0] (.names)                                            0.261    20.178
n1461.in[1] (.names)                                             1.014    21.192
n1461.out[0] (.names)                                            0.261    21.453
n1462.in[0] (.names)                                             1.014    22.467
n1462.out[0] (.names)                                            0.261    22.728
n1463.in[3] (.names)                                             1.014    23.742
n1463.out[0] (.names)                                            0.261    24.003
n1466.in[1] (.names)                                             1.014    25.016
n1466.out[0] (.names)                                            0.261    25.277
n1472.in[0] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1474.in[0] (.names)                                             1.014    28.841
n1474.out[0] (.names)                                            0.261    29.102
n971.in[0] (.names)                                              1.014    30.116
n971.out[0] (.names)                                             0.261    30.377
n972.in[2] (.names)                                              1.014    31.390
n972.out[0] (.names)                                             0.261    31.651
n975.in[0] (.names)                                              1.014    32.665
n975.out[0] (.names)                                             0.261    32.926
n977.in[1] (.names)                                              1.014    33.940
n977.out[0] (.names)                                             0.261    34.201
n978.in[0] (.names)                                              1.014    35.215
n978.out[0] (.names)                                             0.261    35.476
n992.in[1] (.names)                                              1.014    36.490
n992.out[0] (.names)                                             0.261    36.751
n980.in[0] (.names)                                              1.014    37.765
n980.out[0] (.names)                                             0.261    38.026
n989.in[0] (.names)                                              1.014    39.039
n989.out[0] (.names)                                             0.261    39.300
n993.in[0] (.names)                                              1.014    40.314
n993.out[0] (.names)                                             0.261    40.575
n994.in[2] (.names)                                              1.014    41.589
n994.out[0] (.names)                                             0.261    41.850
n997.in[2] (.names)                                              1.014    42.864
n997.out[0] (.names)                                             0.261    43.125
n999.in[0] (.names)                                              1.014    44.139
n999.out[0] (.names)                                             0.261    44.400
n884.in[0] (.names)                                              1.014    45.413
n884.out[0] (.names)                                             0.261    45.674
n1000.in[2] (.names)                                             1.014    46.688
n1000.out[0] (.names)                                            0.261    46.949
n1001.in[0] (.names)                                             1.014    47.963
n1001.out[0] (.names)                                            0.261    48.224
n1002.in[2] (.names)                                             1.014    49.238
n1002.out[0] (.names)                                            0.261    49.499
n860.in[1] (.names)                                              1.014    50.513
n860.out[0] (.names)                                             0.261    50.774
n887.in[0] (.names)                                              1.014    51.787
n887.out[0] (.names)                                             0.261    52.048
n888.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n888.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n1934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n377.in[0] (.names)                                              1.014     2.070
n377.out[0] (.names)                                             0.261     2.331
n378.in[0] (.names)                                              1.014     3.344
n378.out[0] (.names)                                             0.261     3.605
n379.in[0] (.names)                                              1.014     4.619
n379.out[0] (.names)                                             0.261     4.880
n388.in[0] (.names)                                              1.014     5.894
n388.out[0] (.names)                                             0.261     6.155
n389.in[0] (.names)                                              1.014     7.169
n389.out[0] (.names)                                             0.261     7.430
n391.in[0] (.names)                                              1.014     8.444
n391.out[0] (.names)                                             0.261     8.705
n393.in[0] (.names)                                              1.014     9.719
n393.out[0] (.names)                                             0.261     9.980
n404.in[0] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n350.in[0] (.names)                                              1.014    12.268
n350.out[0] (.names)                                             0.261    12.529
n374.in[0] (.names)                                              1.014    13.543
n374.out[0] (.names)                                             0.261    13.804
n386.in[0] (.names)                                              1.014    14.818
n386.out[0] (.names)                                             0.261    15.079
n397.in[0] (.names)                                              1.014    16.093
n397.out[0] (.names)                                             0.261    16.354
n398.in[1] (.names)                                              1.014    17.367
n398.out[0] (.names)                                             0.261    17.628
n399.in[2] (.names)                                              1.014    18.642
n399.out[0] (.names)                                             0.261    18.903
n402.in[1] (.names)                                              1.014    19.917
n402.out[0] (.names)                                             0.261    20.178
n383.in[1] (.names)                                              1.014    21.192
n383.out[0] (.names)                                             0.261    21.453
n229.in[1] (.names)                                              1.014    22.467
n229.out[0] (.names)                                             0.261    22.728
n358.in[2] (.names)                                              1.014    23.742
n358.out[0] (.names)                                             0.261    24.003
n359.in[0] (.names)                                              1.014    25.016
n359.out[0] (.names)                                             0.261    25.277
n408.in[0] (.names)                                              1.014    26.291
n408.out[0] (.names)                                             0.261    26.552
n409.in[0] (.names)                                              1.014    27.566
n409.out[0] (.names)                                             0.261    27.827
n410.in[0] (.names)                                              1.014    28.841
n410.out[0] (.names)                                             0.261    29.102
n412.in[0] (.names)                                              1.014    30.116
n412.out[0] (.names)                                             0.261    30.377
n266.in[1] (.names)                                              1.014    31.390
n266.out[0] (.names)                                             0.261    31.651
n1977.in[2] (.names)                                             1.014    32.665
n1977.out[0] (.names)                                            0.261    32.926
n1978.in[0] (.names)                                             1.014    33.940
n1978.out[0] (.names)                                            0.261    34.201
n1973.in[0] (.names)                                             1.014    35.215
n1973.out[0] (.names)                                            0.261    35.476
n1964.in[0] (.names)                                             1.014    36.490
n1964.out[0] (.names)                                            0.261    36.751
n1975.in[0] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1979.in[3] (.names)                                             1.014    39.039
n1979.out[0] (.names)                                            0.261    39.300
n1980.in[0] (.names)                                             1.014    40.314
n1980.out[0] (.names)                                            0.261    40.575
n1981.in[0] (.names)                                             1.014    41.589
n1981.out[0] (.names)                                            0.261    41.850
n1937.in[0] (.names)                                             1.014    42.864
n1937.out[0] (.names)                                            0.261    43.125
n1982.in[0] (.names)                                             1.014    44.139
n1982.out[0] (.names)                                            0.261    44.400
n1986.in[1] (.names)                                             1.014    45.413
n1986.out[0] (.names)                                            0.261    45.674
n1987.in[0] (.names)                                             1.014    46.688
n1987.out[0] (.names)                                            0.261    46.949
n1984.in[0] (.names)                                             1.014    47.963
n1984.out[0] (.names)                                            0.261    48.224
n1985.in[1] (.names)                                             1.014    49.238
n1985.out[0] (.names)                                            0.261    49.499
n1927.in[0] (.names)                                             1.014    50.513
n1927.out[0] (.names)                                            0.261    50.774
n1933.in[0] (.names)                                             1.014    51.787
n1933.out[0] (.names)                                            0.261    52.048
n1934.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1934.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n83.inpad[0] (.input clocked by pclk)
Endpoint  : n8575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n83.inpad[0] (.input)                                            0.000     0.000
n7383.in[0] (.names)                                             1.014     1.014
n7383.out[0] (.names)                                            0.261     1.275
n7381.in[2] (.names)                                             1.014     2.289
n7381.out[0] (.names)                                            0.261     2.550
n7384.in[0] (.names)                                             1.014     3.563
n7384.out[0] (.names)                                            0.261     3.824
n7385.in[0] (.names)                                             1.014     4.838
n7385.out[0] (.names)                                            0.261     5.099
n7356.in[0] (.names)                                             1.014     6.113
n7356.out[0] (.names)                                            0.261     6.374
n7357.in[0] (.names)                                             1.014     7.388
n7357.out[0] (.names)                                            0.261     7.649
n7358.in[1] (.names)                                             1.014     8.663
n7358.out[0] (.names)                                            0.261     8.924
n7359.in[1] (.names)                                             1.014     9.938
n7359.out[0] (.names)                                            0.261    10.199
n7360.in[1] (.names)                                             1.014    11.212
n7360.out[0] (.names)                                            0.261    11.473
n7361.in[0] (.names)                                             1.014    12.487
n7361.out[0] (.names)                                            0.261    12.748
n7362.in[0] (.names)                                             1.014    13.762
n7362.out[0] (.names)                                            0.261    14.023
n7365.in[0] (.names)                                             1.014    15.037
n7365.out[0] (.names)                                            0.261    15.298
n7369.in[0] (.names)                                             1.014    16.312
n7369.out[0] (.names)                                            0.261    16.573
n7370.in[0] (.names)                                             1.014    17.586
n7370.out[0] (.names)                                            0.261    17.847
n7371.in[0] (.names)                                             1.014    18.861
n7371.out[0] (.names)                                            0.261    19.122
n7372.in[0] (.names)                                             1.014    20.136
n7372.out[0] (.names)                                            0.261    20.397
n7373.in[0] (.names)                                             1.014    21.411
n7373.out[0] (.names)                                            0.261    21.672
n7374.in[0] (.names)                                             1.014    22.686
n7374.out[0] (.names)                                            0.261    22.947
n7375.in[0] (.names)                                             1.014    23.961
n7375.out[0] (.names)                                            0.261    24.222
n7376.in[0] (.names)                                             1.014    25.235
n7376.out[0] (.names)                                            0.261    25.496
n7311.in[0] (.names)                                             1.014    26.510
n7311.out[0] (.names)                                            0.261    26.771
n7377.in[0] (.names)                                             1.014    27.785
n7377.out[0] (.names)                                            0.261    28.046
n247.in[0] (.names)                                              1.014    29.060
n247.out[0] (.names)                                             0.261    29.321
n10106.in[0] (.names)                                            1.014    30.335
n10106.out[0] (.names)                                           0.261    30.596
n10110.in[2] (.names)                                            1.014    31.609
n10110.out[0] (.names)                                           0.261    31.870
n10112.in[1] (.names)                                            1.014    32.884
n10112.out[0] (.names)                                           0.261    33.145
n10119.in[1] (.names)                                            1.014    34.159
n10119.out[0] (.names)                                           0.261    34.420
n10116.in[0] (.names)                                            1.014    35.434
n10116.out[0] (.names)                                           0.261    35.695
n10117.in[0] (.names)                                            1.014    36.709
n10117.out[0] (.names)                                           0.261    36.970
n10118.in[0] (.names)                                            1.014    37.984
n10118.out[0] (.names)                                           0.261    38.245
n10120.in[1] (.names)                                            1.014    39.258
n10120.out[0] (.names)                                           0.261    39.519
n10122.in[0] (.names)                                            1.014    40.533
n10122.out[0] (.names)                                           0.261    40.794
n8314.in[2] (.names)                                             1.014    41.808
n8314.out[0] (.names)                                            0.261    42.069
n10123.in[0] (.names)                                            1.014    43.083
n10123.out[0] (.names)                                           0.261    43.344
n10124.in[0] (.names)                                            1.014    44.358
n10124.out[0] (.names)                                           0.261    44.619
n8384.in[1] (.names)                                             1.014    45.632
n8384.out[0] (.names)                                            0.261    45.893
n6821.in[0] (.names)                                             1.014    46.907
n6821.out[0] (.names)                                            0.261    47.168
n10104.in[1] (.names)                                            1.014    48.182
n10104.out[0] (.names)                                           0.261    48.443
n10129.in[0] (.names)                                            1.014    49.457
n10129.out[0] (.names)                                           0.261    49.718
n8574.in[0] (.names)                                             1.014    50.732
n8574.out[0] (.names)                                            0.261    50.993
n8575.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8575.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 11
Startpoint: n83.inpad[0] (.input clocked by pclk)
Endpoint  : n10127.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n83.inpad[0] (.input)                                            0.000     0.000
n7383.in[0] (.names)                                             1.014     1.014
n7383.out[0] (.names)                                            0.261     1.275
n7381.in[2] (.names)                                             1.014     2.289
n7381.out[0] (.names)                                            0.261     2.550
n7384.in[0] (.names)                                             1.014     3.563
n7384.out[0] (.names)                                            0.261     3.824
n7385.in[0] (.names)                                             1.014     4.838
n7385.out[0] (.names)                                            0.261     5.099
n7356.in[0] (.names)                                             1.014     6.113
n7356.out[0] (.names)                                            0.261     6.374
n7357.in[0] (.names)                                             1.014     7.388
n7357.out[0] (.names)                                            0.261     7.649
n7358.in[1] (.names)                                             1.014     8.663
n7358.out[0] (.names)                                            0.261     8.924
n7359.in[1] (.names)                                             1.014     9.938
n7359.out[0] (.names)                                            0.261    10.199
n7360.in[1] (.names)                                             1.014    11.212
n7360.out[0] (.names)                                            0.261    11.473
n7361.in[0] (.names)                                             1.014    12.487
n7361.out[0] (.names)                                            0.261    12.748
n7362.in[0] (.names)                                             1.014    13.762
n7362.out[0] (.names)                                            0.261    14.023
n7365.in[0] (.names)                                             1.014    15.037
n7365.out[0] (.names)                                            0.261    15.298
n7369.in[0] (.names)                                             1.014    16.312
n7369.out[0] (.names)                                            0.261    16.573
n7370.in[0] (.names)                                             1.014    17.586
n7370.out[0] (.names)                                            0.261    17.847
n7371.in[0] (.names)                                             1.014    18.861
n7371.out[0] (.names)                                            0.261    19.122
n7372.in[0] (.names)                                             1.014    20.136
n7372.out[0] (.names)                                            0.261    20.397
n7373.in[0] (.names)                                             1.014    21.411
n7373.out[0] (.names)                                            0.261    21.672
n7374.in[0] (.names)                                             1.014    22.686
n7374.out[0] (.names)                                            0.261    22.947
n7375.in[0] (.names)                                             1.014    23.961
n7375.out[0] (.names)                                            0.261    24.222
n7376.in[0] (.names)                                             1.014    25.235
n7376.out[0] (.names)                                            0.261    25.496
n7311.in[0] (.names)                                             1.014    26.510
n7311.out[0] (.names)                                            0.261    26.771
n7377.in[0] (.names)                                             1.014    27.785
n7377.out[0] (.names)                                            0.261    28.046
n247.in[0] (.names)                                              1.014    29.060
n247.out[0] (.names)                                             0.261    29.321
n10106.in[0] (.names)                                            1.014    30.335
n10106.out[0] (.names)                                           0.261    30.596
n10110.in[2] (.names)                                            1.014    31.609
n10110.out[0] (.names)                                           0.261    31.870
n10112.in[1] (.names)                                            1.014    32.884
n10112.out[0] (.names)                                           0.261    33.145
n10119.in[1] (.names)                                            1.014    34.159
n10119.out[0] (.names)                                           0.261    34.420
n10116.in[0] (.names)                                            1.014    35.434
n10116.out[0] (.names)                                           0.261    35.695
n10117.in[0] (.names)                                            1.014    36.709
n10117.out[0] (.names)                                           0.261    36.970
n10118.in[0] (.names)                                            1.014    37.984
n10118.out[0] (.names)                                           0.261    38.245
n10120.in[1] (.names)                                            1.014    39.258
n10120.out[0] (.names)                                           0.261    39.519
n10122.in[0] (.names)                                            1.014    40.533
n10122.out[0] (.names)                                           0.261    40.794
n8314.in[2] (.names)                                             1.014    41.808
n8314.out[0] (.names)                                            0.261    42.069
n10123.in[0] (.names)                                            1.014    43.083
n10123.out[0] (.names)                                           0.261    43.344
n10124.in[0] (.names)                                            1.014    44.358
n10124.out[0] (.names)                                           0.261    44.619
n8384.in[1] (.names)                                             1.014    45.632
n8384.out[0] (.names)                                            0.261    45.893
n6821.in[0] (.names)                                             1.014    46.907
n6821.out[0] (.names)                                            0.261    47.168
n10104.in[1] (.names)                                            1.014    48.182
n10104.out[0] (.names)                                           0.261    48.443
n10129.in[0] (.names)                                            1.014    49.457
n10129.out[0] (.names)                                           0.261    49.718
n8574.in[0] (.names)                                             1.014    50.732
n8574.out[0] (.names)                                            0.261    50.993
n10127.D[0] (.latch)                                             1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10127.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 12
Startpoint: n278.Q[0] (.latch clocked by pclk)
Endpoint  : n4813.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n278.clk[0] (.latch)                                             1.014     1.014
n278.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4783.in[0] (.names)                                             1.014     2.070
n4783.out[0] (.names)                                            0.261     2.331
n4697.in[1] (.names)                                             1.014     3.344
n4697.out[0] (.names)                                            0.261     3.605
n4769.in[0] (.names)                                             1.014     4.619
n4769.out[0] (.names)                                            0.261     4.880
n4771.in[0] (.names)                                             1.014     5.894
n4771.out[0] (.names)                                            0.261     6.155
n4754.in[0] (.names)                                             1.014     7.169
n4754.out[0] (.names)                                            0.261     7.430
n4661.in[0] (.names)                                             1.014     8.444
n4661.out[0] (.names)                                            0.261     8.705
n4765.in[0] (.names)                                             1.014     9.719
n4765.out[0] (.names)                                            0.261     9.980
n4766.in[0] (.names)                                             1.014    10.993
n4766.out[0] (.names)                                            0.261    11.254
n4756.in[0] (.names)                                             1.014    12.268
n4756.out[0] (.names)                                            0.261    12.529
n4757.in[2] (.names)                                             1.014    13.543
n4757.out[0] (.names)                                            0.261    13.804
n4787.in[3] (.names)                                             1.014    14.818
n4787.out[0] (.names)                                            0.261    15.079
n4788.in[1] (.names)                                             1.014    16.093
n4788.out[0] (.names)                                            0.261    16.354
n4728.in[1] (.names)                                             1.014    17.367
n4728.out[0] (.names)                                            0.261    17.628
n5249.in[2] (.names)                                             1.014    18.642
n5249.out[0] (.names)                                            0.261    18.903
n5250.in[2] (.names)                                             1.014    19.917
n5250.out[0] (.names)                                            0.261    20.178
n5251.in[2] (.names)                                             1.014    21.192
n5251.out[0] (.names)                                            0.261    21.453
n5378.in[0] (.names)                                             1.014    22.467
n5378.out[0] (.names)                                            0.261    22.728
n5389.in[1] (.names)                                             1.014    23.742
n5389.out[0] (.names)                                            0.261    24.003
n5390.in[0] (.names)                                             1.014    25.016
n5390.out[0] (.names)                                            0.261    25.277
n5391.in[0] (.names)                                             1.014    26.291
n5391.out[0] (.names)                                            0.261    26.552
n5396.in[0] (.names)                                             1.014    27.566
n5396.out[0] (.names)                                            0.261    27.827
n5383.in[0] (.names)                                             1.014    28.841
n5383.out[0] (.names)                                            0.261    29.102
n5384.in[1] (.names)                                             1.014    30.116
n5384.out[0] (.names)                                            0.261    30.377
n5385.in[0] (.names)                                             1.014    31.390
n5385.out[0] (.names)                                            0.261    31.651
n5397.in[0] (.names)                                             1.014    32.665
n5397.out[0] (.names)                                            0.261    32.926
n5377.in[0] (.names)                                             1.014    33.940
n5377.out[0] (.names)                                            0.261    34.201
n5347.in[0] (.names)                                             1.014    35.215
n5347.out[0] (.names)                                            0.261    35.476
n5348.in[0] (.names)                                             1.014    36.490
n5348.out[0] (.names)                                            0.261    36.751
n5350.in[1] (.names)                                             1.014    37.765
n5350.out[0] (.names)                                            0.261    38.026
n5351.in[1] (.names)                                             1.014    39.039
n5351.out[0] (.names)                                            0.261    39.300
n5338.in[0] (.names)                                             1.014    40.314
n5338.out[0] (.names)                                            0.261    40.575
n5356.in[0] (.names)                                             1.014    41.589
n5356.out[0] (.names)                                            0.261    41.850
n5358.in[0] (.names)                                             1.014    42.864
n5358.out[0] (.names)                                            0.261    43.125
n5354.in[2] (.names)                                             1.014    44.139
n5354.out[0] (.names)                                            0.261    44.400
n4566.in[0] (.names)                                             1.014    45.413
n4566.out[0] (.names)                                            0.261    45.674
n5411.in[2] (.names)                                             1.014    46.688
n5411.out[0] (.names)                                            0.261    46.949
n5414.in[1] (.names)                                             1.014    47.963
n5414.out[0] (.names)                                            0.261    48.224
n5415.in[0] (.names)                                             1.014    49.238
n5415.out[0] (.names)                                            0.261    49.499
n4812.in[0] (.names)                                             1.014    50.513
n4812.out[0] (.names)                                            0.261    50.774
n4813.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4813.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n542.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1492.in[1] (.names)                                             1.014    44.139
n1492.out[0] (.names)                                            0.261    44.400
n1495.in[2] (.names)                                             1.014    45.413
n1495.out[0] (.names)                                            0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1503.in[0] (.names)                                             1.014    47.963
n1503.out[0] (.names)                                            0.261    48.224
n1504.in[0] (.names)                                             1.014    49.238
n1504.out[0] (.names)                                            0.261    49.499
n1070.in[0] (.names)                                             1.014    50.513
n1070.out[0] (.names)                                            0.261    50.774
n542.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n542.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n223.Q[0] (.latch clocked by pclk)
Endpoint  : n4163.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
n223.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4353.in[0] (.names)                                             1.014     2.070
n4353.out[0] (.names)                                            0.261     2.331
n4387.in[1] (.names)                                             1.014     3.344
n4387.out[0] (.names)                                            0.261     3.605
n4388.in[0] (.names)                                             1.014     4.619
n4388.out[0] (.names)                                            0.261     4.880
n4383.in[1] (.names)                                             1.014     5.894
n4383.out[0] (.names)                                            0.261     6.155
n4386.in[0] (.names)                                             1.014     7.169
n4386.out[0] (.names)                                            0.261     7.430
n3987.in[1] (.names)                                             1.014     8.444
n3987.out[0] (.names)                                            0.261     8.705
n4411.in[1] (.names)                                             1.014     9.719
n4411.out[0] (.names)                                            0.261     9.980
n4413.in[2] (.names)                                             1.014    10.993
n4413.out[0] (.names)                                            0.261    11.254
n4414.in[0] (.names)                                             1.014    12.268
n4414.out[0] (.names)                                            0.261    12.529
n4404.in[0] (.names)                                             1.014    13.543
n4404.out[0] (.names)                                            0.261    13.804
n4415.in[0] (.names)                                             1.014    14.818
n4415.out[0] (.names)                                            0.261    15.079
n4417.in[0] (.names)                                             1.014    16.093
n4417.out[0] (.names)                                            0.261    16.354
n4352.in[0] (.names)                                             1.014    17.367
n4352.out[0] (.names)                                            0.261    17.628
n4202.in[0] (.names)                                             1.014    18.642
n4202.out[0] (.names)                                            0.261    18.903
n4203.in[0] (.names)                                             1.014    19.917
n4203.out[0] (.names)                                            0.261    20.178
n4206.in[1] (.names)                                             1.014    21.192
n4206.out[0] (.names)                                            0.261    21.453
n4207.in[1] (.names)                                             1.014    22.467
n4207.out[0] (.names)                                            0.261    22.728
n4211.in[1] (.names)                                             1.014    23.742
n4211.out[0] (.names)                                            0.261    24.003
n4219.in[0] (.names)                                             1.014    25.016
n4219.out[0] (.names)                                            0.261    25.277
n4192.in[1] (.names)                                             1.014    26.291
n4192.out[0] (.names)                                            0.261    26.552
n4278.in[0] (.names)                                             1.014    27.566
n4278.out[0] (.names)                                            0.261    27.827
n4281.in[3] (.names)                                             1.014    28.841
n4281.out[0] (.names)                                            0.261    29.102
n4279.in[0] (.names)                                             1.014    30.116
n4279.out[0] (.names)                                            0.261    30.377
n4228.in[0] (.names)                                             1.014    31.390
n4228.out[0] (.names)                                            0.261    31.651
n4282.in[3] (.names)                                             1.014    32.665
n4282.out[0] (.names)                                            0.261    32.926
n4283.in[0] (.names)                                             1.014    33.940
n4283.out[0] (.names)                                            0.261    34.201
n4284.in[0] (.names)                                             1.014    35.215
n4284.out[0] (.names)                                            0.261    35.476
n4285.in[1] (.names)                                             1.014    36.490
n4285.out[0] (.names)                                            0.261    36.751
n4012.in[2] (.names)                                             1.014    37.765
n4012.out[0] (.names)                                            0.261    38.026
n4013.in[2] (.names)                                             1.014    39.039
n4013.out[0] (.names)                                            0.261    39.300
n4014.in[0] (.names)                                             1.014    40.314
n4014.out[0] (.names)                                            0.261    40.575
n4015.in[0] (.names)                                             1.014    41.589
n4015.out[0] (.names)                                            0.261    41.850
n4029.in[2] (.names)                                             1.014    42.864
n4029.out[0] (.names)                                            0.261    43.125
n3221.in[1] (.names)                                             1.014    44.139
n3221.out[0] (.names)                                            0.261    44.400
n4030.in[0] (.names)                                             1.014    45.413
n4030.out[0] (.names)                                            0.261    45.674
n4031.in[0] (.names)                                             1.014    46.688
n4031.out[0] (.names)                                            0.261    46.949
n4032.in[1] (.names)                                             1.014    47.963
n4032.out[0] (.names)                                            0.261    48.224
n4033.in[1] (.names)                                             1.014    49.238
n4033.out[0] (.names)                                            0.261    49.499
n4034.in[1] (.names)                                             1.014    50.513
n4034.out[0] (.names)                                            0.261    50.774
n4163.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4163.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n3684.Q[0] (.latch clocked by pclk)
Endpoint  : n4369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3684.clk[0] (.latch)                                            1.014     1.014
n3684.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3809.in[0] (.names)                                             1.014     2.070
n3809.out[0] (.names)                                            0.261     2.331
n3810.in[0] (.names)                                             1.014     3.344
n3810.out[0] (.names)                                            0.261     3.605
n3807.in[2] (.names)                                             1.014     4.619
n3807.out[0] (.names)                                            0.261     4.880
n3808.in[0] (.names)                                             1.014     5.894
n3808.out[0] (.names)                                            0.261     6.155
n3812.in[1] (.names)                                             1.014     7.169
n3812.out[0] (.names)                                            0.261     7.430
n3813.in[0] (.names)                                             1.014     8.444
n3813.out[0] (.names)                                            0.261     8.705
n3816.in[1] (.names)                                             1.014     9.719
n3816.out[0] (.names)                                            0.261     9.980
n3818.in[0] (.names)                                             1.014    10.993
n3818.out[0] (.names)                                            0.261    11.254
n3824.in[0] (.names)                                             1.014    12.268
n3824.out[0] (.names)                                            0.261    12.529
n3825.in[0] (.names)                                             1.014    13.543
n3825.out[0] (.names)                                            0.261    13.804
n3826.in[0] (.names)                                             1.014    14.818
n3826.out[0] (.names)                                            0.261    15.079
n3827.in[1] (.names)                                             1.014    16.093
n3827.out[0] (.names)                                            0.261    16.354
n3828.in[0] (.names)                                             1.014    17.367
n3828.out[0] (.names)                                            0.261    17.628
n3859.in[0] (.names)                                             1.014    18.642
n3859.out[0] (.names)                                            0.261    18.903
n3844.in[1] (.names)                                             1.014    19.917
n3844.out[0] (.names)                                            0.261    20.178
n3917.in[1] (.names)                                             1.014    21.192
n3917.out[0] (.names)                                            0.261    21.453
n3920.in[1] (.names)                                             1.014    22.467
n3920.out[0] (.names)                                            0.261    22.728
n3262.in[2] (.names)                                             1.014    23.742
n3262.out[0] (.names)                                            0.261    24.003
n3926.in[0] (.names)                                             1.014    25.016
n3926.out[0] (.names)                                            0.261    25.277
n3927.in[0] (.names)                                             1.014    26.291
n3927.out[0] (.names)                                            0.261    26.552
n3699.in[1] (.names)                                             1.014    27.566
n3699.out[0] (.names)                                            0.261    27.827
n4354.in[0] (.names)                                             1.014    28.841
n4354.out[0] (.names)                                            0.261    29.102
n4356.in[1] (.names)                                             1.014    30.116
n4356.out[0] (.names)                                            0.261    30.377
n4359.in[0] (.names)                                             1.014    31.390
n4359.out[0] (.names)                                            0.261    31.651
n4373.in[0] (.names)                                             1.014    32.665
n4373.out[0] (.names)                                            0.261    32.926
n4371.in[0] (.names)                                             1.014    33.940
n4371.out[0] (.names)                                            0.261    34.201
n4372.in[0] (.names)                                             1.014    35.215
n4372.out[0] (.names)                                            0.261    35.476
n4362.in[1] (.names)                                             1.014    36.490
n4362.out[0] (.names)                                            0.261    36.751
n4365.in[1] (.names)                                             1.014    37.765
n4365.out[0] (.names)                                            0.261    38.026
n4377.in[3] (.names)                                             1.014    39.039
n4377.out[0] (.names)                                            0.261    39.300
n4375.in[3] (.names)                                             1.014    40.314
n4375.out[0] (.names)                                            0.261    40.575
n4374.in[0] (.names)                                             1.014    41.589
n4374.out[0] (.names)                                            0.261    41.850
n4357.in[0] (.names)                                             1.014    42.864
n4357.out[0] (.names)                                            0.261    43.125
n4378.in[0] (.names)                                             1.014    44.139
n4378.out[0] (.names)                                            0.261    44.400
n4379.in[0] (.names)                                             1.014    45.413
n4379.out[0] (.names)                                            0.261    45.674
n4380.in[1] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4381.in[1] (.names)                                             1.014    47.963
n4381.out[0] (.names)                                            0.261    48.224
n4382.in[0] (.names)                                             1.014    49.238
n4382.out[0] (.names)                                            0.261    49.499
n3224.in[1] (.names)                                             1.014    50.513
n3224.out[0] (.names)                                            0.261    50.774
n4369.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4369.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n3684.Q[0] (.latch clocked by pclk)
Endpoint  : n226.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3684.clk[0] (.latch)                                            1.014     1.014
n3684.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3809.in[0] (.names)                                             1.014     2.070
n3809.out[0] (.names)                                            0.261     2.331
n3810.in[0] (.names)                                             1.014     3.344
n3810.out[0] (.names)                                            0.261     3.605
n3807.in[2] (.names)                                             1.014     4.619
n3807.out[0] (.names)                                            0.261     4.880
n3808.in[0] (.names)                                             1.014     5.894
n3808.out[0] (.names)                                            0.261     6.155
n3812.in[1] (.names)                                             1.014     7.169
n3812.out[0] (.names)                                            0.261     7.430
n3813.in[0] (.names)                                             1.014     8.444
n3813.out[0] (.names)                                            0.261     8.705
n3816.in[1] (.names)                                             1.014     9.719
n3816.out[0] (.names)                                            0.261     9.980
n3818.in[0] (.names)                                             1.014    10.993
n3818.out[0] (.names)                                            0.261    11.254
n3824.in[0] (.names)                                             1.014    12.268
n3824.out[0] (.names)                                            0.261    12.529
n3825.in[0] (.names)                                             1.014    13.543
n3825.out[0] (.names)                                            0.261    13.804
n3826.in[0] (.names)                                             1.014    14.818
n3826.out[0] (.names)                                            0.261    15.079
n3827.in[1] (.names)                                             1.014    16.093
n3827.out[0] (.names)                                            0.261    16.354
n3828.in[0] (.names)                                             1.014    17.367
n3828.out[0] (.names)                                            0.261    17.628
n3859.in[0] (.names)                                             1.014    18.642
n3859.out[0] (.names)                                            0.261    18.903
n3844.in[1] (.names)                                             1.014    19.917
n3844.out[0] (.names)                                            0.261    20.178
n3917.in[1] (.names)                                             1.014    21.192
n3917.out[0] (.names)                                            0.261    21.453
n3920.in[1] (.names)                                             1.014    22.467
n3920.out[0] (.names)                                            0.261    22.728
n3262.in[2] (.names)                                             1.014    23.742
n3262.out[0] (.names)                                            0.261    24.003
n3926.in[0] (.names)                                             1.014    25.016
n3926.out[0] (.names)                                            0.261    25.277
n3927.in[0] (.names)                                             1.014    26.291
n3927.out[0] (.names)                                            0.261    26.552
n3699.in[1] (.names)                                             1.014    27.566
n3699.out[0] (.names)                                            0.261    27.827
n4354.in[0] (.names)                                             1.014    28.841
n4354.out[0] (.names)                                            0.261    29.102
n4356.in[1] (.names)                                             1.014    30.116
n4356.out[0] (.names)                                            0.261    30.377
n4359.in[0] (.names)                                             1.014    31.390
n4359.out[0] (.names)                                            0.261    31.651
n4373.in[0] (.names)                                             1.014    32.665
n4373.out[0] (.names)                                            0.261    32.926
n4371.in[0] (.names)                                             1.014    33.940
n4371.out[0] (.names)                                            0.261    34.201
n4372.in[0] (.names)                                             1.014    35.215
n4372.out[0] (.names)                                            0.261    35.476
n4362.in[1] (.names)                                             1.014    36.490
n4362.out[0] (.names)                                            0.261    36.751
n4365.in[1] (.names)                                             1.014    37.765
n4365.out[0] (.names)                                            0.261    38.026
n4377.in[3] (.names)                                             1.014    39.039
n4377.out[0] (.names)                                            0.261    39.300
n4375.in[3] (.names)                                             1.014    40.314
n4375.out[0] (.names)                                            0.261    40.575
n4374.in[0] (.names)                                             1.014    41.589
n4374.out[0] (.names)                                            0.261    41.850
n4357.in[0] (.names)                                             1.014    42.864
n4357.out[0] (.names)                                            0.261    43.125
n4378.in[0] (.names)                                             1.014    44.139
n4378.out[0] (.names)                                            0.261    44.400
n4379.in[0] (.names)                                             1.014    45.413
n4379.out[0] (.names)                                            0.261    45.674
n4380.in[1] (.names)                                             1.014    46.688
n4380.out[0] (.names)                                            0.261    46.949
n4381.in[1] (.names)                                             1.014    47.963
n4381.out[0] (.names)                                            0.261    48.224
n4382.in[0] (.names)                                             1.014    49.238
n4382.out[0] (.names)                                            0.261    49.499
n3224.in[1] (.names)                                             1.014    50.513
n3224.out[0] (.names)                                            0.261    50.774
n226.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n226.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n3247.Q[0] (.latch clocked by pclk)
Endpoint  : n3682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3247.clk[0] (.latch)                                            1.014     1.014
n3247.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3727.in[0] (.names)                                             1.014     2.070
n3727.out[0] (.names)                                            0.261     2.331
n3728.in[0] (.names)                                             1.014     3.344
n3728.out[0] (.names)                                            0.261     3.605
n3729.in[0] (.names)                                             1.014     4.619
n3729.out[0] (.names)                                            0.261     4.880
n3730.in[0] (.names)                                             1.014     5.894
n3730.out[0] (.names)                                            0.261     6.155
n3734.in[0] (.names)                                             1.014     7.169
n3734.out[0] (.names)                                            0.261     7.430
n3737.in[1] (.names)                                             1.014     8.444
n3737.out[0] (.names)                                            0.261     8.705
n3739.in[0] (.names)                                             1.014     9.719
n3739.out[0] (.names)                                            0.261     9.980
n3740.in[1] (.names)                                             1.014    10.993
n3740.out[0] (.names)                                            0.261    11.254
n3736.in[1] (.names)                                             1.014    12.268
n3736.out[0] (.names)                                            0.261    12.529
n3311.in[1] (.names)                                             1.014    13.543
n3311.out[0] (.names)                                            0.261    13.804
n3741.in[0] (.names)                                             1.014    14.818
n3741.out[0] (.names)                                            0.261    15.079
n3742.in[0] (.names)                                             1.014    16.093
n3742.out[0] (.names)                                            0.261    16.354
n3743.in[0] (.names)                                             1.014    17.367
n3743.out[0] (.names)                                            0.261    17.628
n3744.in[1] (.names)                                             1.014    18.642
n3744.out[0] (.names)                                            0.261    18.903
n3746.in[2] (.names)                                             1.014    19.917
n3746.out[0] (.names)                                            0.261    20.178
n3747.in[1] (.names)                                             1.014    21.192
n3747.out[0] (.names)                                            0.261    21.453
n3651.in[0] (.names)                                             1.014    22.467
n3651.out[0] (.names)                                            0.261    22.728
n3652.in[2] (.names)                                             1.014    23.742
n3652.out[0] (.names)                                            0.261    24.003
n3654.in[2] (.names)                                             1.014    25.016
n3654.out[0] (.names)                                            0.261    25.277
n3656.in[2] (.names)                                             1.014    26.291
n3656.out[0] (.names)                                            0.261    26.552
n3657.in[0] (.names)                                             1.014    27.566
n3657.out[0] (.names)                                            0.261    27.827
n3658.in[0] (.names)                                             1.014    28.841
n3658.out[0] (.names)                                            0.261    29.102
n3674.in[1] (.names)                                             1.014    30.116
n3674.out[0] (.names)                                            0.261    30.377
n3662.in[0] (.names)                                             1.014    31.390
n3662.out[0] (.names)                                            0.261    31.651
n3660.in[1] (.names)                                             1.014    32.665
n3660.out[0] (.names)                                            0.261    32.926
n3661.in[0] (.names)                                             1.014    33.940
n3661.out[0] (.names)                                            0.261    34.201
n3663.in[1] (.names)                                             1.014    35.215
n3663.out[0] (.names)                                            0.261    35.476
n3664.in[0] (.names)                                             1.014    36.490
n3664.out[0] (.names)                                            0.261    36.751
n3665.in[0] (.names)                                             1.014    37.765
n3665.out[0] (.names)                                            0.261    38.026
n3669.in[1] (.names)                                             1.014    39.039
n3669.out[0] (.names)                                            0.261    39.300
n3670.in[0] (.names)                                             1.014    40.314
n3670.out[0] (.names)                                            0.261    40.575
n3672.in[0] (.names)                                             1.014    41.589
n3672.out[0] (.names)                                            0.261    41.850
n2635.in[0] (.names)                                             1.014    42.864
n2635.out[0] (.names)                                            0.261    43.125
n3673.in[0] (.names)                                             1.014    44.139
n3673.out[0] (.names)                                            0.261    44.400
n3676.in[0] (.names)                                             1.014    45.413
n3676.out[0] (.names)                                            0.261    45.674
n3679.in[3] (.names)                                             1.014    46.688
n3679.out[0] (.names)                                            0.261    46.949
n3680.in[3] (.names)                                             1.014    47.963
n3680.out[0] (.names)                                            0.261    48.224
n3677.in[1] (.names)                                             1.014    49.238
n3677.out[0] (.names)                                            0.261    49.499
n3681.in[1] (.names)                                             1.014    50.513
n3681.out[0] (.names)                                            0.261    50.774
n3682.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3682.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n3247.Q[0] (.latch clocked by pclk)
Endpoint  : n3295.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3247.clk[0] (.latch)                                            1.014     1.014
n3247.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3727.in[0] (.names)                                             1.014     2.070
n3727.out[0] (.names)                                            0.261     2.331
n3728.in[0] (.names)                                             1.014     3.344
n3728.out[0] (.names)                                            0.261     3.605
n3729.in[0] (.names)                                             1.014     4.619
n3729.out[0] (.names)                                            0.261     4.880
n3730.in[0] (.names)                                             1.014     5.894
n3730.out[0] (.names)                                            0.261     6.155
n3734.in[0] (.names)                                             1.014     7.169
n3734.out[0] (.names)                                            0.261     7.430
n3737.in[1] (.names)                                             1.014     8.444
n3737.out[0] (.names)                                            0.261     8.705
n3739.in[0] (.names)                                             1.014     9.719
n3739.out[0] (.names)                                            0.261     9.980
n3740.in[1] (.names)                                             1.014    10.993
n3740.out[0] (.names)                                            0.261    11.254
n3736.in[1] (.names)                                             1.014    12.268
n3736.out[0] (.names)                                            0.261    12.529
n3311.in[1] (.names)                                             1.014    13.543
n3311.out[0] (.names)                                            0.261    13.804
n3741.in[0] (.names)                                             1.014    14.818
n3741.out[0] (.names)                                            0.261    15.079
n3742.in[0] (.names)                                             1.014    16.093
n3742.out[0] (.names)                                            0.261    16.354
n3743.in[0] (.names)                                             1.014    17.367
n3743.out[0] (.names)                                            0.261    17.628
n3744.in[1] (.names)                                             1.014    18.642
n3744.out[0] (.names)                                            0.261    18.903
n3746.in[2] (.names)                                             1.014    19.917
n3746.out[0] (.names)                                            0.261    20.178
n3747.in[1] (.names)                                             1.014    21.192
n3747.out[0] (.names)                                            0.261    21.453
n3651.in[0] (.names)                                             1.014    22.467
n3651.out[0] (.names)                                            0.261    22.728
n3652.in[2] (.names)                                             1.014    23.742
n3652.out[0] (.names)                                            0.261    24.003
n3654.in[2] (.names)                                             1.014    25.016
n3654.out[0] (.names)                                            0.261    25.277
n3656.in[2] (.names)                                             1.014    26.291
n3656.out[0] (.names)                                            0.261    26.552
n3657.in[0] (.names)                                             1.014    27.566
n3657.out[0] (.names)                                            0.261    27.827
n3658.in[0] (.names)                                             1.014    28.841
n3658.out[0] (.names)                                            0.261    29.102
n3674.in[1] (.names)                                             1.014    30.116
n3674.out[0] (.names)                                            0.261    30.377
n3662.in[0] (.names)                                             1.014    31.390
n3662.out[0] (.names)                                            0.261    31.651
n3660.in[1] (.names)                                             1.014    32.665
n3660.out[0] (.names)                                            0.261    32.926
n3661.in[0] (.names)                                             1.014    33.940
n3661.out[0] (.names)                                            0.261    34.201
n3663.in[1] (.names)                                             1.014    35.215
n3663.out[0] (.names)                                            0.261    35.476
n3664.in[0] (.names)                                             1.014    36.490
n3664.out[0] (.names)                                            0.261    36.751
n3665.in[0] (.names)                                             1.014    37.765
n3665.out[0] (.names)                                            0.261    38.026
n3669.in[1] (.names)                                             1.014    39.039
n3669.out[0] (.names)                                            0.261    39.300
n3670.in[0] (.names)                                             1.014    40.314
n3670.out[0] (.names)                                            0.261    40.575
n3672.in[0] (.names)                                             1.014    41.589
n3672.out[0] (.names)                                            0.261    41.850
n2635.in[0] (.names)                                             1.014    42.864
n2635.out[0] (.names)                                            0.261    43.125
n3673.in[0] (.names)                                             1.014    44.139
n3673.out[0] (.names)                                            0.261    44.400
n3676.in[0] (.names)                                             1.014    45.413
n3676.out[0] (.names)                                            0.261    45.674
n3679.in[3] (.names)                                             1.014    46.688
n3679.out[0] (.names)                                            0.261    46.949
n3680.in[3] (.names)                                             1.014    47.963
n3680.out[0] (.names)                                            0.261    48.224
n3677.in[1] (.names)                                             1.014    49.238
n3677.out[0] (.names)                                            0.261    49.499
n3294.in[1] (.names)                                             1.014    50.513
n3294.out[0] (.names)                                            0.261    50.774
n3295.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3295.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n269.Q[0] (.latch clocked by pclk)
Endpoint  : n2658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n269.clk[0] (.latch)                                             1.014     1.014
n269.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4050.in[0] (.names)                                             1.014     2.070
n4050.out[0] (.names)                                            0.261     2.331
n4107.in[2] (.names)                                             1.014     3.344
n4107.out[0] (.names)                                            0.261     3.605
n4108.in[1] (.names)                                             1.014     4.619
n4108.out[0] (.names)                                            0.261     4.880
n4112.in[1] (.names)                                             1.014     5.894
n4112.out[0] (.names)                                            0.261     6.155
n4060.in[2] (.names)                                             1.014     7.169
n4060.out[0] (.names)                                            0.261     7.430
n4046.in[1] (.names)                                             1.014     8.444
n4046.out[0] (.names)                                            0.261     8.705
n4035.in[0] (.names)                                             1.014     9.719
n4035.out[0] (.names)                                            0.261     9.980
n4089.in[0] (.names)                                             1.014    10.993
n4089.out[0] (.names)                                            0.261    11.254
n4053.in[1] (.names)                                             1.014    12.268
n4053.out[0] (.names)                                            0.261    12.529
n4093.in[0] (.names)                                             1.014    13.543
n4093.out[0] (.names)                                            0.261    13.804
n4094.in[0] (.names)                                             1.014    14.818
n4094.out[0] (.names)                                            0.261    15.079
n4095.in[0] (.names)                                             1.014    16.093
n4095.out[0] (.names)                                            0.261    16.354
n4051.in[0] (.names)                                             1.014    17.367
n4051.out[0] (.names)                                            0.261    17.628
n4054.in[0] (.names)                                             1.014    18.642
n4054.out[0] (.names)                                            0.261    18.903
n4055.in[0] (.names)                                             1.014    19.917
n4055.out[0] (.names)                                            0.261    20.178
n4056.in[3] (.names)                                             1.014    21.192
n4056.out[0] (.names)                                            0.261    21.453
n4057.in[0] (.names)                                             1.014    22.467
n4057.out[0] (.names)                                            0.261    22.728
n4058.in[0] (.names)                                             1.014    23.742
n4058.out[0] (.names)                                            0.261    24.003
n4066.in[1] (.names)                                             1.014    25.016
n4066.out[0] (.names)                                            0.261    25.277
n4069.in[0] (.names)                                             1.014    26.291
n4069.out[0] (.names)                                            0.261    26.552
n4072.in[0] (.names)                                             1.014    27.566
n4072.out[0] (.names)                                            0.261    27.827
n4073.in[3] (.names)                                             1.014    28.841
n4073.out[0] (.names)                                            0.261    29.102
n4074.in[1] (.names)                                             1.014    30.116
n4074.out[0] (.names)                                            0.261    30.377
n4075.in[0] (.names)                                             1.014    31.390
n4075.out[0] (.names)                                            0.261    31.651
n4076.in[0] (.names)                                             1.014    32.665
n4076.out[0] (.names)                                            0.261    32.926
n4078.in[2] (.names)                                             1.014    33.940
n4078.out[0] (.names)                                            0.261    34.201
n4080.in[1] (.names)                                             1.014    35.215
n4080.out[0] (.names)                                            0.261    35.476
n4082.in[0] (.names)                                             1.014    36.490
n4082.out[0] (.names)                                            0.261    36.751
n4083.in[0] (.names)                                             1.014    37.765
n4083.out[0] (.names)                                            0.261    38.026
n4084.in[0] (.names)                                             1.014    39.039
n4084.out[0] (.names)                                            0.261    39.300
n4085.in[1] (.names)                                             1.014    40.314
n4085.out[0] (.names)                                            0.261    40.575
n4423.in[2] (.names)                                             1.014    41.589
n4423.out[0] (.names)                                            0.261    41.850
n4424.in[1] (.names)                                             1.014    42.864
n4424.out[0] (.names)                                            0.261    43.125
n4425.in[0] (.names)                                             1.014    44.139
n4425.out[0] (.names)                                            0.261    44.400
n4426.in[0] (.names)                                             1.014    45.413
n4426.out[0] (.names)                                            0.261    45.674
n4427.in[1] (.names)                                             1.014    46.688
n4427.out[0] (.names)                                            0.261    46.949
n4428.in[1] (.names)                                             1.014    47.963
n4428.out[0] (.names)                                            0.261    48.224
n2650.in[0] (.names)                                             1.014    49.238
n2650.out[0] (.names)                                            0.261    49.499
n3228.in[0] (.names)                                             1.014    50.513
n3228.out[0] (.names)                                            0.261    50.774
n2658.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n341.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1492.in[1] (.names)                                             1.014    44.139
n1492.out[0] (.names)                                            0.261    44.400
n1495.in[2] (.names)                                             1.014    45.413
n1495.out[0] (.names)                                            0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1499.in[0] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n881.in[0] (.names)                                              1.014    49.238
n881.out[0] (.names)                                             0.261    49.499
n340.in[0] (.names)                                              1.014    50.513
n340.out[0] (.names)                                             0.261    50.774
n341.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n341.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n1502.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1492.in[1] (.names)                                             1.014    44.139
n1492.out[0] (.names)                                            0.261    44.400
n1495.in[2] (.names)                                             1.014    45.413
n1495.out[0] (.names)                                            0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1503.in[0] (.names)                                             1.014    47.963
n1503.out[0] (.names)                                            0.261    48.224
n1504.in[0] (.names)                                             1.014    49.238
n1504.out[0] (.names)                                            0.261    49.499
n1070.in[0] (.names)                                             1.014    50.513
n1070.out[0] (.names)                                            0.261    50.774
n1502.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1502.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n1331.Q[0] (.latch clocked by pclk)
Endpoint  : n1853.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1331.clk[0] (.latch)                                            1.014     1.014
n1331.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1336.in[0] (.names)                                             1.014     2.070
n1336.out[0] (.names)                                            0.261     2.331
n1337.in[0] (.names)                                             1.014     3.344
n1337.out[0] (.names)                                            0.261     3.605
n1332.in[0] (.names)                                             1.014     4.619
n1332.out[0] (.names)                                            0.261     4.880
n1787.in[0] (.names)                                             1.014     5.894
n1787.out[0] (.names)                                            0.261     6.155
n1754.in[0] (.names)                                             1.014     7.169
n1754.out[0] (.names)                                            0.261     7.430
n1755.in[0] (.names)                                             1.014     8.444
n1755.out[0] (.names)                                            0.261     8.705
n1756.in[0] (.names)                                             1.014     9.719
n1756.out[0] (.names)                                            0.261     9.980
n1757.in[0] (.names)                                             1.014    10.993
n1757.out[0] (.names)                                            0.261    11.254
n1758.in[0] (.names)                                             1.014    12.268
n1758.out[0] (.names)                                            0.261    12.529
n1759.in[0] (.names)                                             1.014    13.543
n1759.out[0] (.names)                                            0.261    13.804
n1760.in[0] (.names)                                             1.014    14.818
n1760.out[0] (.names)                                            0.261    15.079
n1688.in[3] (.names)                                             1.014    16.093
n1688.out[0] (.names)                                            0.261    16.354
n1761.in[0] (.names)                                             1.014    17.367
n1761.out[0] (.names)                                            0.261    17.628
n1762.in[1] (.names)                                             1.014    18.642
n1762.out[0] (.names)                                            0.261    18.903
n1740.in[0] (.names)                                             1.014    19.917
n1740.out[0] (.names)                                            0.261    20.178
n1741.in[1] (.names)                                             1.014    21.192
n1741.out[0] (.names)                                            0.261    21.453
n1748.in[1] (.names)                                             1.014    22.467
n1748.out[0] (.names)                                            0.261    22.728
n1749.in[0] (.names)                                             1.014    23.742
n1749.out[0] (.names)                                            0.261    24.003
n1750.in[0] (.names)                                             1.014    25.016
n1750.out[0] (.names)                                            0.261    25.277
n1637.in[2] (.names)                                             1.014    26.291
n1637.out[0] (.names)                                            0.261    26.552
n1638.in[2] (.names)                                             1.014    27.566
n1638.out[0] (.names)                                            0.261    27.827
n1639.in[0] (.names)                                             1.014    28.841
n1639.out[0] (.names)                                            0.261    29.102
n1642.in[1] (.names)                                             1.014    30.116
n1642.out[0] (.names)                                            0.261    30.377
n1643.in[0] (.names)                                             1.014    31.390
n1643.out[0] (.names)                                            0.261    31.651
n1644.in[0] (.names)                                             1.014    32.665
n1644.out[0] (.names)                                            0.261    32.926
n1645.in[1] (.names)                                             1.014    33.940
n1645.out[0] (.names)                                            0.261    34.201
n1633.in[0] (.names)                                             1.014    35.215
n1633.out[0] (.names)                                            0.261    35.476
n1634.in[2] (.names)                                             1.014    36.490
n1634.out[0] (.names)                                            0.261    36.751
n1652.in[1] (.names)                                             1.014    37.765
n1652.out[0] (.names)                                            0.261    38.026
n1653.in[0] (.names)                                             1.014    39.039
n1653.out[0] (.names)                                            0.261    39.300
n1656.in[0] (.names)                                             1.014    40.314
n1656.out[0] (.names)                                            0.261    40.575
n1657.in[0] (.names)                                             1.014    41.589
n1657.out[0] (.names)                                            0.261    41.850
n1654.in[1] (.names)                                             1.014    42.864
n1654.out[0] (.names)                                            0.261    43.125
n1655.in[0] (.names)                                             1.014    44.139
n1655.out[0] (.names)                                            0.261    44.400
n1658.in[0] (.names)                                             1.014    45.413
n1658.out[0] (.names)                                            0.261    45.674
n1659.in[1] (.names)                                             1.014    46.688
n1659.out[0] (.names)                                            0.261    46.949
n1660.in[1] (.names)                                             1.014    47.963
n1660.out[0] (.names)                                            0.261    48.224
n1077.in[0] (.names)                                             1.014    49.238
n1077.out[0] (.names)                                            0.261    49.499
n1661.in[0] (.names)                                             1.014    50.513
n1661.out[0] (.names)                                            0.261    50.774
n1853.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1853.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n387.Q[0] (.latch clocked by pclk)
Endpoint  : n861.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
n387.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1538.in[0] (.names)                                             1.014     2.070
n1538.out[0] (.names)                                            0.261     2.331
n1539.in[0] (.names)                                             1.014     3.344
n1539.out[0] (.names)                                            0.261     3.605
n1541.in[0] (.names)                                             1.014     4.619
n1541.out[0] (.names)                                            0.261     4.880
n1542.in[0] (.names)                                             1.014     5.894
n1542.out[0] (.names)                                            0.261     6.155
n1543.in[1] (.names)                                             1.014     7.169
n1543.out[0] (.names)                                            0.261     7.430
n1545.in[1] (.names)                                             1.014     8.444
n1545.out[0] (.names)                                            0.261     8.705
n1546.in[0] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1446.in[0] (.names)                                             1.014    10.993
n1446.out[0] (.names)                                            0.261    11.254
n1447.in[3] (.names)                                             1.014    12.268
n1447.out[0] (.names)                                            0.261    12.529
n1454.in[1] (.names)                                             1.014    13.543
n1454.out[0] (.names)                                            0.261    13.804
n1455.in[0] (.names)                                             1.014    14.818
n1455.out[0] (.names)                                            0.261    15.079
n1457.in[1] (.names)                                             1.014    16.093
n1457.out[0] (.names)                                            0.261    16.354
n1458.in[0] (.names)                                             1.014    17.367
n1458.out[0] (.names)                                            0.261    17.628
n1460.in[3] (.names)                                             1.014    18.642
n1460.out[0] (.names)                                            0.261    18.903
n1464.in[0] (.names)                                             1.014    19.917
n1464.out[0] (.names)                                            0.261    20.178
n1461.in[1] (.names)                                             1.014    21.192
n1461.out[0] (.names)                                            0.261    21.453
n1462.in[0] (.names)                                             1.014    22.467
n1462.out[0] (.names)                                            0.261    22.728
n1463.in[3] (.names)                                             1.014    23.742
n1463.out[0] (.names)                                            0.261    24.003
n1466.in[1] (.names)                                             1.014    25.016
n1466.out[0] (.names)                                            0.261    25.277
n1472.in[0] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1474.in[0] (.names)                                             1.014    28.841
n1474.out[0] (.names)                                            0.261    29.102
n971.in[0] (.names)                                              1.014    30.116
n971.out[0] (.names)                                             0.261    30.377
n972.in[2] (.names)                                              1.014    31.390
n972.out[0] (.names)                                             0.261    31.651
n975.in[0] (.names)                                              1.014    32.665
n975.out[0] (.names)                                             0.261    32.926
n977.in[1] (.names)                                              1.014    33.940
n977.out[0] (.names)                                             0.261    34.201
n978.in[0] (.names)                                              1.014    35.215
n978.out[0] (.names)                                             0.261    35.476
n992.in[1] (.names)                                              1.014    36.490
n992.out[0] (.names)                                             0.261    36.751
n980.in[0] (.names)                                              1.014    37.765
n980.out[0] (.names)                                             0.261    38.026
n989.in[0] (.names)                                              1.014    39.039
n989.out[0] (.names)                                             0.261    39.300
n993.in[0] (.names)                                              1.014    40.314
n993.out[0] (.names)                                             0.261    40.575
n994.in[2] (.names)                                              1.014    41.589
n994.out[0] (.names)                                             0.261    41.850
n997.in[2] (.names)                                              1.014    42.864
n997.out[0] (.names)                                             0.261    43.125
n999.in[0] (.names)                                              1.014    44.139
n999.out[0] (.names)                                             0.261    44.400
n884.in[0] (.names)                                              1.014    45.413
n884.out[0] (.names)                                             0.261    45.674
n1000.in[2] (.names)                                             1.014    46.688
n1000.out[0] (.names)                                            0.261    46.949
n1001.in[0] (.names)                                             1.014    47.963
n1001.out[0] (.names)                                            0.261    48.224
n1002.in[2] (.names)                                             1.014    49.238
n1002.out[0] (.names)                                            0.261    49.499
n860.in[1] (.names)                                              1.014    50.513
n860.out[0] (.names)                                             0.261    50.774
n861.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n861.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n377.in[0] (.names)                                              1.014     2.070
n377.out[0] (.names)                                             0.261     2.331
n378.in[0] (.names)                                              1.014     3.344
n378.out[0] (.names)                                             0.261     3.605
n379.in[0] (.names)                                              1.014     4.619
n379.out[0] (.names)                                             0.261     4.880
n388.in[0] (.names)                                              1.014     5.894
n388.out[0] (.names)                                             0.261     6.155
n389.in[0] (.names)                                              1.014     7.169
n389.out[0] (.names)                                             0.261     7.430
n391.in[0] (.names)                                              1.014     8.444
n391.out[0] (.names)                                             0.261     8.705
n393.in[0] (.names)                                              1.014     9.719
n393.out[0] (.names)                                             0.261     9.980
n404.in[0] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n350.in[0] (.names)                                              1.014    12.268
n350.out[0] (.names)                                             0.261    12.529
n374.in[0] (.names)                                              1.014    13.543
n374.out[0] (.names)                                             0.261    13.804
n386.in[0] (.names)                                              1.014    14.818
n386.out[0] (.names)                                             0.261    15.079
n397.in[0] (.names)                                              1.014    16.093
n397.out[0] (.names)                                             0.261    16.354
n398.in[1] (.names)                                              1.014    17.367
n398.out[0] (.names)                                             0.261    17.628
n399.in[2] (.names)                                              1.014    18.642
n399.out[0] (.names)                                             0.261    18.903
n402.in[1] (.names)                                              1.014    19.917
n402.out[0] (.names)                                             0.261    20.178
n383.in[1] (.names)                                              1.014    21.192
n383.out[0] (.names)                                             0.261    21.453
n229.in[1] (.names)                                              1.014    22.467
n229.out[0] (.names)                                             0.261    22.728
n358.in[2] (.names)                                              1.014    23.742
n358.out[0] (.names)                                             0.261    24.003
n359.in[0] (.names)                                              1.014    25.016
n359.out[0] (.names)                                             0.261    25.277
n408.in[0] (.names)                                              1.014    26.291
n408.out[0] (.names)                                             0.261    26.552
n409.in[0] (.names)                                              1.014    27.566
n409.out[0] (.names)                                             0.261    27.827
n410.in[0] (.names)                                              1.014    28.841
n410.out[0] (.names)                                             0.261    29.102
n412.in[0] (.names)                                              1.014    30.116
n412.out[0] (.names)                                             0.261    30.377
n413.in[0] (.names)                                              1.014    31.390
n413.out[0] (.names)                                             0.261    31.651
n414.in[1] (.names)                                              1.014    32.665
n414.out[0] (.names)                                             0.261    32.926
n416.in[1] (.names)                                              1.014    33.940
n416.out[0] (.names)                                             0.261    34.201
n431.in[1] (.names)                                              1.014    35.215
n431.out[0] (.names)                                             0.261    35.476
n433.in[0] (.names)                                              1.014    36.490
n433.out[0] (.names)                                             0.261    36.751
n435.in[0] (.names)                                              1.014    37.765
n435.out[0] (.names)                                             0.261    38.026
n436.in[1] (.names)                                              1.014    39.039
n436.out[0] (.names)                                             0.261    39.300
n437.in[0] (.names)                                              1.014    40.314
n437.out[0] (.names)                                             0.261    40.575
n438.in[0] (.names)                                              1.014    41.589
n438.out[0] (.names)                                             0.261    41.850
n426.in[0] (.names)                                              1.014    42.864
n426.out[0] (.names)                                             0.261    43.125
n439.in[0] (.names)                                              1.014    44.139
n439.out[0] (.names)                                             0.261    44.400
n440.in[1] (.names)                                              1.014    45.413
n440.out[0] (.names)                                             0.261    45.674
n288.in[0] (.names)                                              1.014    46.688
n288.out[0] (.names)                                             0.261    46.949
n424.in[0] (.names)                                              1.014    47.963
n424.out[0] (.names)                                             0.261    48.224
n301.in[0] (.names)                                              1.014    49.238
n301.out[0] (.names)                                             0.261    49.499
n428.in[2] (.names)                                              1.014    50.513
n428.out[0] (.names)                                             0.261    50.774
n429.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n1936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n377.in[0] (.names)                                              1.014     2.070
n377.out[0] (.names)                                             0.261     2.331
n378.in[0] (.names)                                              1.014     3.344
n378.out[0] (.names)                                             0.261     3.605
n379.in[0] (.names)                                              1.014     4.619
n379.out[0] (.names)                                             0.261     4.880
n388.in[0] (.names)                                              1.014     5.894
n388.out[0] (.names)                                             0.261     6.155
n389.in[0] (.names)                                              1.014     7.169
n389.out[0] (.names)                                             0.261     7.430
n391.in[0] (.names)                                              1.014     8.444
n391.out[0] (.names)                                             0.261     8.705
n393.in[0] (.names)                                              1.014     9.719
n393.out[0] (.names)                                             0.261     9.980
n404.in[0] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n350.in[0] (.names)                                              1.014    12.268
n350.out[0] (.names)                                             0.261    12.529
n374.in[0] (.names)                                              1.014    13.543
n374.out[0] (.names)                                             0.261    13.804
n386.in[0] (.names)                                              1.014    14.818
n386.out[0] (.names)                                             0.261    15.079
n397.in[0] (.names)                                              1.014    16.093
n397.out[0] (.names)                                             0.261    16.354
n398.in[1] (.names)                                              1.014    17.367
n398.out[0] (.names)                                             0.261    17.628
n399.in[2] (.names)                                              1.014    18.642
n399.out[0] (.names)                                             0.261    18.903
n402.in[1] (.names)                                              1.014    19.917
n402.out[0] (.names)                                             0.261    20.178
n383.in[1] (.names)                                              1.014    21.192
n383.out[0] (.names)                                             0.261    21.453
n229.in[1] (.names)                                              1.014    22.467
n229.out[0] (.names)                                             0.261    22.728
n358.in[2] (.names)                                              1.014    23.742
n358.out[0] (.names)                                             0.261    24.003
n359.in[0] (.names)                                              1.014    25.016
n359.out[0] (.names)                                             0.261    25.277
n408.in[0] (.names)                                              1.014    26.291
n408.out[0] (.names)                                             0.261    26.552
n409.in[0] (.names)                                              1.014    27.566
n409.out[0] (.names)                                             0.261    27.827
n410.in[0] (.names)                                              1.014    28.841
n410.out[0] (.names)                                             0.261    29.102
n412.in[0] (.names)                                              1.014    30.116
n412.out[0] (.names)                                             0.261    30.377
n266.in[1] (.names)                                              1.014    31.390
n266.out[0] (.names)                                             0.261    31.651
n1977.in[2] (.names)                                             1.014    32.665
n1977.out[0] (.names)                                            0.261    32.926
n1978.in[0] (.names)                                             1.014    33.940
n1978.out[0] (.names)                                            0.261    34.201
n1973.in[0] (.names)                                             1.014    35.215
n1973.out[0] (.names)                                            0.261    35.476
n1964.in[0] (.names)                                             1.014    36.490
n1964.out[0] (.names)                                            0.261    36.751
n1975.in[0] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1979.in[3] (.names)                                             1.014    39.039
n1979.out[0] (.names)                                            0.261    39.300
n1980.in[0] (.names)                                             1.014    40.314
n1980.out[0] (.names)                                            0.261    40.575
n1981.in[0] (.names)                                             1.014    41.589
n1981.out[0] (.names)                                            0.261    41.850
n1937.in[0] (.names)                                             1.014    42.864
n1937.out[0] (.names)                                            0.261    43.125
n2024.in[0] (.names)                                             1.014    44.139
n2024.out[0] (.names)                                            0.261    44.400
n2027.in[1] (.names)                                             1.014    45.413
n2027.out[0] (.names)                                            0.261    45.674
n2025.in[2] (.names)                                             1.014    46.688
n2025.out[0] (.names)                                            0.261    46.949
n1915.in[1] (.names)                                             1.014    47.963
n1915.out[0] (.names)                                            0.261    48.224
n2026.in[1] (.names)                                             1.014    49.238
n2026.out[0] (.names)                                            0.261    49.499
n1935.in[1] (.names)                                             1.014    50.513
n1935.out[0] (.names)                                            0.261    50.774
n1936.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1936.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n751.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n377.in[0] (.names)                                              1.014     2.070
n377.out[0] (.names)                                             0.261     2.331
n378.in[0] (.names)                                              1.014     3.344
n378.out[0] (.names)                                             0.261     3.605
n379.in[0] (.names)                                              1.014     4.619
n379.out[0] (.names)                                             0.261     4.880
n388.in[0] (.names)                                              1.014     5.894
n388.out[0] (.names)                                             0.261     6.155
n389.in[0] (.names)                                              1.014     7.169
n389.out[0] (.names)                                             0.261     7.430
n391.in[0] (.names)                                              1.014     8.444
n391.out[0] (.names)                                             0.261     8.705
n393.in[0] (.names)                                              1.014     9.719
n393.out[0] (.names)                                             0.261     9.980
n404.in[0] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n350.in[0] (.names)                                              1.014    12.268
n350.out[0] (.names)                                             0.261    12.529
n374.in[0] (.names)                                              1.014    13.543
n374.out[0] (.names)                                             0.261    13.804
n386.in[0] (.names)                                              1.014    14.818
n386.out[0] (.names)                                             0.261    15.079
n397.in[0] (.names)                                              1.014    16.093
n397.out[0] (.names)                                             0.261    16.354
n398.in[1] (.names)                                              1.014    17.367
n398.out[0] (.names)                                             0.261    17.628
n399.in[2] (.names)                                              1.014    18.642
n399.out[0] (.names)                                             0.261    18.903
n402.in[1] (.names)                                              1.014    19.917
n402.out[0] (.names)                                             0.261    20.178
n383.in[1] (.names)                                              1.014    21.192
n383.out[0] (.names)                                             0.261    21.453
n229.in[1] (.names)                                              1.014    22.467
n229.out[0] (.names)                                             0.261    22.728
n358.in[2] (.names)                                              1.014    23.742
n358.out[0] (.names)                                             0.261    24.003
n359.in[0] (.names)                                              1.014    25.016
n359.out[0] (.names)                                             0.261    25.277
n408.in[0] (.names)                                              1.014    26.291
n408.out[0] (.names)                                             0.261    26.552
n409.in[0] (.names)                                              1.014    27.566
n409.out[0] (.names)                                             0.261    27.827
n410.in[0] (.names)                                              1.014    28.841
n410.out[0] (.names)                                             0.261    29.102
n412.in[0] (.names)                                              1.014    30.116
n412.out[0] (.names)                                             0.261    30.377
n266.in[1] (.names)                                              1.014    31.390
n266.out[0] (.names)                                             0.261    31.651
n1977.in[2] (.names)                                             1.014    32.665
n1977.out[0] (.names)                                            0.261    32.926
n1978.in[0] (.names)                                             1.014    33.940
n1978.out[0] (.names)                                            0.261    34.201
n1973.in[0] (.names)                                             1.014    35.215
n1973.out[0] (.names)                                            0.261    35.476
n1964.in[0] (.names)                                             1.014    36.490
n1964.out[0] (.names)                                            0.261    36.751
n1975.in[0] (.names)                                             1.014    37.765
n1975.out[0] (.names)                                            0.261    38.026
n1979.in[3] (.names)                                             1.014    39.039
n1979.out[0] (.names)                                            0.261    39.300
n1980.in[0] (.names)                                             1.014    40.314
n1980.out[0] (.names)                                            0.261    40.575
n1981.in[0] (.names)                                             1.014    41.589
n1981.out[0] (.names)                                            0.261    41.850
n1937.in[0] (.names)                                             1.014    42.864
n1937.out[0] (.names)                                            0.261    43.125
n1982.in[0] (.names)                                             1.014    44.139
n1982.out[0] (.names)                                            0.261    44.400
n1986.in[1] (.names)                                             1.014    45.413
n1986.out[0] (.names)                                            0.261    45.674
n1987.in[0] (.names)                                             1.014    46.688
n1987.out[0] (.names)                                            0.261    46.949
n1984.in[0] (.names)                                             1.014    47.963
n1984.out[0] (.names)                                            0.261    48.224
n1985.in[1] (.names)                                             1.014    49.238
n1985.out[0] (.names)                                            0.261    49.499
n1927.in[0] (.names)                                             1.014    50.513
n1927.out[0] (.names)                                            0.261    50.774
n751.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n751.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n832.Q[0] (.latch clocked by pclk)
Endpoint  : n608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n832.clk[0] (.latch)                                             1.014     1.014
n832.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n826.in[1] (.names)                                              1.014     2.070
n826.out[0] (.names)                                             0.261     2.331
n835.in[0] (.names)                                              1.014     3.344
n835.out[0] (.names)                                             0.261     3.605
n836.in[0] (.names)                                              1.014     4.619
n836.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[0] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n830.in[0] (.names)                                              1.014     9.719
n830.out[0] (.names)                                             0.261     9.980
n831.in[1] (.names)                                              1.014    10.993
n831.out[0] (.names)                                             0.261    11.254
n842.in[1] (.names)                                              1.014    12.268
n842.out[0] (.names)                                             0.261    12.529
n843.in[0] (.names)                                              1.014    13.543
n843.out[0] (.names)                                             0.261    13.804
n844.in[0] (.names)                                              1.014    14.818
n844.out[0] (.names)                                             0.261    15.079
n500.in[1] (.names)                                              1.014    16.093
n500.out[0] (.names)                                             0.261    16.354
n847.in[0] (.names)                                              1.014    17.367
n847.out[0] (.names)                                             0.261    17.628
n527.in[0] (.names)                                              1.014    18.642
n527.out[0] (.names)                                             0.261    18.903
n528.in[0] (.names)                                              1.014    19.917
n528.out[0] (.names)                                             0.261    20.178
n525.in[0] (.names)                                              1.014    21.192
n525.out[0] (.names)                                             0.261    21.453
n529.in[0] (.names)                                              1.014    22.467
n529.out[0] (.names)                                             0.261    22.728
n530.in[0] (.names)                                              1.014    23.742
n530.out[0] (.names)                                             0.261    24.003
n498.in[0] (.names)                                              1.014    25.016
n498.out[0] (.names)                                             0.261    25.277
n582.in[2] (.names)                                              1.014    26.291
n582.out[0] (.names)                                             0.261    26.552
n586.in[0] (.names)                                              1.014    27.566
n586.out[0] (.names)                                             0.261    27.827
n588.in[1] (.names)                                              1.014    28.841
n588.out[0] (.names)                                             0.261    29.102
n583.in[0] (.names)                                              1.014    30.116
n583.out[0] (.names)                                             0.261    30.377
n585.in[0] (.names)                                              1.014    31.390
n585.out[0] (.names)                                             0.261    31.651
n589.in[1] (.names)                                              1.014    32.665
n589.out[0] (.names)                                             0.261    32.926
n590.in[1] (.names)                                              1.014    33.940
n590.out[0] (.names)                                             0.261    34.201
n597.in[2] (.names)                                              1.014    35.215
n597.out[0] (.names)                                             0.261    35.476
n598.in[0] (.names)                                              1.014    36.490
n598.out[0] (.names)                                             0.261    36.751
n599.in[0] (.names)                                              1.014    37.765
n599.out[0] (.names)                                             0.261    38.026
n571.in[0] (.names)                                              1.014    39.039
n571.out[0] (.names)                                             0.261    39.300
n539.in[0] (.names)                                              1.014    40.314
n539.out[0] (.names)                                             0.261    40.575
n607.in[1] (.names)                                              1.014    41.589
n607.out[0] (.names)                                             0.261    41.850
n330.in[0] (.names)                                              1.014    42.864
n330.out[0] (.names)                                             0.261    43.125
n609.in[0] (.names)                                              1.014    44.139
n609.out[0] (.names)                                             0.261    44.400
n610.in[1] (.names)                                              1.014    45.413
n610.out[0] (.names)                                             0.261    45.674
n611.in[0] (.names)                                              1.014    46.688
n611.out[0] (.names)                                             0.261    46.949
n441.in[0] (.names)                                              1.014    47.963
n441.out[0] (.names)                                             0.261    48.224
n612.in[0] (.names)                                              1.014    49.238
n612.out[0] (.names)                                             0.261    49.499
n275.in[1] (.names)                                              1.014    50.513
n275.out[0] (.names)                                             0.261    50.774
n608.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n608.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n832.Q[0] (.latch clocked by pclk)
Endpoint  : n276.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n832.clk[0] (.latch)                                             1.014     1.014
n832.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n826.in[1] (.names)                                              1.014     2.070
n826.out[0] (.names)                                             0.261     2.331
n835.in[0] (.names)                                              1.014     3.344
n835.out[0] (.names)                                             0.261     3.605
n836.in[0] (.names)                                              1.014     4.619
n836.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[0] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n830.in[0] (.names)                                              1.014     9.719
n830.out[0] (.names)                                             0.261     9.980
n831.in[1] (.names)                                              1.014    10.993
n831.out[0] (.names)                                             0.261    11.254
n842.in[1] (.names)                                              1.014    12.268
n842.out[0] (.names)                                             0.261    12.529
n843.in[0] (.names)                                              1.014    13.543
n843.out[0] (.names)                                             0.261    13.804
n844.in[0] (.names)                                              1.014    14.818
n844.out[0] (.names)                                             0.261    15.079
n500.in[1] (.names)                                              1.014    16.093
n500.out[0] (.names)                                             0.261    16.354
n847.in[0] (.names)                                              1.014    17.367
n847.out[0] (.names)                                             0.261    17.628
n527.in[0] (.names)                                              1.014    18.642
n527.out[0] (.names)                                             0.261    18.903
n528.in[0] (.names)                                              1.014    19.917
n528.out[0] (.names)                                             0.261    20.178
n525.in[0] (.names)                                              1.014    21.192
n525.out[0] (.names)                                             0.261    21.453
n529.in[0] (.names)                                              1.014    22.467
n529.out[0] (.names)                                             0.261    22.728
n530.in[0] (.names)                                              1.014    23.742
n530.out[0] (.names)                                             0.261    24.003
n498.in[0] (.names)                                              1.014    25.016
n498.out[0] (.names)                                             0.261    25.277
n582.in[2] (.names)                                              1.014    26.291
n582.out[0] (.names)                                             0.261    26.552
n586.in[0] (.names)                                              1.014    27.566
n586.out[0] (.names)                                             0.261    27.827
n588.in[1] (.names)                                              1.014    28.841
n588.out[0] (.names)                                             0.261    29.102
n583.in[0] (.names)                                              1.014    30.116
n583.out[0] (.names)                                             0.261    30.377
n585.in[0] (.names)                                              1.014    31.390
n585.out[0] (.names)                                             0.261    31.651
n589.in[1] (.names)                                              1.014    32.665
n589.out[0] (.names)                                             0.261    32.926
n590.in[1] (.names)                                              1.014    33.940
n590.out[0] (.names)                                             0.261    34.201
n597.in[2] (.names)                                              1.014    35.215
n597.out[0] (.names)                                             0.261    35.476
n598.in[0] (.names)                                              1.014    36.490
n598.out[0] (.names)                                             0.261    36.751
n599.in[0] (.names)                                              1.014    37.765
n599.out[0] (.names)                                             0.261    38.026
n571.in[0] (.names)                                              1.014    39.039
n571.out[0] (.names)                                             0.261    39.300
n539.in[0] (.names)                                              1.014    40.314
n539.out[0] (.names)                                             0.261    40.575
n607.in[1] (.names)                                              1.014    41.589
n607.out[0] (.names)                                             0.261    41.850
n330.in[0] (.names)                                              1.014    42.864
n330.out[0] (.names)                                             0.261    43.125
n609.in[0] (.names)                                              1.014    44.139
n609.out[0] (.names)                                             0.261    44.400
n610.in[1] (.names)                                              1.014    45.413
n610.out[0] (.names)                                             0.261    45.674
n611.in[0] (.names)                                              1.014    46.688
n611.out[0] (.names)                                             0.261    46.949
n441.in[0] (.names)                                              1.014    47.963
n441.out[0] (.names)                                             0.261    48.224
n612.in[0] (.names)                                              1.014    49.238
n612.out[0] (.names)                                             0.261    49.499
n275.in[1] (.names)                                              1.014    50.513
n275.out[0] (.names)                                             0.261    50.774
n276.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n276.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3251.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3290.in[1] (.names)                                             1.014    49.238
n3290.out[0] (.names)                                            0.261    49.499
n3250.in[0] (.names)                                             1.014    50.513
n3250.out[0] (.names)                                            0.261    50.774
n3251.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3251.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n8591.Q[0] (.latch clocked by pclk)
Endpoint  : n9074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8591.clk[0] (.latch)                                            1.014     1.014
n8591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9609.in[0] (.names)                                             1.014     2.070
n9609.out[0] (.names)                                            0.261     2.331
n9483.in[1] (.names)                                             1.014     3.344
n9483.out[0] (.names)                                            0.261     3.605
n9603.in[0] (.names)                                             1.014     4.619
n9603.out[0] (.names)                                            0.261     4.880
n9604.in[1] (.names)                                             1.014     5.894
n9604.out[0] (.names)                                            0.261     6.155
n9605.in[2] (.names)                                             1.014     7.169
n9605.out[0] (.names)                                            0.261     7.430
n9606.in[0] (.names)                                             1.014     8.444
n9606.out[0] (.names)                                            0.261     8.705
n9486.in[0] (.names)                                             1.014     9.719
n9486.out[0] (.names)                                            0.261     9.980
n9549.in[1] (.names)                                             1.014    10.993
n9549.out[0] (.names)                                            0.261    11.254
n9550.in[1] (.names)                                             1.014    12.268
n9550.out[0] (.names)                                            0.261    12.529
n9553.in[1] (.names)                                             1.014    13.543
n9553.out[0] (.names)                                            0.261    13.804
n9551.in[0] (.names)                                             1.014    14.818
n9551.out[0] (.names)                                            0.261    15.079
n9552.in[0] (.names)                                             1.014    16.093
n9552.out[0] (.names)                                            0.261    16.354
n9554.in[1] (.names)                                             1.014    17.367
n9554.out[0] (.names)                                            0.261    17.628
n9555.in[0] (.names)                                             1.014    18.642
n9555.out[0] (.names)                                            0.261    18.903
n9556.in[0] (.names)                                             1.014    19.917
n9556.out[0] (.names)                                            0.261    20.178
n9534.in[1] (.names)                                             1.014    21.192
n9534.out[0] (.names)                                            0.261    21.453
n9567.in[0] (.names)                                             1.014    22.467
n9567.out[0] (.names)                                            0.261    22.728
n9569.in[0] (.names)                                             1.014    23.742
n9569.out[0] (.names)                                            0.261    24.003
n9570.in[0] (.names)                                             1.014    25.016
n9570.out[0] (.names)                                            0.261    25.277
n9571.in[0] (.names)                                             1.014    26.291
n9571.out[0] (.names)                                            0.261    26.552
n9573.in[0] (.names)                                             1.014    27.566
n9573.out[0] (.names)                                            0.261    27.827
n9578.in[0] (.names)                                             1.014    28.841
n9578.out[0] (.names)                                            0.261    29.102
n9575.in[1] (.names)                                             1.014    30.116
n9575.out[0] (.names)                                            0.261    30.377
n9111.in[0] (.names)                                             1.014    31.390
n9111.out[0] (.names)                                            0.261    31.651
n9583.in[2] (.names)                                             1.014    32.665
n9583.out[0] (.names)                                            0.261    32.926
n9585.in[0] (.names)                                             1.014    33.940
n9585.out[0] (.names)                                            0.261    34.201
n9586.in[0] (.names)                                             1.014    35.215
n9586.out[0] (.names)                                            0.261    35.476
n9587.in[0] (.names)                                             1.014    36.490
n9587.out[0] (.names)                                            0.261    36.751
n9588.in[0] (.names)                                             1.014    37.765
n9588.out[0] (.names)                                            0.261    38.026
n9589.in[0] (.names)                                             1.014    39.039
n9589.out[0] (.names)                                            0.261    39.300
n9580.in[0] (.names)                                             1.014    40.314
n9580.out[0] (.names)                                            0.261    40.575
n9592.in[1] (.names)                                             1.014    41.589
n9592.out[0] (.names)                                            0.261    41.850
n9594.in[2] (.names)                                             1.014    42.864
n9594.out[0] (.names)                                            0.261    43.125
n9595.in[0] (.names)                                             1.014    44.139
n9595.out[0] (.names)                                            0.261    44.400
n9597.in[0] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n9598.in[0] (.names)                                             1.014    46.688
n9598.out[0] (.names)                                            0.261    46.949
n9599.in[0] (.names)                                             1.014    47.963
n9599.out[0] (.names)                                            0.261    48.224
n9091.in[0] (.names)                                             1.014    49.238
n9091.out[0] (.names)                                            0.261    49.499
n9073.in[0] (.names)                                             1.014    50.513
n9073.out[0] (.names)                                            0.261    50.774
n9074.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9074.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n7508.Q[0] (.latch clocked by pclk)
Endpoint  : n9102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7508.clk[0] (.latch)                                            1.014     1.014
n7508.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9199.in[0] (.names)                                             1.014     2.070
n9199.out[0] (.names)                                            0.261     2.331
n9201.in[2] (.names)                                             1.014     3.344
n9201.out[0] (.names)                                            0.261     3.605
n9197.in[1] (.names)                                             1.014     4.619
n9197.out[0] (.names)                                            0.261     4.880
n9357.in[2] (.names)                                             1.014     5.894
n9357.out[0] (.names)                                            0.261     6.155
n9359.in[1] (.names)                                             1.014     7.169
n9359.out[0] (.names)                                            0.261     7.430
n9351.in[0] (.names)                                             1.014     8.444
n9351.out[0] (.names)                                            0.261     8.705
n9373.in[0] (.names)                                             1.014     9.719
n9373.out[0] (.names)                                            0.261     9.980
n9346.in[1] (.names)                                             1.014    10.993
n9346.out[0] (.names)                                            0.261    11.254
n9347.in[0] (.names)                                             1.014    12.268
n9347.out[0] (.names)                                            0.261    12.529
n9306.in[0] (.names)                                             1.014    13.543
n9306.out[0] (.names)                                            0.261    13.804
n9348.in[0] (.names)                                             1.014    14.818
n9348.out[0] (.names)                                            0.261    15.079
n9349.in[1] (.names)                                             1.014    16.093
n9349.out[0] (.names)                                            0.261    16.354
n9421.in[1] (.names)                                             1.014    17.367
n9421.out[0] (.names)                                            0.261    17.628
n9422.in[0] (.names)                                             1.014    18.642
n9422.out[0] (.names)                                            0.261    18.903
n9417.in[0] (.names)                                             1.014    19.917
n9417.out[0] (.names)                                            0.261    20.178
n9418.in[1] (.names)                                             1.014    21.192
n9418.out[0] (.names)                                            0.261    21.453
n9419.in[0] (.names)                                             1.014    22.467
n9419.out[0] (.names)                                            0.261    22.728
n9423.in[1] (.names)                                             1.014    23.742
n9423.out[0] (.names)                                            0.261    24.003
n9424.in[0] (.names)                                             1.014    25.016
n9424.out[0] (.names)                                            0.261    25.277
n9426.in[0] (.names)                                             1.014    26.291
n9426.out[0] (.names)                                            0.261    26.552
n9428.in[0] (.names)                                             1.014    27.566
n9428.out[0] (.names)                                            0.261    27.827
n9434.in[1] (.names)                                             1.014    28.841
n9434.out[0] (.names)                                            0.261    29.102
n9442.in[2] (.names)                                             1.014    30.116
n9442.out[0] (.names)                                            0.261    30.377
n9336.in[0] (.names)                                             1.014    31.390
n9336.out[0] (.names)                                            0.261    31.651
n9443.in[0] (.names)                                             1.014    32.665
n9443.out[0] (.names)                                            0.261    32.926
n9444.in[0] (.names)                                             1.014    33.940
n9444.out[0] (.names)                                            0.261    34.201
n9445.in[0] (.names)                                             1.014    35.215
n9445.out[0] (.names)                                            0.261    35.476
n8597.in[0] (.names)                                             1.014    36.490
n8597.out[0] (.names)                                            0.261    36.751
n9446.in[0] (.names)                                             1.014    37.765
n9446.out[0] (.names)                                            0.261    38.026
n9447.in[1] (.names)                                             1.014    39.039
n9447.out[0] (.names)                                            0.261    39.300
n9448.in[1] (.names)                                             1.014    40.314
n9448.out[0] (.names)                                            0.261    40.575
n9456.in[2] (.names)                                             1.014    41.589
n9456.out[0] (.names)                                            0.261    41.850
n9457.in[0] (.names)                                             1.014    42.864
n9457.out[0] (.names)                                            0.261    43.125
n9458.in[0] (.names)                                             1.014    44.139
n9458.out[0] (.names)                                            0.261    44.400
n9459.in[1] (.names)                                             1.014    45.413
n9459.out[0] (.names)                                            0.261    45.674
n9462.in[0] (.names)                                             1.014    46.688
n9462.out[0] (.names)                                            0.261    46.949
n9461.in[1] (.names)                                             1.014    47.963
n9461.out[0] (.names)                                            0.261    48.224
n9079.in[1] (.names)                                             1.014    49.238
n9079.out[0] (.names)                                            0.261    49.499
n9101.in[1] (.names)                                             1.014    50.513
n9101.out[0] (.names)                                            0.261    50.774
n9102.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9102.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n7508.Q[0] (.latch clocked by pclk)
Endpoint  : n9140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7508.clk[0] (.latch)                                            1.014     1.014
n7508.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9199.in[0] (.names)                                             1.014     2.070
n9199.out[0] (.names)                                            0.261     2.331
n9201.in[2] (.names)                                             1.014     3.344
n9201.out[0] (.names)                                            0.261     3.605
n9197.in[1] (.names)                                             1.014     4.619
n9197.out[0] (.names)                                            0.261     4.880
n9198.in[0] (.names)                                             1.014     5.894
n9198.out[0] (.names)                                            0.261     6.155
n9176.in[0] (.names)                                             1.014     7.169
n9176.out[0] (.names)                                            0.261     7.430
n9239.in[0] (.names)                                             1.014     8.444
n9239.out[0] (.names)                                            0.261     8.705
n9242.in[1] (.names)                                             1.014     9.719
n9242.out[0] (.names)                                            0.261     9.980
n9240.in[0] (.names)                                             1.014    10.993
n9240.out[0] (.names)                                            0.261    11.254
n9241.in[0] (.names)                                             1.014    12.268
n9241.out[0] (.names)                                            0.261    12.529
n9265.in[0] (.names)                                             1.014    13.543
n9265.out[0] (.names)                                            0.261    13.804
n9257.in[1] (.names)                                             1.014    14.818
n9257.out[0] (.names)                                            0.261    15.079
n9292.in[1] (.names)                                             1.014    16.093
n9292.out[0] (.names)                                            0.261    16.354
n9294.in[0] (.names)                                             1.014    17.367
n9294.out[0] (.names)                                            0.261    17.628
n9295.in[0] (.names)                                             1.014    18.642
n9295.out[0] (.names)                                            0.261    18.903
n9296.in[0] (.names)                                             1.014    19.917
n9296.out[0] (.names)                                            0.261    20.178
n9297.in[1] (.names)                                             1.014    21.192
n9297.out[0] (.names)                                            0.261    21.453
n9298.in[0] (.names)                                             1.014    22.467
n9298.out[0] (.names)                                            0.261    22.728
n9299.in[0] (.names)                                             1.014    23.742
n9299.out[0] (.names)                                            0.261    24.003
n9282.in[0] (.names)                                             1.014    25.016
n9282.out[0] (.names)                                            0.261    25.277
n9268.in[0] (.names)                                             1.014    26.291
n9268.out[0] (.names)                                            0.261    26.552
n9180.in[0] (.names)                                             1.014    27.566
n9180.out[0] (.names)                                            0.261    27.827
n9181.in[0] (.names)                                             1.014    28.841
n9181.out[0] (.names)                                            0.261    29.102
n9182.in[0] (.names)                                             1.014    30.116
n9182.out[0] (.names)                                            0.261    30.377
n9185.in[0] (.names)                                             1.014    31.390
n9185.out[0] (.names)                                            0.261    31.651
n9186.in[0] (.names)                                             1.014    32.665
n9186.out[0] (.names)                                            0.261    32.926
n9187.in[0] (.names)                                             1.014    33.940
n9187.out[0] (.names)                                            0.261    34.201
n9188.in[0] (.names)                                             1.014    35.215
n9188.out[0] (.names)                                            0.261    35.476
n9189.in[1] (.names)                                             1.014    36.490
n9189.out[0] (.names)                                            0.261    36.751
n9191.in[0] (.names)                                             1.014    37.765
n9191.out[0] (.names)                                            0.261    38.026
n9169.in[0] (.names)                                             1.014    39.039
n9169.out[0] (.names)                                            0.261    39.300
n9161.in[1] (.names)                                             1.014    40.314
n9161.out[0] (.names)                                            0.261    40.575
n9170.in[2] (.names)                                             1.014    41.589
n9170.out[0] (.names)                                            0.261    41.850
n9171.in[0] (.names)                                             1.014    42.864
n9171.out[0] (.names)                                            0.261    43.125
n9177.in[1] (.names)                                             1.014    44.139
n9177.out[0] (.names)                                            0.261    44.400
n9192.in[1] (.names)                                             1.014    45.413
n9192.out[0] (.names)                                            0.261    45.674
n9136.in[0] (.names)                                             1.014    46.688
n9136.out[0] (.names)                                            0.261    46.949
n9137.in[2] (.names)                                             1.014    47.963
n9137.out[0] (.names)                                            0.261    48.224
n9139.in[1] (.names)                                             1.014    49.238
n9139.out[0] (.names)                                            0.261    49.499
n9093.in[0] (.names)                                             1.014    50.513
n9093.out[0] (.names)                                            0.261    50.774
n9140.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9140.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n7508.Q[0] (.latch clocked by pclk)
Endpoint  : n9094.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7508.clk[0] (.latch)                                            1.014     1.014
n7508.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9199.in[0] (.names)                                             1.014     2.070
n9199.out[0] (.names)                                            0.261     2.331
n9201.in[2] (.names)                                             1.014     3.344
n9201.out[0] (.names)                                            0.261     3.605
n9197.in[1] (.names)                                             1.014     4.619
n9197.out[0] (.names)                                            0.261     4.880
n9198.in[0] (.names)                                             1.014     5.894
n9198.out[0] (.names)                                            0.261     6.155
n9176.in[0] (.names)                                             1.014     7.169
n9176.out[0] (.names)                                            0.261     7.430
n9239.in[0] (.names)                                             1.014     8.444
n9239.out[0] (.names)                                            0.261     8.705
n9242.in[1] (.names)                                             1.014     9.719
n9242.out[0] (.names)                                            0.261     9.980
n9240.in[0] (.names)                                             1.014    10.993
n9240.out[0] (.names)                                            0.261    11.254
n9241.in[0] (.names)                                             1.014    12.268
n9241.out[0] (.names)                                            0.261    12.529
n9265.in[0] (.names)                                             1.014    13.543
n9265.out[0] (.names)                                            0.261    13.804
n9257.in[1] (.names)                                             1.014    14.818
n9257.out[0] (.names)                                            0.261    15.079
n9292.in[1] (.names)                                             1.014    16.093
n9292.out[0] (.names)                                            0.261    16.354
n9294.in[0] (.names)                                             1.014    17.367
n9294.out[0] (.names)                                            0.261    17.628
n9295.in[0] (.names)                                             1.014    18.642
n9295.out[0] (.names)                                            0.261    18.903
n9296.in[0] (.names)                                             1.014    19.917
n9296.out[0] (.names)                                            0.261    20.178
n9297.in[1] (.names)                                             1.014    21.192
n9297.out[0] (.names)                                            0.261    21.453
n9298.in[0] (.names)                                             1.014    22.467
n9298.out[0] (.names)                                            0.261    22.728
n9299.in[0] (.names)                                             1.014    23.742
n9299.out[0] (.names)                                            0.261    24.003
n9282.in[0] (.names)                                             1.014    25.016
n9282.out[0] (.names)                                            0.261    25.277
n9268.in[0] (.names)                                             1.014    26.291
n9268.out[0] (.names)                                            0.261    26.552
n9180.in[0] (.names)                                             1.014    27.566
n9180.out[0] (.names)                                            0.261    27.827
n9181.in[0] (.names)                                             1.014    28.841
n9181.out[0] (.names)                                            0.261    29.102
n9182.in[0] (.names)                                             1.014    30.116
n9182.out[0] (.names)                                            0.261    30.377
n9185.in[0] (.names)                                             1.014    31.390
n9185.out[0] (.names)                                            0.261    31.651
n9186.in[0] (.names)                                             1.014    32.665
n9186.out[0] (.names)                                            0.261    32.926
n9187.in[0] (.names)                                             1.014    33.940
n9187.out[0] (.names)                                            0.261    34.201
n9188.in[0] (.names)                                             1.014    35.215
n9188.out[0] (.names)                                            0.261    35.476
n9189.in[1] (.names)                                             1.014    36.490
n9189.out[0] (.names)                                            0.261    36.751
n9191.in[0] (.names)                                             1.014    37.765
n9191.out[0] (.names)                                            0.261    38.026
n9169.in[0] (.names)                                             1.014    39.039
n9169.out[0] (.names)                                            0.261    39.300
n9161.in[1] (.names)                                             1.014    40.314
n9161.out[0] (.names)                                            0.261    40.575
n9170.in[2] (.names)                                             1.014    41.589
n9170.out[0] (.names)                                            0.261    41.850
n9171.in[0] (.names)                                             1.014    42.864
n9171.out[0] (.names)                                            0.261    43.125
n9177.in[1] (.names)                                             1.014    44.139
n9177.out[0] (.names)                                            0.261    44.400
n9192.in[1] (.names)                                             1.014    45.413
n9192.out[0] (.names)                                            0.261    45.674
n9136.in[0] (.names)                                             1.014    46.688
n9136.out[0] (.names)                                            0.261    46.949
n9137.in[2] (.names)                                             1.014    47.963
n9137.out[0] (.names)                                            0.261    48.224
n9139.in[1] (.names)                                             1.014    49.238
n9139.out[0] (.names)                                            0.261    49.499
n9093.in[0] (.names)                                             1.014    50.513
n9093.out[0] (.names)                                            0.261    50.774
n9094.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9094.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n9104.Q[0] (.latch clocked by pclk)
Endpoint  : n9392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9104.clk[0] (.latch)                                            1.014     1.014
n9104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9680.in[0] (.names)                                             1.014     2.070
n9680.out[0] (.names)                                            0.261     2.331
n9681.in[1] (.names)                                             1.014     3.344
n9681.out[0] (.names)                                            0.261     3.605
n9682.in[0] (.names)                                             1.014     4.619
n9682.out[0] (.names)                                            0.261     4.880
n9548.in[1] (.names)                                             1.014     5.894
n9548.out[0] (.names)                                            0.261     6.155
n9686.in[1] (.names)                                             1.014     7.169
n9686.out[0] (.names)                                            0.261     7.430
n9531.in[0] (.names)                                             1.014     8.444
n9531.out[0] (.names)                                            0.261     8.705
n9688.in[0] (.names)                                             1.014     9.719
n9688.out[0] (.names)                                            0.261     9.980
n9689.in[0] (.names)                                             1.014    10.993
n9689.out[0] (.names)                                            0.261    11.254
n9690.in[0] (.names)                                             1.014    12.268
n9690.out[0] (.names)                                            0.261    12.529
n9638.in[0] (.names)                                             1.014    13.543
n9638.out[0] (.names)                                            0.261    13.804
n9694.in[0] (.names)                                             1.014    14.818
n9694.out[0] (.names)                                            0.261    15.079
n9488.in[1] (.names)                                             1.014    16.093
n9488.out[0] (.names)                                            0.261    16.354
n9489.in[0] (.names)                                             1.014    17.367
n9489.out[0] (.names)                                            0.261    17.628
n9491.in[0] (.names)                                             1.014    18.642
n9491.out[0] (.names)                                            0.261    18.903
n9492.in[1] (.names)                                             1.014    19.917
n9492.out[0] (.names)                                            0.261    20.178
n9498.in[1] (.names)                                             1.014    21.192
n9498.out[0] (.names)                                            0.261    21.453
n9499.in[0] (.names)                                             1.014    22.467
n9499.out[0] (.names)                                            0.261    22.728
n9500.in[1] (.names)                                             1.014    23.742
n9500.out[0] (.names)                                            0.261    24.003
n9501.in[0] (.names)                                             1.014    25.016
n9501.out[0] (.names)                                            0.261    25.277
n9325.in[0] (.names)                                             1.014    26.291
n9325.out[0] (.names)                                            0.261    26.552
n9326.in[1] (.names)                                             1.014    27.566
n9326.out[0] (.names)                                            0.261    27.827
n9327.in[0] (.names)                                             1.014    28.841
n9327.out[0] (.names)                                            0.261    29.102
n9328.in[2] (.names)                                             1.014    30.116
n9328.out[0] (.names)                                            0.261    30.377
n9329.in[0] (.names)                                             1.014    31.390
n9329.out[0] (.names)                                            0.261    31.651
n9330.in[1] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9332.in[0] (.names)                                             1.014    35.215
n9332.out[0] (.names)                                            0.261    35.476
n9338.in[2] (.names)                                             1.014    36.490
n9338.out[0] (.names)                                            0.261    36.751
n9335.in[2] (.names)                                             1.014    37.765
n9335.out[0] (.names)                                            0.261    38.026
n9337.in[0] (.names)                                             1.014    39.039
n9337.out[0] (.names)                                            0.261    39.300
n9339.in[0] (.names)                                             1.014    40.314
n9339.out[0] (.names)                                            0.261    40.575
n9083.in[0] (.names)                                             1.014    41.589
n9083.out[0] (.names)                                            0.261    41.850
n9333.in[2] (.names)                                             1.014    42.864
n9333.out[0] (.names)                                            0.261    43.125
n9385.in[0] (.names)                                             1.014    44.139
n9385.out[0] (.names)                                            0.261    44.400
n8381.in[0] (.names)                                             1.014    45.413
n8381.out[0] (.names)                                            0.261    45.674
n9350.in[0] (.names)                                             1.014    46.688
n9350.out[0] (.names)                                            0.261    46.949
n9352.in[1] (.names)                                             1.014    47.963
n9352.out[0] (.names)                                            0.261    48.224
n9355.in[2] (.names)                                             1.014    49.238
n9355.out[0] (.names)                                            0.261    49.499
n9119.in[0] (.names)                                             1.014    50.513
n9119.out[0] (.names)                                            0.261    50.774
n9392.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9392.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n9104.Q[0] (.latch clocked by pclk)
Endpoint  : n9353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9104.clk[0] (.latch)                                            1.014     1.014
n9104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9680.in[0] (.names)                                             1.014     2.070
n9680.out[0] (.names)                                            0.261     2.331
n9681.in[1] (.names)                                             1.014     3.344
n9681.out[0] (.names)                                            0.261     3.605
n9682.in[0] (.names)                                             1.014     4.619
n9682.out[0] (.names)                                            0.261     4.880
n9548.in[1] (.names)                                             1.014     5.894
n9548.out[0] (.names)                                            0.261     6.155
n9686.in[1] (.names)                                             1.014     7.169
n9686.out[0] (.names)                                            0.261     7.430
n9531.in[0] (.names)                                             1.014     8.444
n9531.out[0] (.names)                                            0.261     8.705
n9688.in[0] (.names)                                             1.014     9.719
n9688.out[0] (.names)                                            0.261     9.980
n9689.in[0] (.names)                                             1.014    10.993
n9689.out[0] (.names)                                            0.261    11.254
n9690.in[0] (.names)                                             1.014    12.268
n9690.out[0] (.names)                                            0.261    12.529
n9638.in[0] (.names)                                             1.014    13.543
n9638.out[0] (.names)                                            0.261    13.804
n9694.in[0] (.names)                                             1.014    14.818
n9694.out[0] (.names)                                            0.261    15.079
n9488.in[1] (.names)                                             1.014    16.093
n9488.out[0] (.names)                                            0.261    16.354
n9489.in[0] (.names)                                             1.014    17.367
n9489.out[0] (.names)                                            0.261    17.628
n9491.in[0] (.names)                                             1.014    18.642
n9491.out[0] (.names)                                            0.261    18.903
n9492.in[1] (.names)                                             1.014    19.917
n9492.out[0] (.names)                                            0.261    20.178
n9498.in[1] (.names)                                             1.014    21.192
n9498.out[0] (.names)                                            0.261    21.453
n9499.in[0] (.names)                                             1.014    22.467
n9499.out[0] (.names)                                            0.261    22.728
n9500.in[1] (.names)                                             1.014    23.742
n9500.out[0] (.names)                                            0.261    24.003
n9501.in[0] (.names)                                             1.014    25.016
n9501.out[0] (.names)                                            0.261    25.277
n9325.in[0] (.names)                                             1.014    26.291
n9325.out[0] (.names)                                            0.261    26.552
n9326.in[1] (.names)                                             1.014    27.566
n9326.out[0] (.names)                                            0.261    27.827
n9327.in[0] (.names)                                             1.014    28.841
n9327.out[0] (.names)                                            0.261    29.102
n9328.in[2] (.names)                                             1.014    30.116
n9328.out[0] (.names)                                            0.261    30.377
n9329.in[0] (.names)                                             1.014    31.390
n9329.out[0] (.names)                                            0.261    31.651
n9330.in[1] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9332.in[0] (.names)                                             1.014    35.215
n9332.out[0] (.names)                                            0.261    35.476
n9338.in[2] (.names)                                             1.014    36.490
n9338.out[0] (.names)                                            0.261    36.751
n9335.in[2] (.names)                                             1.014    37.765
n9335.out[0] (.names)                                            0.261    38.026
n9337.in[0] (.names)                                             1.014    39.039
n9337.out[0] (.names)                                            0.261    39.300
n9339.in[0] (.names)                                             1.014    40.314
n9339.out[0] (.names)                                            0.261    40.575
n9083.in[0] (.names)                                             1.014    41.589
n9083.out[0] (.names)                                            0.261    41.850
n9333.in[2] (.names)                                             1.014    42.864
n9333.out[0] (.names)                                            0.261    43.125
n9385.in[0] (.names)                                             1.014    44.139
n9385.out[0] (.names)                                            0.261    44.400
n8381.in[0] (.names)                                             1.014    45.413
n8381.out[0] (.names)                                            0.261    45.674
n9350.in[0] (.names)                                             1.014    46.688
n9350.out[0] (.names)                                            0.261    46.949
n9352.in[1] (.names)                                             1.014    47.963
n9352.out[0] (.names)                                            0.261    48.224
n9355.in[2] (.names)                                             1.014    49.238
n9355.out[0] (.names)                                            0.261    49.499
n9119.in[0] (.names)                                             1.014    50.513
n9119.out[0] (.names)                                            0.261    50.774
n9353.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9353.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n9104.Q[0] (.latch clocked by pclk)
Endpoint  : n9120.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9104.clk[0] (.latch)                                            1.014     1.014
n9104.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9680.in[0] (.names)                                             1.014     2.070
n9680.out[0] (.names)                                            0.261     2.331
n9681.in[1] (.names)                                             1.014     3.344
n9681.out[0] (.names)                                            0.261     3.605
n9682.in[0] (.names)                                             1.014     4.619
n9682.out[0] (.names)                                            0.261     4.880
n9548.in[1] (.names)                                             1.014     5.894
n9548.out[0] (.names)                                            0.261     6.155
n9686.in[1] (.names)                                             1.014     7.169
n9686.out[0] (.names)                                            0.261     7.430
n9531.in[0] (.names)                                             1.014     8.444
n9531.out[0] (.names)                                            0.261     8.705
n9688.in[0] (.names)                                             1.014     9.719
n9688.out[0] (.names)                                            0.261     9.980
n9689.in[0] (.names)                                             1.014    10.993
n9689.out[0] (.names)                                            0.261    11.254
n9690.in[0] (.names)                                             1.014    12.268
n9690.out[0] (.names)                                            0.261    12.529
n9638.in[0] (.names)                                             1.014    13.543
n9638.out[0] (.names)                                            0.261    13.804
n9694.in[0] (.names)                                             1.014    14.818
n9694.out[0] (.names)                                            0.261    15.079
n9488.in[1] (.names)                                             1.014    16.093
n9488.out[0] (.names)                                            0.261    16.354
n9489.in[0] (.names)                                             1.014    17.367
n9489.out[0] (.names)                                            0.261    17.628
n9491.in[0] (.names)                                             1.014    18.642
n9491.out[0] (.names)                                            0.261    18.903
n9492.in[1] (.names)                                             1.014    19.917
n9492.out[0] (.names)                                            0.261    20.178
n9498.in[1] (.names)                                             1.014    21.192
n9498.out[0] (.names)                                            0.261    21.453
n9499.in[0] (.names)                                             1.014    22.467
n9499.out[0] (.names)                                            0.261    22.728
n9500.in[1] (.names)                                             1.014    23.742
n9500.out[0] (.names)                                            0.261    24.003
n9501.in[0] (.names)                                             1.014    25.016
n9501.out[0] (.names)                                            0.261    25.277
n9325.in[0] (.names)                                             1.014    26.291
n9325.out[0] (.names)                                            0.261    26.552
n9326.in[1] (.names)                                             1.014    27.566
n9326.out[0] (.names)                                            0.261    27.827
n9327.in[0] (.names)                                             1.014    28.841
n9327.out[0] (.names)                                            0.261    29.102
n9328.in[2] (.names)                                             1.014    30.116
n9328.out[0] (.names)                                            0.261    30.377
n9329.in[0] (.names)                                             1.014    31.390
n9329.out[0] (.names)                                            0.261    31.651
n9330.in[1] (.names)                                             1.014    32.665
n9330.out[0] (.names)                                            0.261    32.926
n9331.in[0] (.names)                                             1.014    33.940
n9331.out[0] (.names)                                            0.261    34.201
n9332.in[0] (.names)                                             1.014    35.215
n9332.out[0] (.names)                                            0.261    35.476
n9338.in[2] (.names)                                             1.014    36.490
n9338.out[0] (.names)                                            0.261    36.751
n9335.in[2] (.names)                                             1.014    37.765
n9335.out[0] (.names)                                            0.261    38.026
n9337.in[0] (.names)                                             1.014    39.039
n9337.out[0] (.names)                                            0.261    39.300
n9339.in[0] (.names)                                             1.014    40.314
n9339.out[0] (.names)                                            0.261    40.575
n9083.in[0] (.names)                                             1.014    41.589
n9083.out[0] (.names)                                            0.261    41.850
n9333.in[2] (.names)                                             1.014    42.864
n9333.out[0] (.names)                                            0.261    43.125
n9385.in[0] (.names)                                             1.014    44.139
n9385.out[0] (.names)                                            0.261    44.400
n8381.in[0] (.names)                                             1.014    45.413
n8381.out[0] (.names)                                            0.261    45.674
n9350.in[0] (.names)                                             1.014    46.688
n9350.out[0] (.names)                                            0.261    46.949
n9352.in[1] (.names)                                             1.014    47.963
n9352.out[0] (.names)                                            0.261    48.224
n9355.in[2] (.names)                                             1.014    49.238
n9355.out[0] (.names)                                            0.261    49.499
n9119.in[0] (.names)                                             1.014    50.513
n9119.out[0] (.names)                                            0.261    50.774
n9120.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9120.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n8615.Q[0] (.latch clocked by pclk)
Endpoint  : n8813.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8615.clk[0] (.latch)                                            1.014     1.014
n8615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9014.in[0] (.names)                                             1.014     2.070
n9014.out[0] (.names)                                            0.261     2.331
n9015.in[0] (.names)                                             1.014     3.344
n9015.out[0] (.names)                                            0.261     3.605
n9016.in[2] (.names)                                             1.014     4.619
n9016.out[0] (.names)                                            0.261     4.880
n9017.in[1] (.names)                                             1.014     5.894
n9017.out[0] (.names)                                            0.261     6.155
n9018.in[0] (.names)                                             1.014     7.169
n9018.out[0] (.names)                                            0.261     7.430
n8759.in[0] (.names)                                             1.014     8.444
n8759.out[0] (.names)                                            0.261     8.705
n8760.in[2] (.names)                                             1.014     9.719
n8760.out[0] (.names)                                            0.261     9.980
n8764.in[0] (.names)                                             1.014    10.993
n8764.out[0] (.names)                                            0.261    11.254
n8754.in[0] (.names)                                             1.014    12.268
n8754.out[0] (.names)                                            0.261    12.529
n8814.in[0] (.names)                                             1.014    13.543
n8814.out[0] (.names)                                            0.261    13.804
n8817.in[2] (.names)                                             1.014    14.818
n8817.out[0] (.names)                                            0.261    15.079
n8819.in[1] (.names)                                             1.014    16.093
n8819.out[0] (.names)                                            0.261    16.354
n8820.in[0] (.names)                                             1.014    17.367
n8820.out[0] (.names)                                            0.261    17.628
n8821.in[0] (.names)                                             1.014    18.642
n8821.out[0] (.names)                                            0.261    18.903
n8822.in[0] (.names)                                             1.014    19.917
n8822.out[0] (.names)                                            0.261    20.178
n8827.in[1] (.names)                                             1.014    21.192
n8827.out[0] (.names)                                            0.261    21.453
n8829.in[1] (.names)                                             1.014    22.467
n8829.out[0] (.names)                                            0.261    22.728
n8811.in[1] (.names)                                             1.014    23.742
n8811.out[0] (.names)                                            0.261    24.003
n8860.in[0] (.names)                                             1.014    25.016
n8860.out[0] (.names)                                            0.261    25.277
n8861.in[0] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8862.in[0] (.names)                                             1.014    27.566
n8862.out[0] (.names)                                            0.261    27.827
n8863.in[0] (.names)                                             1.014    28.841
n8863.out[0] (.names)                                            0.261    29.102
n8866.in[1] (.names)                                             1.014    30.116
n8866.out[0] (.names)                                            0.261    30.377
n8868.in[2] (.names)                                             1.014    31.390
n8868.out[0] (.names)                                            0.261    31.651
n8869.in[0] (.names)                                             1.014    32.665
n8869.out[0] (.names)                                            0.261    32.926
n8870.in[0] (.names)                                             1.014    33.940
n8870.out[0] (.names)                                            0.261    34.201
n8871.in[0] (.names)                                             1.014    35.215
n8871.out[0] (.names)                                            0.261    35.476
n8872.in[0] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8338.in[0] (.names)                                             1.014    37.765
n8338.out[0] (.names)                                            0.261    38.026
n8838.in[0] (.names)                                             1.014    39.039
n8838.out[0] (.names)                                            0.261    39.300
n8839.in[2] (.names)                                             1.014    40.314
n8839.out[0] (.names)                                            0.261    40.575
n8840.in[0] (.names)                                             1.014    41.589
n8840.out[0] (.names)                                            0.261    41.850
n8350.in[0] (.names)                                             1.014    42.864
n8350.out[0] (.names)                                            0.261    43.125
n8368.in[0] (.names)                                             1.014    44.139
n8368.out[0] (.names)                                            0.261    44.400
n8880.in[1] (.names)                                             1.014    45.413
n8880.out[0] (.names)                                            0.261    45.674
n8881.in[1] (.names)                                             1.014    46.688
n8881.out[0] (.names)                                            0.261    46.949
n8842.in[0] (.names)                                             1.014    47.963
n8842.out[0] (.names)                                            0.261    48.224
n8376.in[0] (.names)                                             1.014    49.238
n8376.out[0] (.names)                                            0.261    49.499
n8612.in[2] (.names)                                             1.014    50.513
n8612.out[0] (.names)                                            0.261    50.774
n8813.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8813.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n8615.Q[0] (.latch clocked by pclk)
Endpoint  : n8613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8615.clk[0] (.latch)                                            1.014     1.014
n8615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9014.in[0] (.names)                                             1.014     2.070
n9014.out[0] (.names)                                            0.261     2.331
n9015.in[0] (.names)                                             1.014     3.344
n9015.out[0] (.names)                                            0.261     3.605
n9016.in[2] (.names)                                             1.014     4.619
n9016.out[0] (.names)                                            0.261     4.880
n9017.in[1] (.names)                                             1.014     5.894
n9017.out[0] (.names)                                            0.261     6.155
n9018.in[0] (.names)                                             1.014     7.169
n9018.out[0] (.names)                                            0.261     7.430
n8759.in[0] (.names)                                             1.014     8.444
n8759.out[0] (.names)                                            0.261     8.705
n8760.in[2] (.names)                                             1.014     9.719
n8760.out[0] (.names)                                            0.261     9.980
n8764.in[0] (.names)                                             1.014    10.993
n8764.out[0] (.names)                                            0.261    11.254
n8754.in[0] (.names)                                             1.014    12.268
n8754.out[0] (.names)                                            0.261    12.529
n8814.in[0] (.names)                                             1.014    13.543
n8814.out[0] (.names)                                            0.261    13.804
n8817.in[2] (.names)                                             1.014    14.818
n8817.out[0] (.names)                                            0.261    15.079
n8819.in[1] (.names)                                             1.014    16.093
n8819.out[0] (.names)                                            0.261    16.354
n8820.in[0] (.names)                                             1.014    17.367
n8820.out[0] (.names)                                            0.261    17.628
n8821.in[0] (.names)                                             1.014    18.642
n8821.out[0] (.names)                                            0.261    18.903
n8822.in[0] (.names)                                             1.014    19.917
n8822.out[0] (.names)                                            0.261    20.178
n8827.in[1] (.names)                                             1.014    21.192
n8827.out[0] (.names)                                            0.261    21.453
n8829.in[1] (.names)                                             1.014    22.467
n8829.out[0] (.names)                                            0.261    22.728
n8811.in[1] (.names)                                             1.014    23.742
n8811.out[0] (.names)                                            0.261    24.003
n8860.in[0] (.names)                                             1.014    25.016
n8860.out[0] (.names)                                            0.261    25.277
n8861.in[0] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8862.in[0] (.names)                                             1.014    27.566
n8862.out[0] (.names)                                            0.261    27.827
n8863.in[0] (.names)                                             1.014    28.841
n8863.out[0] (.names)                                            0.261    29.102
n8866.in[1] (.names)                                             1.014    30.116
n8866.out[0] (.names)                                            0.261    30.377
n8868.in[2] (.names)                                             1.014    31.390
n8868.out[0] (.names)                                            0.261    31.651
n8869.in[0] (.names)                                             1.014    32.665
n8869.out[0] (.names)                                            0.261    32.926
n8870.in[0] (.names)                                             1.014    33.940
n8870.out[0] (.names)                                            0.261    34.201
n8871.in[0] (.names)                                             1.014    35.215
n8871.out[0] (.names)                                            0.261    35.476
n8872.in[0] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8338.in[0] (.names)                                             1.014    37.765
n8338.out[0] (.names)                                            0.261    38.026
n8838.in[0] (.names)                                             1.014    39.039
n8838.out[0] (.names)                                            0.261    39.300
n8839.in[2] (.names)                                             1.014    40.314
n8839.out[0] (.names)                                            0.261    40.575
n8840.in[0] (.names)                                             1.014    41.589
n8840.out[0] (.names)                                            0.261    41.850
n8350.in[0] (.names)                                             1.014    42.864
n8350.out[0] (.names)                                            0.261    43.125
n8368.in[0] (.names)                                             1.014    44.139
n8368.out[0] (.names)                                            0.261    44.400
n8880.in[1] (.names)                                             1.014    45.413
n8880.out[0] (.names)                                            0.261    45.674
n8881.in[1] (.names)                                             1.014    46.688
n8881.out[0] (.names)                                            0.261    46.949
n8842.in[0] (.names)                                             1.014    47.963
n8842.out[0] (.names)                                            0.261    48.224
n8376.in[0] (.names)                                             1.014    49.238
n8376.out[0] (.names)                                            0.261    49.499
n8612.in[2] (.names)                                             1.014    50.513
n8612.out[0] (.names)                                            0.261    50.774
n8613.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8613.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n8134.Q[0] (.latch clocked by pclk)
Endpoint  : n1712.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8134.clk[0] (.latch)                                            1.014     1.014
n8134.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8128.in[0] (.names)                                             1.014     2.070
n8128.out[0] (.names)                                            0.261     2.331
n6957.in[0] (.names)                                             1.014     3.344
n6957.out[0] (.names)                                            0.261     3.605
n8125.in[0] (.names)                                             1.014     4.619
n8125.out[0] (.names)                                            0.261     4.880
n8166.in[2] (.names)                                             1.014     5.894
n8166.out[0] (.names)                                            0.261     6.155
n8167.in[0] (.names)                                             1.014     7.169
n8167.out[0] (.names)                                            0.261     7.430
n8214.in[2] (.names)                                             1.014     8.444
n8214.out[0] (.names)                                            0.261     8.705
n8218.in[2] (.names)                                             1.014     9.719
n8218.out[0] (.names)                                            0.261     9.980
n8219.in[2] (.names)                                             1.014    10.993
n8219.out[0] (.names)                                            0.261    11.254
n8181.in[0] (.names)                                             1.014    12.268
n8181.out[0] (.names)                                            0.261    12.529
n8152.in[0] (.names)                                             1.014    13.543
n8152.out[0] (.names)                                            0.261    13.804
n8239.in[1] (.names)                                             1.014    14.818
n8239.out[0] (.names)                                            0.261    15.079
n8229.in[0] (.names)                                             1.014    16.093
n8229.out[0] (.names)                                            0.261    16.354
n8242.in[0] (.names)                                             1.014    17.367
n8242.out[0] (.names)                                            0.261    17.628
n8244.in[0] (.names)                                             1.014    18.642
n8244.out[0] (.names)                                            0.261    18.903
n8245.in[0] (.names)                                             1.014    19.917
n8245.out[0] (.names)                                            0.261    20.178
n8223.in[0] (.names)                                             1.014    21.192
n8223.out[0] (.names)                                            0.261    21.453
n8243.in[0] (.names)                                             1.014    22.467
n8243.out[0] (.names)                                            0.261    22.728
n8248.in[0] (.names)                                             1.014    23.742
n8248.out[0] (.names)                                            0.261    24.003
n8250.in[1] (.names)                                             1.014    25.016
n8250.out[0] (.names)                                            0.261    25.277
n8233.in[0] (.names)                                             1.014    26.291
n8233.out[0] (.names)                                            0.261    26.552
n8251.in[0] (.names)                                             1.014    27.566
n8251.out[0] (.names)                                            0.261    27.827
n8252.in[1] (.names)                                             1.014    28.841
n8252.out[0] (.names)                                            0.261    29.102
n8253.in[2] (.names)                                             1.014    30.116
n8253.out[0] (.names)                                            0.261    30.377
n8274.in[0] (.names)                                             1.014    31.390
n8274.out[0] (.names)                                            0.261    31.651
n8276.in[1] (.names)                                             1.014    32.665
n8276.out[0] (.names)                                            0.261    32.926
n8235.in[0] (.names)                                             1.014    33.940
n8235.out[0] (.names)                                            0.261    34.201
n8277.in[0] (.names)                                             1.014    35.215
n8277.out[0] (.names)                                            0.261    35.476
n8280.in[0] (.names)                                             1.014    36.490
n8280.out[0] (.names)                                            0.261    36.751
n8220.in[1] (.names)                                             1.014    37.765
n8220.out[0] (.names)                                            0.261    38.026
n8281.in[0] (.names)                                             1.014    39.039
n8281.out[0] (.names)                                            0.261    39.300
n8283.in[0] (.names)                                             1.014    40.314
n8283.out[0] (.names)                                            0.261    40.575
n6876.in[0] (.names)                                             1.014    41.589
n6876.out[0] (.names)                                            0.261    41.850
n8254.in[1] (.names)                                             1.014    42.864
n8254.out[0] (.names)                                            0.261    43.125
n8255.in[3] (.names)                                             1.014    44.139
n8255.out[0] (.names)                                            0.261    44.400
n8257.in[2] (.names)                                             1.014    45.413
n8257.out[0] (.names)                                            0.261    45.674
n6855.in[0] (.names)                                             1.014    46.688
n6855.out[0] (.names)                                            0.261    46.949
n8258.in[0] (.names)                                             1.014    47.963
n8258.out[0] (.names)                                            0.261    48.224
n8259.in[0] (.names)                                             1.014    49.238
n8259.out[0] (.names)                                            0.261    49.499
n6844.in[1] (.names)                                             1.014    50.513
n6844.out[0] (.names)                                            0.261    50.774
n1712.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1712.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n8134.Q[0] (.latch clocked by pclk)
Endpoint  : n162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8134.clk[0] (.latch)                                            1.014     1.014
n8134.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8128.in[0] (.names)                                             1.014     2.070
n8128.out[0] (.names)                                            0.261     2.331
n6957.in[0] (.names)                                             1.014     3.344
n6957.out[0] (.names)                                            0.261     3.605
n8125.in[0] (.names)                                             1.014     4.619
n8125.out[0] (.names)                                            0.261     4.880
n8142.in[0] (.names)                                             1.014     5.894
n8142.out[0] (.names)                                            0.261     6.155
n8144.in[0] (.names)                                             1.014     7.169
n8144.out[0] (.names)                                            0.261     7.430
n8145.in[0] (.names)                                             1.014     8.444
n8145.out[0] (.names)                                            0.261     8.705
n8146.in[0] (.names)                                             1.014     9.719
n8146.out[0] (.names)                                            0.261     9.980
n8147.in[0] (.names)                                             1.014    10.993
n8147.out[0] (.names)                                            0.261    11.254
n8148.in[0] (.names)                                             1.014    12.268
n8148.out[0] (.names)                                            0.261    12.529
n8126.in[0] (.names)                                             1.014    13.543
n8126.out[0] (.names)                                            0.261    13.804
n8162.in[0] (.names)                                             1.014    14.818
n8162.out[0] (.names)                                            0.261    15.079
n8151.in[0] (.names)                                             1.014    16.093
n8151.out[0] (.names)                                            0.261    16.354
n8153.in[0] (.names)                                             1.014    17.367
n8153.out[0] (.names)                                            0.261    17.628
n8159.in[1] (.names)                                             1.014    18.642
n8159.out[0] (.names)                                            0.261    18.903
n8160.in[1] (.names)                                             1.014    19.917
n8160.out[0] (.names)                                            0.261    20.178
n8161.in[0] (.names)                                             1.014    21.192
n8161.out[0] (.names)                                            0.261    21.453
n920.in[0] (.names)                                              1.014    22.467
n920.out[0] (.names)                                             0.261    22.728
n921.in[0] (.names)                                              1.014    23.742
n921.out[0] (.names)                                             0.261    24.003
n929.in[2] (.names)                                              1.014    25.016
n929.out[0] (.names)                                             0.261    25.277
n930.in[3] (.names)                                              1.014    26.291
n930.out[0] (.names)                                             0.261    26.552
n931.in[1] (.names)                                              1.014    27.566
n931.out[0] (.names)                                             0.261    27.827
n932.in[0] (.names)                                              1.014    28.841
n932.out[0] (.names)                                             0.261    29.102
n934.in[1] (.names)                                              1.014    30.116
n934.out[0] (.names)                                             0.261    30.377
n935.in[0] (.names)                                              1.014    31.390
n935.out[0] (.names)                                             0.261    31.651
n927.in[1] (.names)                                              1.014    32.665
n927.out[0] (.names)                                             0.261    32.926
n937.in[0] (.names)                                              1.014    33.940
n937.out[0] (.names)                                             0.261    34.201
n939.in[1] (.names)                                              1.014    35.215
n939.out[0] (.names)                                             0.261    35.476
n894.in[0] (.names)                                              1.014    36.490
n894.out[0] (.names)                                             0.261    36.751
n928.in[1] (.names)                                              1.014    37.765
n928.out[0] (.names)                                             0.261    38.026
n940.in[1] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n943.in[0] (.names)                                              1.014    42.864
n943.out[0] (.names)                                             0.261    43.125
n945.in[0] (.names)                                              1.014    44.139
n945.out[0] (.names)                                             0.261    44.400
n946.in[0] (.names)                                              1.014    45.413
n946.out[0] (.names)                                             0.261    45.674
n947.in[0] (.names)                                              1.014    46.688
n947.out[0] (.names)                                             0.261    46.949
n949.in[2] (.names)                                              1.014    47.963
n949.out[0] (.names)                                             0.261    48.224
n866.in[0] (.names)                                              1.014    49.238
n866.out[0] (.names)                                             0.261    49.499
n878.in[0] (.names)                                              1.014    50.513
n878.out[0] (.names)                                             0.261    50.774
n162.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n162.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n7300.Q[0] (.latch clocked by pclk)
Endpoint  : n6906.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7300.clk[0] (.latch)                                            1.014     1.014
n7300.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7302.in[0] (.names)                                             1.014     2.070
n7302.out[0] (.names)                                            0.261     2.331
n7297.in[0] (.names)                                             1.014     3.344
n7297.out[0] (.names)                                            0.261     3.605
n7298.in[0] (.names)                                             1.014     4.619
n7298.out[0] (.names)                                            0.261     4.880
n7301.in[0] (.names)                                             1.014     5.894
n7301.out[0] (.names)                                            0.261     6.155
n7219.in[1] (.names)                                             1.014     7.169
n7219.out[0] (.names)                                            0.261     7.430
n7220.in[2] (.names)                                             1.014     8.444
n7220.out[0] (.names)                                            0.261     8.705
n7217.in[0] (.names)                                             1.014     9.719
n7217.out[0] (.names)                                            0.261     9.980
n7214.in[0] (.names)                                             1.014    10.993
n7214.out[0] (.names)                                            0.261    11.254
n7218.in[0] (.names)                                             1.014    12.268
n7218.out[0] (.names)                                            0.261    12.529
n7229.in[1] (.names)                                             1.014    13.543
n7229.out[0] (.names)                                            0.261    13.804
n7211.in[1] (.names)                                             1.014    14.818
n7211.out[0] (.names)                                            0.261    15.079
n7215.in[2] (.names)                                             1.014    16.093
n7215.out[0] (.names)                                            0.261    16.354
n7233.in[1] (.names)                                             1.014    17.367
n7233.out[0] (.names)                                            0.261    17.628
n7234.in[2] (.names)                                             1.014    18.642
n7234.out[0] (.names)                                            0.261    18.903
n7235.in[0] (.names)                                             1.014    19.917
n7235.out[0] (.names)                                            0.261    20.178
n7199.in[2] (.names)                                             1.014    21.192
n7199.out[0] (.names)                                            0.261    21.453
n7200.in[0] (.names)                                             1.014    22.467
n7200.out[0] (.names)                                            0.261    22.728
n7201.in[1] (.names)                                             1.014    23.742
n7201.out[0] (.names)                                            0.261    24.003
n7202.in[0] (.names)                                             1.014    25.016
n7202.out[0] (.names)                                            0.261    25.277
n7203.in[0] (.names)                                             1.014    26.291
n7203.out[0] (.names)                                            0.261    26.552
n7204.in[0] (.names)                                             1.014    27.566
n7204.out[0] (.names)                                            0.261    27.827
n7205.in[0] (.names)                                             1.014    28.841
n7205.out[0] (.names)                                            0.261    29.102
n7181.in[2] (.names)                                             1.014    30.116
n7181.out[0] (.names)                                            0.261    30.377
n7206.in[0] (.names)                                             1.014    31.390
n7206.out[0] (.names)                                            0.261    31.651
n7208.in[0] (.names)                                             1.014    32.665
n7208.out[0] (.names)                                            0.261    32.926
n7209.in[0] (.names)                                             1.014    33.940
n7209.out[0] (.names)                                            0.261    34.201
n7210.in[0] (.names)                                             1.014    35.215
n7210.out[0] (.names)                                            0.261    35.476
n6932.in[0] (.names)                                             1.014    36.490
n6932.out[0] (.names)                                            0.261    36.751
n6933.in[0] (.names)                                             1.014    37.765
n6933.out[0] (.names)                                            0.261    38.026
n6885.in[0] (.names)                                             1.014    39.039
n6885.out[0] (.names)                                            0.261    39.300
n6886.in[0] (.names)                                             1.014    40.314
n6886.out[0] (.names)                                            0.261    40.575
n6887.in[0] (.names)                                             1.014    41.589
n6887.out[0] (.names)                                            0.261    41.850
n6889.in[2] (.names)                                             1.014    42.864
n6889.out[0] (.names)                                            0.261    43.125
n6890.in[2] (.names)                                             1.014    44.139
n6890.out[0] (.names)                                            0.261    44.400
n235.in[0] (.names)                                              1.014    45.413
n235.out[0] (.names)                                             0.261    45.674
n6893.in[2] (.names)                                             1.014    46.688
n6893.out[0] (.names)                                            0.261    46.949
n6894.in[1] (.names)                                             1.014    47.963
n6894.out[0] (.names)                                            0.261    48.224
n6829.in[0] (.names)                                             1.014    49.238
n6829.out[0] (.names)                                            0.261    49.499
n6905.in[0] (.names)                                             1.014    50.513
n6905.out[0] (.names)                                            0.261    50.774
n6906.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6906.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n7300.Q[0] (.latch clocked by pclk)
Endpoint  : n213.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7300.clk[0] (.latch)                                            1.014     1.014
n7300.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7302.in[0] (.names)                                             1.014     2.070
n7302.out[0] (.names)                                            0.261     2.331
n7297.in[0] (.names)                                             1.014     3.344
n7297.out[0] (.names)                                            0.261     3.605
n7298.in[0] (.names)                                             1.014     4.619
n7298.out[0] (.names)                                            0.261     4.880
n7301.in[0] (.names)                                             1.014     5.894
n7301.out[0] (.names)                                            0.261     6.155
n7219.in[1] (.names)                                             1.014     7.169
n7219.out[0] (.names)                                            0.261     7.430
n7220.in[2] (.names)                                             1.014     8.444
n7220.out[0] (.names)                                            0.261     8.705
n7217.in[0] (.names)                                             1.014     9.719
n7217.out[0] (.names)                                            0.261     9.980
n7214.in[0] (.names)                                             1.014    10.993
n7214.out[0] (.names)                                            0.261    11.254
n7218.in[0] (.names)                                             1.014    12.268
n7218.out[0] (.names)                                            0.261    12.529
n7229.in[1] (.names)                                             1.014    13.543
n7229.out[0] (.names)                                            0.261    13.804
n7211.in[1] (.names)                                             1.014    14.818
n7211.out[0] (.names)                                            0.261    15.079
n7215.in[2] (.names)                                             1.014    16.093
n7215.out[0] (.names)                                            0.261    16.354
n7233.in[1] (.names)                                             1.014    17.367
n7233.out[0] (.names)                                            0.261    17.628
n7234.in[2] (.names)                                             1.014    18.642
n7234.out[0] (.names)                                            0.261    18.903
n7235.in[0] (.names)                                             1.014    19.917
n7235.out[0] (.names)                                            0.261    20.178
n7199.in[2] (.names)                                             1.014    21.192
n7199.out[0] (.names)                                            0.261    21.453
n7200.in[0] (.names)                                             1.014    22.467
n7200.out[0] (.names)                                            0.261    22.728
n7201.in[1] (.names)                                             1.014    23.742
n7201.out[0] (.names)                                            0.261    24.003
n7202.in[0] (.names)                                             1.014    25.016
n7202.out[0] (.names)                                            0.261    25.277
n7203.in[0] (.names)                                             1.014    26.291
n7203.out[0] (.names)                                            0.261    26.552
n7204.in[0] (.names)                                             1.014    27.566
n7204.out[0] (.names)                                            0.261    27.827
n7205.in[0] (.names)                                             1.014    28.841
n7205.out[0] (.names)                                            0.261    29.102
n7181.in[2] (.names)                                             1.014    30.116
n7181.out[0] (.names)                                            0.261    30.377
n7206.in[0] (.names)                                             1.014    31.390
n7206.out[0] (.names)                                            0.261    31.651
n7208.in[0] (.names)                                             1.014    32.665
n7208.out[0] (.names)                                            0.261    32.926
n7209.in[0] (.names)                                             1.014    33.940
n7209.out[0] (.names)                                            0.261    34.201
n7210.in[0] (.names)                                             1.014    35.215
n7210.out[0] (.names)                                            0.261    35.476
n6932.in[0] (.names)                                             1.014    36.490
n6932.out[0] (.names)                                            0.261    36.751
n6933.in[0] (.names)                                             1.014    37.765
n6933.out[0] (.names)                                            0.261    38.026
n6885.in[0] (.names)                                             1.014    39.039
n6885.out[0] (.names)                                            0.261    39.300
n6886.in[0] (.names)                                             1.014    40.314
n6886.out[0] (.names)                                            0.261    40.575
n6887.in[0] (.names)                                             1.014    41.589
n6887.out[0] (.names)                                            0.261    41.850
n6889.in[2] (.names)                                             1.014    42.864
n6889.out[0] (.names)                                            0.261    43.125
n6890.in[2] (.names)                                             1.014    44.139
n6890.out[0] (.names)                                            0.261    44.400
n235.in[0] (.names)                                              1.014    45.413
n235.out[0] (.names)                                             0.261    45.674
n6893.in[2] (.names)                                             1.014    46.688
n6893.out[0] (.names)                                            0.261    46.949
n6894.in[1] (.names)                                             1.014    47.963
n6894.out[0] (.names)                                            0.261    48.224
n6829.in[0] (.names)                                             1.014    49.238
n6829.out[0] (.names)                                            0.261    49.499
n6822.in[0] (.names)                                             1.014    50.513
n6822.out[0] (.names)                                            0.261    50.774
n213.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n213.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3714.in[0] (.names)                                             1.014    49.238
n3714.out[0] (.names)                                            0.261    49.499
n3292.in[0] (.names)                                             1.014    50.513
n3292.out[0] (.names)                                            0.261    50.774
n3293.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3293.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 44
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3697.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3290.in[1] (.names)                                             1.014    49.238
n3290.out[0] (.names)                                            0.261    49.499
n3250.in[0] (.names)                                             1.014    50.513
n3250.out[0] (.names)                                            0.261    50.774
n3697.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3697.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 45
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3290.in[1] (.names)                                             1.014    49.238
n3290.out[0] (.names)                                            0.261    49.499
n3250.in[0] (.names)                                             1.014    50.513
n3250.out[0] (.names)                                            0.261    50.774
n3692.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3692.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 46
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n2908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n2911.in[0] (.names)                                             1.014    31.390
n2911.out[0] (.names)                                            0.261    31.651
n2913.in[1] (.names)                                             1.014    32.665
n2913.out[0] (.names)                                            0.261    32.926
n2914.in[0] (.names)                                             1.014    33.940
n2914.out[0] (.names)                                            0.261    34.201
n2915.in[0] (.names)                                             1.014    35.215
n2915.out[0] (.names)                                            0.261    35.476
n2916.in[1] (.names)                                             1.014    36.490
n2916.out[0] (.names)                                            0.261    36.751
n2918.in[0] (.names)                                             1.014    37.765
n2918.out[0] (.names)                                            0.261    38.026
n2921.in[1] (.names)                                             1.014    39.039
n2921.out[0] (.names)                                            0.261    39.300
n2922.in[2] (.names)                                             1.014    40.314
n2922.out[0] (.names)                                            0.261    40.575
n316.in[0] (.names)                                              1.014    41.589
n316.out[0] (.names)                                             0.261    41.850
n2928.in[0] (.names)                                             1.014    42.864
n2928.out[0] (.names)                                            0.261    43.125
n2931.in[0] (.names)                                             1.014    44.139
n2931.out[0] (.names)                                            0.261    44.400
n2932.in[2] (.names)                                             1.014    45.413
n2932.out[0] (.names)                                            0.261    45.674
n2923.in[0] (.names)                                             1.014    46.688
n2923.out[0] (.names)                                            0.261    46.949
n296.in[1] (.names)                                              1.014    47.963
n296.out[0] (.names)                                             0.261    48.224
n2924.in[0] (.names)                                             1.014    49.238
n2924.out[0] (.names)                                            0.261    49.499
n2907.in[1] (.names)                                             1.014    50.513
n2907.out[0] (.names)                                            0.261    50.774
n2908.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2908.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 47
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n1080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1507.in[3] (.names)                                             1.014    44.139
n1507.out[0] (.names)                                            0.261    44.400
n1515.in[3] (.names)                                             1.014    45.413
n1515.out[0] (.names)                                            0.261    45.674
n1516.in[1] (.names)                                             1.014    46.688
n1516.out[0] (.names)                                            0.261    46.949
n322.in[0] (.names)                                              1.014    47.963
n322.out[0] (.names)                                             0.261    48.224
n1079.in[0] (.names)                                             1.014    49.238
n1079.out[0] (.names)                                            0.261    49.499
n1080.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1080.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n1668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1776.in[0] (.names)                                             1.014    31.390
n1776.out[0] (.names)                                            0.261    31.651
n1777.in[1] (.names)                                             1.014    32.665
n1777.out[0] (.names)                                            0.261    32.926
n1663.in[0] (.names)                                             1.014    33.940
n1663.out[0] (.names)                                            0.261    34.201
n1574.in[3] (.names)                                             1.014    35.215
n1574.out[0] (.names)                                            0.261    35.476
n1576.in[2] (.names)                                             1.014    36.490
n1576.out[0] (.names)                                            0.261    36.751
n1577.in[2] (.names)                                             1.014    37.765
n1577.out[0] (.names)                                            0.261    38.026
n1578.in[0] (.names)                                             1.014    39.039
n1578.out[0] (.names)                                            0.261    39.300
n1579.in[1] (.names)                                             1.014    40.314
n1579.out[0] (.names)                                            0.261    40.575
n1675.in[1] (.names)                                             1.014    41.589
n1675.out[0] (.names)                                            0.261    41.850
n1664.in[1] (.names)                                             1.014    42.864
n1664.out[0] (.names)                                            0.261    43.125
n1665.in[1] (.names)                                             1.014    44.139
n1665.out[0] (.names)                                            0.261    44.400
n1669.in[0] (.names)                                             1.014    45.413
n1669.out[0] (.names)                                            0.261    45.674
n1670.in[0] (.names)                                             1.014    46.688
n1670.out[0] (.names)                                            0.261    46.949
n1666.in[0] (.names)                                             1.014    47.963
n1666.out[0] (.names)                                            0.261    48.224
n1667.in[0] (.names)                                             1.014    49.238
n1667.out[0] (.names)                                            0.261    49.499
n1668.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n207.Q[0] (.latch clocked by pclk)
Endpoint  : n575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n207.clk[0] (.latch)                                             1.014     1.014
n207.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1739.in[0] (.names)                                             1.014     2.070
n1739.out[0] (.names)                                            0.261     2.331
n1743.in[1] (.names)                                             1.014     3.344
n1743.out[0] (.names)                                            0.261     3.605
n1744.in[0] (.names)                                             1.014     4.619
n1744.out[0] (.names)                                            0.261     4.880
n1745.in[0] (.names)                                             1.014     5.894
n1745.out[0] (.names)                                            0.261     6.155
n1746.in[1] (.names)                                             1.014     7.169
n1746.out[0] (.names)                                            0.261     7.430
n1676.in[0] (.names)                                             1.014     8.444
n1676.out[0] (.names)                                            0.261     8.705
n1678.in[0] (.names)                                             1.014     9.719
n1678.out[0] (.names)                                            0.261     9.980
n1679.in[2] (.names)                                             1.014    10.993
n1679.out[0] (.names)                                            0.261    11.254
n1681.in[1] (.names)                                             1.014    12.268
n1681.out[0] (.names)                                            0.261    12.529
n1682.in[0] (.names)                                             1.014    13.543
n1682.out[0] (.names)                                            0.261    13.804
n1683.in[0] (.names)                                             1.014    14.818
n1683.out[0] (.names)                                            0.261    15.079
n1686.in[0] (.names)                                             1.014    16.093
n1686.out[0] (.names)                                            0.261    16.354
n1671.in[0] (.names)                                             1.014    17.367
n1671.out[0] (.names)                                            0.261    17.628
n1691.in[2] (.names)                                             1.014    18.642
n1691.out[0] (.names)                                            0.261    18.903
n1692.in[2] (.names)                                             1.014    19.917
n1692.out[0] (.names)                                            0.261    20.178
n1695.in[0] (.names)                                             1.014    21.192
n1695.out[0] (.names)                                            0.261    21.453
n1701.in[1] (.names)                                             1.014    22.467
n1701.out[0] (.names)                                            0.261    22.728
n1703.in[2] (.names)                                             1.014    23.742
n1703.out[0] (.names)                                            0.261    24.003
n1704.in[0] (.names)                                             1.014    25.016
n1704.out[0] (.names)                                            0.261    25.277
n1705.in[0] (.names)                                             1.014    26.291
n1705.out[0] (.names)                                            0.261    26.552
n1708.in[1] (.names)                                             1.014    27.566
n1708.out[0] (.names)                                            0.261    27.827
n1709.in[0] (.names)                                             1.014    28.841
n1709.out[0] (.names)                                            0.261    29.102
n1714.in[2] (.names)                                             1.014    30.116
n1714.out[0] (.names)                                            0.261    30.377
n1715.in[0] (.names)                                             1.014    31.390
n1715.out[0] (.names)                                            0.261    31.651
n1693.in[1] (.names)                                             1.014    32.665
n1693.out[0] (.names)                                            0.261    32.926
n1732.in[3] (.names)                                             1.014    33.940
n1732.out[0] (.names)                                            0.261    34.201
n1724.in[0] (.names)                                             1.014    35.215
n1724.out[0] (.names)                                            0.261    35.476
n1733.in[0] (.names)                                             1.014    36.490
n1733.out[0] (.names)                                            0.261    36.751
n1731.in[0] (.names)                                             1.014    37.765
n1731.out[0] (.names)                                            0.261    38.026
n1718.in[1] (.names)                                             1.014    39.039
n1718.out[0] (.names)                                            0.261    39.300
n1719.in[0] (.names)                                             1.014    40.314
n1719.out[0] (.names)                                            0.261    40.575
n1720.in[1] (.names)                                             1.014    41.589
n1720.out[0] (.names)                                            0.261    41.850
n1716.in[0] (.names)                                             1.014    42.864
n1716.out[0] (.names)                                            0.261    43.125
n1063.in[2] (.names)                                             1.014    44.139
n1063.out[0] (.names)                                            0.261    44.400
n1735.in[1] (.names)                                             1.014    45.413
n1735.out[0] (.names)                                            0.261    45.674
n1736.in[0] (.names)                                             1.014    46.688
n1736.out[0] (.names)                                            0.261    46.949
n1737.in[0] (.names)                                             1.014    47.963
n1737.out[0] (.names)                                            0.261    48.224
n877.in[0] (.names)                                              1.014    49.238
n877.out[0] (.names)                                             0.261    49.499
n575.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n575.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n207.Q[0] (.latch clocked by pclk)
Endpoint  : n1738.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n207.clk[0] (.latch)                                             1.014     1.014
n207.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1739.in[0] (.names)                                             1.014     2.070
n1739.out[0] (.names)                                            0.261     2.331
n1743.in[1] (.names)                                             1.014     3.344
n1743.out[0] (.names)                                            0.261     3.605
n1744.in[0] (.names)                                             1.014     4.619
n1744.out[0] (.names)                                            0.261     4.880
n1745.in[0] (.names)                                             1.014     5.894
n1745.out[0] (.names)                                            0.261     6.155
n1746.in[1] (.names)                                             1.014     7.169
n1746.out[0] (.names)                                            0.261     7.430
n1676.in[0] (.names)                                             1.014     8.444
n1676.out[0] (.names)                                            0.261     8.705
n1678.in[0] (.names)                                             1.014     9.719
n1678.out[0] (.names)                                            0.261     9.980
n1679.in[2] (.names)                                             1.014    10.993
n1679.out[0] (.names)                                            0.261    11.254
n1681.in[1] (.names)                                             1.014    12.268
n1681.out[0] (.names)                                            0.261    12.529
n1682.in[0] (.names)                                             1.014    13.543
n1682.out[0] (.names)                                            0.261    13.804
n1683.in[0] (.names)                                             1.014    14.818
n1683.out[0] (.names)                                            0.261    15.079
n1686.in[0] (.names)                                             1.014    16.093
n1686.out[0] (.names)                                            0.261    16.354
n1671.in[0] (.names)                                             1.014    17.367
n1671.out[0] (.names)                                            0.261    17.628
n1691.in[2] (.names)                                             1.014    18.642
n1691.out[0] (.names)                                            0.261    18.903
n1692.in[2] (.names)                                             1.014    19.917
n1692.out[0] (.names)                                            0.261    20.178
n1695.in[0] (.names)                                             1.014    21.192
n1695.out[0] (.names)                                            0.261    21.453
n1701.in[1] (.names)                                             1.014    22.467
n1701.out[0] (.names)                                            0.261    22.728
n1703.in[2] (.names)                                             1.014    23.742
n1703.out[0] (.names)                                            0.261    24.003
n1704.in[0] (.names)                                             1.014    25.016
n1704.out[0] (.names)                                            0.261    25.277
n1705.in[0] (.names)                                             1.014    26.291
n1705.out[0] (.names)                                            0.261    26.552
n1708.in[1] (.names)                                             1.014    27.566
n1708.out[0] (.names)                                            0.261    27.827
n1709.in[0] (.names)                                             1.014    28.841
n1709.out[0] (.names)                                            0.261    29.102
n1714.in[2] (.names)                                             1.014    30.116
n1714.out[0] (.names)                                            0.261    30.377
n1715.in[0] (.names)                                             1.014    31.390
n1715.out[0] (.names)                                            0.261    31.651
n1693.in[1] (.names)                                             1.014    32.665
n1693.out[0] (.names)                                            0.261    32.926
n1732.in[3] (.names)                                             1.014    33.940
n1732.out[0] (.names)                                            0.261    34.201
n1724.in[0] (.names)                                             1.014    35.215
n1724.out[0] (.names)                                            0.261    35.476
n1733.in[0] (.names)                                             1.014    36.490
n1733.out[0] (.names)                                            0.261    36.751
n1731.in[0] (.names)                                             1.014    37.765
n1731.out[0] (.names)                                            0.261    38.026
n1718.in[1] (.names)                                             1.014    39.039
n1718.out[0] (.names)                                            0.261    39.300
n1719.in[0] (.names)                                             1.014    40.314
n1719.out[0] (.names)                                            0.261    40.575
n1720.in[1] (.names)                                             1.014    41.589
n1720.out[0] (.names)                                            0.261    41.850
n1716.in[0] (.names)                                             1.014    42.864
n1716.out[0] (.names)                                            0.261    43.125
n1063.in[2] (.names)                                             1.014    44.139
n1063.out[0] (.names)                                            0.261    44.400
n1735.in[1] (.names)                                             1.014    45.413
n1735.out[0] (.names)                                            0.261    45.674
n1736.in[0] (.names)                                             1.014    46.688
n1736.out[0] (.names)                                            0.261    46.949
n1737.in[0] (.names)                                             1.014    47.963
n1737.out[0] (.names)                                            0.261    48.224
n877.in[0] (.names)                                              1.014    49.238
n877.out[0] (.names)                                             0.261    49.499
n1738.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1738.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n2354.Q[0] (.latch clocked by pclk)
Endpoint  : n282.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2354.clk[0] (.latch)                                            1.014     1.014
n2354.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2355.in[0] (.names)                                             1.014     2.070
n2355.out[0] (.names)                                            0.261     2.331
n2263.in[1] (.names)                                             1.014     3.344
n2263.out[0] (.names)                                            0.261     3.605
n2359.in[1] (.names)                                             1.014     4.619
n2359.out[0] (.names)                                            0.261     4.880
n2360.in[2] (.names)                                             1.014     5.894
n2360.out[0] (.names)                                            0.261     6.155
n2364.in[3] (.names)                                             1.014     7.169
n2364.out[0] (.names)                                            0.261     7.430
n2365.in[1] (.names)                                             1.014     8.444
n2365.out[0] (.names)                                            0.261     8.705
n2366.in[0] (.names)                                             1.014     9.719
n2366.out[0] (.names)                                            0.261     9.980
n2494.in[2] (.names)                                             1.014    10.993
n2494.out[0] (.names)                                            0.261    11.254
n2505.in[0] (.names)                                             1.014    12.268
n2505.out[0] (.names)                                            0.261    12.529
n2507.in[0] (.names)                                             1.014    13.543
n2507.out[0] (.names)                                            0.261    13.804
n2508.in[1] (.names)                                             1.014    14.818
n2508.out[0] (.names)                                            0.261    15.079
n2503.in[0] (.names)                                             1.014    16.093
n2503.out[0] (.names)                                            0.261    16.354
n2504.in[1] (.names)                                             1.014    17.367
n2504.out[0] (.names)                                            0.261    17.628
n2511.in[0] (.names)                                             1.014    18.642
n2511.out[0] (.names)                                            0.261    18.903
n2513.in[1] (.names)                                             1.014    19.917
n2513.out[0] (.names)                                            0.261    20.178
n2514.in[0] (.names)                                             1.014    21.192
n2514.out[0] (.names)                                            0.261    21.453
n2515.in[0] (.names)                                             1.014    22.467
n2515.out[0] (.names)                                            0.261    22.728
n2454.in[0] (.names)                                             1.014    23.742
n2454.out[0] (.names)                                            0.261    24.003
n2516.in[0] (.names)                                             1.014    25.016
n2516.out[0] (.names)                                            0.261    25.277
n2423.in[0] (.names)                                             1.014    26.291
n2423.out[0] (.names)                                            0.261    26.552
n2517.in[1] (.names)                                             1.014    27.566
n2517.out[0] (.names)                                            0.261    27.827
n2518.in[0] (.names)                                             1.014    28.841
n2518.out[0] (.names)                                            0.261    29.102
n2519.in[0] (.names)                                             1.014    30.116
n2519.out[0] (.names)                                            0.261    30.377
n2604.in[1] (.names)                                             1.014    31.390
n2604.out[0] (.names)                                            0.261    31.651
n2203.in[0] (.names)                                             1.014    32.665
n2203.out[0] (.names)                                            0.261    32.926
n2608.in[0] (.names)                                             1.014    33.940
n2608.out[0] (.names)                                            0.261    34.201
n2609.in[2] (.names)                                             1.014    35.215
n2609.out[0] (.names)                                            0.261    35.476
n2611.in[0] (.names)                                             1.014    36.490
n2611.out[0] (.names)                                            0.261    36.751
n2612.in[0] (.names)                                             1.014    37.765
n2612.out[0] (.names)                                            0.261    38.026
n2614.in[2] (.names)                                             1.014    39.039
n2614.out[0] (.names)                                            0.261    39.300
n2615.in[1] (.names)                                             1.014    40.314
n2615.out[0] (.names)                                            0.261    40.575
n2616.in[0] (.names)                                             1.014    41.589
n2616.out[0] (.names)                                            0.261    41.850
n2605.in[1] (.names)                                             1.014    42.864
n2605.out[0] (.names)                                            0.261    43.125
n2618.in[1] (.names)                                             1.014    44.139
n2618.out[0] (.names)                                            0.261    44.400
n2619.in[1] (.names)                                             1.014    45.413
n2619.out[0] (.names)                                            0.261    45.674
n2620.in[0] (.names)                                             1.014    46.688
n2620.out[0] (.names)                                            0.261    46.949
n2189.in[0] (.names)                                             1.014    47.963
n2189.out[0] (.names)                                            0.261    48.224
n281.in[1] (.names)                                              1.014    49.238
n281.out[0] (.names)                                             0.261    49.499
n282.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n282.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n2354.Q[0] (.latch clocked by pclk)
Endpoint  : n2190.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2354.clk[0] (.latch)                                            1.014     1.014
n2354.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2355.in[0] (.names)                                             1.014     2.070
n2355.out[0] (.names)                                            0.261     2.331
n2263.in[1] (.names)                                             1.014     3.344
n2263.out[0] (.names)                                            0.261     3.605
n2359.in[1] (.names)                                             1.014     4.619
n2359.out[0] (.names)                                            0.261     4.880
n2360.in[2] (.names)                                             1.014     5.894
n2360.out[0] (.names)                                            0.261     6.155
n2364.in[3] (.names)                                             1.014     7.169
n2364.out[0] (.names)                                            0.261     7.430
n2365.in[1] (.names)                                             1.014     8.444
n2365.out[0] (.names)                                            0.261     8.705
n2366.in[0] (.names)                                             1.014     9.719
n2366.out[0] (.names)                                            0.261     9.980
n2494.in[2] (.names)                                             1.014    10.993
n2494.out[0] (.names)                                            0.261    11.254
n2505.in[0] (.names)                                             1.014    12.268
n2505.out[0] (.names)                                            0.261    12.529
n2507.in[0] (.names)                                             1.014    13.543
n2507.out[0] (.names)                                            0.261    13.804
n2508.in[1] (.names)                                             1.014    14.818
n2508.out[0] (.names)                                            0.261    15.079
n2503.in[0] (.names)                                             1.014    16.093
n2503.out[0] (.names)                                            0.261    16.354
n2504.in[1] (.names)                                             1.014    17.367
n2504.out[0] (.names)                                            0.261    17.628
n2511.in[0] (.names)                                             1.014    18.642
n2511.out[0] (.names)                                            0.261    18.903
n2513.in[1] (.names)                                             1.014    19.917
n2513.out[0] (.names)                                            0.261    20.178
n2514.in[0] (.names)                                             1.014    21.192
n2514.out[0] (.names)                                            0.261    21.453
n2515.in[0] (.names)                                             1.014    22.467
n2515.out[0] (.names)                                            0.261    22.728
n2454.in[0] (.names)                                             1.014    23.742
n2454.out[0] (.names)                                            0.261    24.003
n2516.in[0] (.names)                                             1.014    25.016
n2516.out[0] (.names)                                            0.261    25.277
n2423.in[0] (.names)                                             1.014    26.291
n2423.out[0] (.names)                                            0.261    26.552
n2517.in[1] (.names)                                             1.014    27.566
n2517.out[0] (.names)                                            0.261    27.827
n2518.in[0] (.names)                                             1.014    28.841
n2518.out[0] (.names)                                            0.261    29.102
n2519.in[0] (.names)                                             1.014    30.116
n2519.out[0] (.names)                                            0.261    30.377
n2604.in[1] (.names)                                             1.014    31.390
n2604.out[0] (.names)                                            0.261    31.651
n2203.in[0] (.names)                                             1.014    32.665
n2203.out[0] (.names)                                            0.261    32.926
n2608.in[0] (.names)                                             1.014    33.940
n2608.out[0] (.names)                                            0.261    34.201
n2609.in[2] (.names)                                             1.014    35.215
n2609.out[0] (.names)                                            0.261    35.476
n2611.in[0] (.names)                                             1.014    36.490
n2611.out[0] (.names)                                            0.261    36.751
n2612.in[0] (.names)                                             1.014    37.765
n2612.out[0] (.names)                                            0.261    38.026
n2614.in[2] (.names)                                             1.014    39.039
n2614.out[0] (.names)                                            0.261    39.300
n2615.in[1] (.names)                                             1.014    40.314
n2615.out[0] (.names)                                            0.261    40.575
n2616.in[0] (.names)                                             1.014    41.589
n2616.out[0] (.names)                                            0.261    41.850
n2605.in[1] (.names)                                             1.014    42.864
n2605.out[0] (.names)                                            0.261    43.125
n2618.in[1] (.names)                                             1.014    44.139
n2618.out[0] (.names)                                            0.261    44.400
n2619.in[1] (.names)                                             1.014    45.413
n2619.out[0] (.names)                                            0.261    45.674
n2620.in[0] (.names)                                             1.014    46.688
n2620.out[0] (.names)                                            0.261    46.949
n2189.in[0] (.names)                                             1.014    47.963
n2189.out[0] (.names)                                            0.261    48.224
n281.in[1] (.names)                                              1.014    49.238
n281.out[0] (.names)                                             0.261    49.499
n2190.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2190.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n2354.Q[0] (.latch clocked by pclk)
Endpoint  : n1914.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2354.clk[0] (.latch)                                            1.014     1.014
n2354.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2355.in[0] (.names)                                             1.014     2.070
n2355.out[0] (.names)                                            0.261     2.331
n2263.in[1] (.names)                                             1.014     3.344
n2263.out[0] (.names)                                            0.261     3.605
n2359.in[1] (.names)                                             1.014     4.619
n2359.out[0] (.names)                                            0.261     4.880
n2360.in[2] (.names)                                             1.014     5.894
n2360.out[0] (.names)                                            0.261     6.155
n2364.in[3] (.names)                                             1.014     7.169
n2364.out[0] (.names)                                            0.261     7.430
n2365.in[1] (.names)                                             1.014     8.444
n2365.out[0] (.names)                                            0.261     8.705
n2366.in[0] (.names)                                             1.014     9.719
n2366.out[0] (.names)                                            0.261     9.980
n2494.in[2] (.names)                                             1.014    10.993
n2494.out[0] (.names)                                            0.261    11.254
n2505.in[0] (.names)                                             1.014    12.268
n2505.out[0] (.names)                                            0.261    12.529
n2507.in[0] (.names)                                             1.014    13.543
n2507.out[0] (.names)                                            0.261    13.804
n2508.in[1] (.names)                                             1.014    14.818
n2508.out[0] (.names)                                            0.261    15.079
n2503.in[0] (.names)                                             1.014    16.093
n2503.out[0] (.names)                                            0.261    16.354
n2504.in[1] (.names)                                             1.014    17.367
n2504.out[0] (.names)                                            0.261    17.628
n2511.in[0] (.names)                                             1.014    18.642
n2511.out[0] (.names)                                            0.261    18.903
n2513.in[1] (.names)                                             1.014    19.917
n2513.out[0] (.names)                                            0.261    20.178
n2514.in[0] (.names)                                             1.014    21.192
n2514.out[0] (.names)                                            0.261    21.453
n2515.in[0] (.names)                                             1.014    22.467
n2515.out[0] (.names)                                            0.261    22.728
n2454.in[0] (.names)                                             1.014    23.742
n2454.out[0] (.names)                                            0.261    24.003
n2516.in[0] (.names)                                             1.014    25.016
n2516.out[0] (.names)                                            0.261    25.277
n2423.in[0] (.names)                                             1.014    26.291
n2423.out[0] (.names)                                            0.261    26.552
n2517.in[1] (.names)                                             1.014    27.566
n2517.out[0] (.names)                                            0.261    27.827
n2518.in[0] (.names)                                             1.014    28.841
n2518.out[0] (.names)                                            0.261    29.102
n2519.in[0] (.names)                                             1.014    30.116
n2519.out[0] (.names)                                            0.261    30.377
n2604.in[1] (.names)                                             1.014    31.390
n2604.out[0] (.names)                                            0.261    31.651
n2203.in[0] (.names)                                             1.014    32.665
n2203.out[0] (.names)                                            0.261    32.926
n2608.in[0] (.names)                                             1.014    33.940
n2608.out[0] (.names)                                            0.261    34.201
n2609.in[2] (.names)                                             1.014    35.215
n2609.out[0] (.names)                                            0.261    35.476
n2611.in[0] (.names)                                             1.014    36.490
n2611.out[0] (.names)                                            0.261    36.751
n2612.in[0] (.names)                                             1.014    37.765
n2612.out[0] (.names)                                            0.261    38.026
n2614.in[2] (.names)                                             1.014    39.039
n2614.out[0] (.names)                                            0.261    39.300
n2615.in[1] (.names)                                             1.014    40.314
n2615.out[0] (.names)                                            0.261    40.575
n2616.in[0] (.names)                                             1.014    41.589
n2616.out[0] (.names)                                            0.261    41.850
n2605.in[1] (.names)                                             1.014    42.864
n2605.out[0] (.names)                                            0.261    43.125
n2618.in[1] (.names)                                             1.014    44.139
n2618.out[0] (.names)                                            0.261    44.400
n2619.in[1] (.names)                                             1.014    45.413
n2619.out[0] (.names)                                            0.261    45.674
n2620.in[0] (.names)                                             1.014    46.688
n2620.out[0] (.names)                                            0.261    46.949
n2189.in[0] (.names)                                             1.014    47.963
n2189.out[0] (.names)                                            0.261    48.224
n1913.in[0] (.names)                                             1.014    49.238
n1913.out[0] (.names)                                            0.261    49.499
n1914.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1914.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n1087.Q[0] (.latch clocked by pclk)
Endpoint  : n387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1087.clk[0] (.latch)                                            1.014     1.014
n1087.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1319.in[0] (.names)                                             1.014     2.070
n1319.out[0] (.names)                                            0.261     2.331
n1320.in[1] (.names)                                             1.014     3.344
n1320.out[0] (.names)                                            0.261     3.605
n1321.in[2] (.names)                                             1.014     4.619
n1321.out[0] (.names)                                            0.261     4.880
n1322.in[0] (.names)                                             1.014     5.894
n1322.out[0] (.names)                                            0.261     6.155
n1323.in[2] (.names)                                             1.014     7.169
n1323.out[0] (.names)                                            0.261     7.430
n1324.in[1] (.names)                                             1.014     8.444
n1324.out[0] (.names)                                            0.261     8.705
n1325.in[0] (.names)                                             1.014     9.719
n1325.out[0] (.names)                                            0.261     9.980
n1326.in[0] (.names)                                             1.014    10.993
n1326.out[0] (.names)                                            0.261    11.254
n1327.in[2] (.names)                                             1.014    12.268
n1327.out[0] (.names)                                            0.261    12.529
n1171.in[1] (.names)                                             1.014    13.543
n1171.out[0] (.names)                                            0.261    13.804
n1172.in[3] (.names)                                             1.014    14.818
n1172.out[0] (.names)                                            0.261    15.079
n1142.in[1] (.names)                                             1.014    16.093
n1142.out[0] (.names)                                            0.261    16.354
n1180.in[0] (.names)                                             1.014    17.367
n1180.out[0] (.names)                                            0.261    17.628
n1181.in[0] (.names)                                             1.014    18.642
n1181.out[0] (.names)                                            0.261    18.903
n1099.in[1] (.names)                                             1.014    19.917
n1099.out[0] (.names)                                            0.261    20.178
n1145.in[2] (.names)                                             1.014    21.192
n1145.out[0] (.names)                                            0.261    21.453
n1147.in[0] (.names)                                             1.014    22.467
n1147.out[0] (.names)                                            0.261    22.728
n1148.in[1] (.names)                                             1.014    23.742
n1148.out[0] (.names)                                            0.261    24.003
n1149.in[1] (.names)                                             1.014    25.016
n1149.out[0] (.names)                                            0.261    25.277
n1151.in[0] (.names)                                             1.014    26.291
n1151.out[0] (.names)                                            0.261    26.552
n1152.in[0] (.names)                                             1.014    27.566
n1152.out[0] (.names)                                            0.261    27.827
n1163.in[3] (.names)                                             1.014    28.841
n1163.out[0] (.names)                                            0.261    29.102
n1165.in[2] (.names)                                             1.014    30.116
n1165.out[0] (.names)                                            0.261    30.377
n1157.in[2] (.names)                                             1.014    31.390
n1157.out[0] (.names)                                            0.261    31.651
n1166.in[0] (.names)                                             1.014    32.665
n1166.out[0] (.names)                                            0.261    32.926
n1167.in[1] (.names)                                             1.014    33.940
n1167.out[0] (.names)                                            0.261    34.201
n1169.in[1] (.names)                                             1.014    35.215
n1169.out[0] (.names)                                            0.261    35.476
n1158.in[0] (.names)                                             1.014    36.490
n1158.out[0] (.names)                                            0.261    36.751
n1156.in[0] (.names)                                             1.014    37.765
n1156.out[0] (.names)                                            0.261    38.026
n1153.in[0] (.names)                                             1.014    39.039
n1153.out[0] (.names)                                            0.261    39.300
n1154.in[2] (.names)                                             1.014    40.314
n1154.out[0] (.names)                                            0.261    40.575
n1155.in[0] (.names)                                             1.014    41.589
n1155.out[0] (.names)                                            0.261    41.850
n854.in[0] (.names)                                              1.014    42.864
n854.out[0] (.names)                                             0.261    43.125
n1160.in[0] (.names)                                             1.014    44.139
n1160.out[0] (.names)                                            0.261    44.400
n1161.in[0] (.names)                                             1.014    45.413
n1161.out[0] (.names)                                            0.261    45.674
n1162.in[1] (.names)                                             1.014    46.688
n1162.out[0] (.names)                                            0.261    46.949
n875.in[0] (.names)                                              1.014    47.963
n875.out[0] (.names)                                             0.261    48.224
n1071.in[0] (.names)                                             1.014    49.238
n1071.out[0] (.names)                                            0.261    49.499
n387.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n171.Q[0] (.latch clocked by pclk)
Endpoint  : n1331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n171.clk[0] (.latch)                                             1.014     1.014
n171.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1340.in[0] (.names)                                             1.014     2.070
n1340.out[0] (.names)                                            0.261     2.331
n1344.in[1] (.names)                                             1.014     3.344
n1344.out[0] (.names)                                            0.261     3.605
n1345.in[0] (.names)                                             1.014     4.619
n1345.out[0] (.names)                                            0.261     4.880
n1341.in[0] (.names)                                             1.014     5.894
n1341.out[0] (.names)                                            0.261     6.155
n1350.in[0] (.names)                                             1.014     7.169
n1350.out[0] (.names)                                            0.261     7.430
n1351.in[0] (.names)                                             1.014     8.444
n1351.out[0] (.names)                                            0.261     8.705
n1348.in[0] (.names)                                             1.014     9.719
n1348.out[0] (.names)                                            0.261     9.980
n1369.in[3] (.names)                                             1.014    10.993
n1369.out[0] (.names)                                            0.261    11.254
n1370.in[1] (.names)                                             1.014    12.268
n1370.out[0] (.names)                                            0.261    12.529
n1372.in[1] (.names)                                             1.014    13.543
n1372.out[0] (.names)                                            0.261    13.804
n1373.in[0] (.names)                                             1.014    14.818
n1373.out[0] (.names)                                            0.261    15.079
n1375.in[1] (.names)                                             1.014    16.093
n1375.out[0] (.names)                                            0.261    16.354
n1376.in[1] (.names)                                             1.014    17.367
n1376.out[0] (.names)                                            0.261    17.628
n1377.in[0] (.names)                                             1.014    18.642
n1377.out[0] (.names)                                            0.261    18.903
n1378.in[0] (.names)                                             1.014    19.917
n1378.out[0] (.names)                                            0.261    20.178
n1403.in[3] (.names)                                             1.014    21.192
n1403.out[0] (.names)                                            0.261    21.453
n1404.in[2] (.names)                                             1.014    22.467
n1404.out[0] (.names)                                            0.261    22.728
n1406.in[1] (.names)                                             1.014    23.742
n1406.out[0] (.names)                                            0.261    24.003
n1379.in[0] (.names)                                             1.014    25.016
n1379.out[0] (.names)                                            0.261    25.277
n1380.in[1] (.names)                                             1.014    26.291
n1380.out[0] (.names)                                            0.261    26.552
n1382.in[0] (.names)                                             1.014    27.566
n1382.out[0] (.names)                                            0.261    27.827
n1383.in[0] (.names)                                             1.014    28.841
n1383.out[0] (.names)                                            0.261    29.102
n1384.in[1] (.names)                                             1.014    30.116
n1384.out[0] (.names)                                            0.261    30.377
n1386.in[3] (.names)                                             1.014    31.390
n1386.out[0] (.names)                                            0.261    31.651
n1387.in[1] (.names)                                             1.014    32.665
n1387.out[0] (.names)                                            0.261    32.926
n1388.in[0] (.names)                                             1.014    33.940
n1388.out[0] (.names)                                            0.261    34.201
n1389.in[0] (.names)                                             1.014    35.215
n1389.out[0] (.names)                                            0.261    35.476
n1390.in[0] (.names)                                             1.014    36.490
n1390.out[0] (.names)                                            0.261    36.751
n1391.in[0] (.names)                                             1.014    37.765
n1391.out[0] (.names)                                            0.261    38.026
n1392.in[0] (.names)                                             1.014    39.039
n1392.out[0] (.names)                                            0.261    39.300
n1393.in[1] (.names)                                             1.014    40.314
n1393.out[0] (.names)                                            0.261    40.575
n1086.in[1] (.names)                                             1.014    41.589
n1086.out[0] (.names)                                            0.261    41.850
n1056.in[1] (.names)                                             1.014    42.864
n1056.out[0] (.names)                                            0.261    43.125
n324.in[1] (.names)                                              1.014    44.139
n324.out[0] (.names)                                             0.261    44.400
n1396.in[0] (.names)                                             1.014    45.413
n1396.out[0] (.names)                                            0.261    45.674
n1397.in[0] (.names)                                             1.014    46.688
n1397.out[0] (.names)                                            0.261    46.949
n1334.in[1] (.names)                                             1.014    47.963
n1334.out[0] (.names)                                            0.261    48.224
n1335.in[3] (.names)                                             1.014    49.238
n1335.out[0] (.names)                                            0.261    49.499
n1331.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1331.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n269.Q[0] (.latch clocked by pclk)
Endpoint  : n2651.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n269.clk[0] (.latch)                                             1.014     1.014
n269.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4050.in[0] (.names)                                             1.014     2.070
n4050.out[0] (.names)                                            0.261     2.331
n4107.in[2] (.names)                                             1.014     3.344
n4107.out[0] (.names)                                            0.261     3.605
n4108.in[1] (.names)                                             1.014     4.619
n4108.out[0] (.names)                                            0.261     4.880
n4112.in[1] (.names)                                             1.014     5.894
n4112.out[0] (.names)                                            0.261     6.155
n4060.in[2] (.names)                                             1.014     7.169
n4060.out[0] (.names)                                            0.261     7.430
n4046.in[1] (.names)                                             1.014     8.444
n4046.out[0] (.names)                                            0.261     8.705
n4035.in[0] (.names)                                             1.014     9.719
n4035.out[0] (.names)                                            0.261     9.980
n4089.in[0] (.names)                                             1.014    10.993
n4089.out[0] (.names)                                            0.261    11.254
n4053.in[1] (.names)                                             1.014    12.268
n4053.out[0] (.names)                                            0.261    12.529
n4093.in[0] (.names)                                             1.014    13.543
n4093.out[0] (.names)                                            0.261    13.804
n4094.in[0] (.names)                                             1.014    14.818
n4094.out[0] (.names)                                            0.261    15.079
n4095.in[0] (.names)                                             1.014    16.093
n4095.out[0] (.names)                                            0.261    16.354
n4051.in[0] (.names)                                             1.014    17.367
n4051.out[0] (.names)                                            0.261    17.628
n4054.in[0] (.names)                                             1.014    18.642
n4054.out[0] (.names)                                            0.261    18.903
n4055.in[0] (.names)                                             1.014    19.917
n4055.out[0] (.names)                                            0.261    20.178
n4056.in[3] (.names)                                             1.014    21.192
n4056.out[0] (.names)                                            0.261    21.453
n4057.in[0] (.names)                                             1.014    22.467
n4057.out[0] (.names)                                            0.261    22.728
n4058.in[0] (.names)                                             1.014    23.742
n4058.out[0] (.names)                                            0.261    24.003
n4066.in[1] (.names)                                             1.014    25.016
n4066.out[0] (.names)                                            0.261    25.277
n4069.in[0] (.names)                                             1.014    26.291
n4069.out[0] (.names)                                            0.261    26.552
n4072.in[0] (.names)                                             1.014    27.566
n4072.out[0] (.names)                                            0.261    27.827
n4073.in[3] (.names)                                             1.014    28.841
n4073.out[0] (.names)                                            0.261    29.102
n4074.in[1] (.names)                                             1.014    30.116
n4074.out[0] (.names)                                            0.261    30.377
n4075.in[0] (.names)                                             1.014    31.390
n4075.out[0] (.names)                                            0.261    31.651
n4076.in[0] (.names)                                             1.014    32.665
n4076.out[0] (.names)                                            0.261    32.926
n4078.in[2] (.names)                                             1.014    33.940
n4078.out[0] (.names)                                            0.261    34.201
n4080.in[1] (.names)                                             1.014    35.215
n4080.out[0] (.names)                                            0.261    35.476
n4082.in[0] (.names)                                             1.014    36.490
n4082.out[0] (.names)                                            0.261    36.751
n4083.in[0] (.names)                                             1.014    37.765
n4083.out[0] (.names)                                            0.261    38.026
n4084.in[0] (.names)                                             1.014    39.039
n4084.out[0] (.names)                                            0.261    39.300
n4085.in[1] (.names)                                             1.014    40.314
n4085.out[0] (.names)                                            0.261    40.575
n4423.in[2] (.names)                                             1.014    41.589
n4423.out[0] (.names)                                            0.261    41.850
n4424.in[1] (.names)                                             1.014    42.864
n4424.out[0] (.names)                                            0.261    43.125
n4425.in[0] (.names)                                             1.014    44.139
n4425.out[0] (.names)                                            0.261    44.400
n4426.in[0] (.names)                                             1.014    45.413
n4426.out[0] (.names)                                            0.261    45.674
n4427.in[1] (.names)                                             1.014    46.688
n4427.out[0] (.names)                                            0.261    46.949
n4428.in[1] (.names)                                             1.014    47.963
n4428.out[0] (.names)                                            0.261    48.224
n2650.in[0] (.names)                                             1.014    49.238
n2650.out[0] (.names)                                            0.261    49.499
n2651.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2651.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n2815.Q[0] (.latch clocked by pclk)
Endpoint  : n303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2815.clk[0] (.latch)                                            1.014     1.014
n2815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2816.in[0] (.names)                                             1.014     2.070
n2816.out[0] (.names)                                            0.261     2.331
n2818.in[0] (.names)                                             1.014     3.344
n2818.out[0] (.names)                                            0.261     3.605
n2822.in[2] (.names)                                             1.014     4.619
n2822.out[0] (.names)                                            0.261     4.880
n2823.in[0] (.names)                                             1.014     5.894
n2823.out[0] (.names)                                            0.261     6.155
n2671.in[0] (.names)                                             1.014     7.169
n2671.out[0] (.names)                                            0.261     7.430
n2699.in[1] (.names)                                             1.014     8.444
n2699.out[0] (.names)                                            0.261     8.705
n2667.in[0] (.names)                                             1.014     9.719
n2667.out[0] (.names)                                            0.261     9.980
n2700.in[0] (.names)                                             1.014    10.993
n2700.out[0] (.names)                                            0.261    11.254
n2703.in[0] (.names)                                             1.014    12.268
n2703.out[0] (.names)                                            0.261    12.529
n2704.in[2] (.names)                                             1.014    13.543
n2704.out[0] (.names)                                            0.261    13.804
n2668.in[0] (.names)                                             1.014    14.818
n2668.out[0] (.names)                                            0.261    15.079
n2669.in[1] (.names)                                             1.014    16.093
n2669.out[0] (.names)                                            0.261    16.354
n2730.in[1] (.names)                                             1.014    17.367
n2730.out[0] (.names)                                            0.261    17.628
n2733.in[1] (.names)                                             1.014    18.642
n2733.out[0] (.names)                                            0.261    18.903
n2731.in[0] (.names)                                             1.014    19.917
n2731.out[0] (.names)                                            0.261    20.178
n2732.in[0] (.names)                                             1.014    21.192
n2732.out[0] (.names)                                            0.261    21.453
n2734.in[1] (.names)                                             1.014    22.467
n2734.out[0] (.names)                                            0.261    22.728
n2735.in[0] (.names)                                             1.014    23.742
n2735.out[0] (.names)                                            0.261    24.003
n2681.in[0] (.names)                                             1.014    25.016
n2681.out[0] (.names)                                            0.261    25.277
n2682.in[0] (.names)                                             1.014    26.291
n2682.out[0] (.names)                                            0.261    26.552
n2683.in[1] (.names)                                             1.014    27.566
n2683.out[0] (.names)                                            0.261    27.827
n2684.in[0] (.names)                                             1.014    28.841
n2684.out[0] (.names)                                            0.261    29.102
n2678.in[0] (.names)                                             1.014    30.116
n2678.out[0] (.names)                                            0.261    30.377
n2680.in[0] (.names)                                             1.014    31.390
n2680.out[0] (.names)                                            0.261    31.651
n2675.in[1] (.names)                                             1.014    32.665
n2675.out[0] (.names)                                            0.261    32.926
n2685.in[1] (.names)                                             1.014    33.940
n2685.out[0] (.names)                                            0.261    34.201
n2686.in[1] (.names)                                             1.014    35.215
n2686.out[0] (.names)                                            0.261    35.476
n2687.in[0] (.names)                                             1.014    36.490
n2687.out[0] (.names)                                            0.261    36.751
n2689.in[2] (.names)                                             1.014    37.765
n2689.out[0] (.names)                                            0.261    38.026
n2690.in[1] (.names)                                             1.014    39.039
n2690.out[0] (.names)                                            0.261    39.300
n2691.in[0] (.names)                                             1.014    40.314
n2691.out[0] (.names)                                            0.261    40.575
n2692.in[1] (.names)                                             1.014    41.589
n2692.out[0] (.names)                                            0.261    41.850
n2693.in[0] (.names)                                             1.014    42.864
n2693.out[0] (.names)                                            0.261    43.125
n2694.in[1] (.names)                                             1.014    44.139
n2694.out[0] (.names)                                            0.261    44.400
n2695.in[1] (.names)                                             1.014    45.413
n2695.out[0] (.names)                                            0.261    45.674
n272.in[1] (.names)                                              1.014    46.688
n272.out[0] (.names)                                             0.261    46.949
n2696.in[0] (.names)                                             1.014    47.963
n2696.out[0] (.names)                                            0.261    48.224
n302.in[1] (.names)                                              1.014    49.238
n302.out[0] (.names)                                             0.261    49.499
n303.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n303.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n2815.Q[0] (.latch clocked by pclk)
Endpoint  : n185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2815.clk[0] (.latch)                                            1.014     1.014
n2815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2816.in[0] (.names)                                             1.014     2.070
n2816.out[0] (.names)                                            0.261     2.331
n2818.in[0] (.names)                                             1.014     3.344
n2818.out[0] (.names)                                            0.261     3.605
n2822.in[2] (.names)                                             1.014     4.619
n2822.out[0] (.names)                                            0.261     4.880
n2823.in[0] (.names)                                             1.014     5.894
n2823.out[0] (.names)                                            0.261     6.155
n2671.in[0] (.names)                                             1.014     7.169
n2671.out[0] (.names)                                            0.261     7.430
n2862.in[2] (.names)                                             1.014     8.444
n2862.out[0] (.names)                                            0.261     8.705
n2864.in[0] (.names)                                             1.014     9.719
n2864.out[0] (.names)                                            0.261     9.980
n2797.in[0] (.names)                                             1.014    10.993
n2797.out[0] (.names)                                            0.261    11.254
n2796.in[0] (.names)                                             1.014    12.268
n2796.out[0] (.names)                                            0.261    12.529
n2746.in[1] (.names)                                             1.014    13.543
n2746.out[0] (.names)                                            0.261    13.804
n2747.in[1] (.names)                                             1.014    14.818
n2747.out[0] (.names)                                            0.261    15.079
n2748.in[0] (.names)                                             1.014    16.093
n2748.out[0] (.names)                                            0.261    16.354
n2749.in[1] (.names)                                             1.014    17.367
n2749.out[0] (.names)                                            0.261    17.628
n2750.in[0] (.names)                                             1.014    18.642
n2750.out[0] (.names)                                            0.261    18.903
n2751.in[0] (.names)                                             1.014    19.917
n2751.out[0] (.names)                                            0.261    20.178
n2752.in[0] (.names)                                             1.014    21.192
n2752.out[0] (.names)                                            0.261    21.453
n2753.in[0] (.names)                                             1.014    22.467
n2753.out[0] (.names)                                            0.261    22.728
n2742.in[0] (.names)                                             1.014    23.742
n2742.out[0] (.names)                                            0.261    24.003
n2743.in[0] (.names)                                             1.014    25.016
n2743.out[0] (.names)                                            0.261    25.277
n2756.in[0] (.names)                                             1.014    26.291
n2756.out[0] (.names)                                            0.261    26.552
n2757.in[0] (.names)                                             1.014    27.566
n2757.out[0] (.names)                                            0.261    27.827
n2759.in[0] (.names)                                             1.014    28.841
n2759.out[0] (.names)                                            0.261    29.102
n2760.in[0] (.names)                                             1.014    30.116
n2760.out[0] (.names)                                            0.261    30.377
n2763.in[2] (.names)                                             1.014    31.390
n2763.out[0] (.names)                                            0.261    31.651
n2765.in[2] (.names)                                             1.014    32.665
n2765.out[0] (.names)                                            0.261    32.926
n264.in[0] (.names)                                              1.014    33.940
n264.out[0] (.names)                                             0.261    34.201
n2766.in[0] (.names)                                             1.014    35.215
n2766.out[0] (.names)                                            0.261    35.476
n3047.in[1] (.names)                                             1.014    36.490
n3047.out[0] (.names)                                            0.261    36.751
n232.in[0] (.names)                                              1.014    37.765
n232.out[0] (.names)                                             0.261    38.026
n2629.in[3] (.names)                                             1.014    39.039
n2629.out[0] (.names)                                            0.261    39.300
n3036.in[0] (.names)                                             1.014    40.314
n3036.out[0] (.names)                                            0.261    40.575
n3040.in[0] (.names)                                             1.014    41.589
n3040.out[0] (.names)                                            0.261    41.850
n3041.in[0] (.names)                                             1.014    42.864
n3041.out[0] (.names)                                            0.261    43.125
n3034.in[0] (.names)                                             1.014    44.139
n3034.out[0] (.names)                                            0.261    44.400
n3035.in[0] (.names)                                             1.014    45.413
n3035.out[0] (.names)                                            0.261    45.674
n3038.in[3] (.names)                                             1.014    46.688
n3038.out[0] (.names)                                            0.261    46.949
n314.in[0] (.names)                                              1.014    47.963
n314.out[0] (.names)                                             0.261    48.224
n2630.in[0] (.names)                                             1.014    49.238
n2630.out[0] (.names)                                            0.261    49.499
n185.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n185.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n2815.Q[0] (.latch clocked by pclk)
Endpoint  : n2962.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2815.clk[0] (.latch)                                            1.014     1.014
n2815.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2816.in[0] (.names)                                             1.014     2.070
n2816.out[0] (.names)                                            0.261     2.331
n2818.in[0] (.names)                                             1.014     3.344
n2818.out[0] (.names)                                            0.261     3.605
n2822.in[2] (.names)                                             1.014     4.619
n2822.out[0] (.names)                                            0.261     4.880
n2823.in[0] (.names)                                             1.014     5.894
n2823.out[0] (.names)                                            0.261     6.155
n2671.in[0] (.names)                                             1.014     7.169
n2671.out[0] (.names)                                            0.261     7.430
n2862.in[2] (.names)                                             1.014     8.444
n2862.out[0] (.names)                                            0.261     8.705
n2864.in[0] (.names)                                             1.014     9.719
n2864.out[0] (.names)                                            0.261     9.980
n2797.in[0] (.names)                                             1.014    10.993
n2797.out[0] (.names)                                            0.261    11.254
n2796.in[0] (.names)                                             1.014    12.268
n2796.out[0] (.names)                                            0.261    12.529
n2746.in[1] (.names)                                             1.014    13.543
n2746.out[0] (.names)                                            0.261    13.804
n2747.in[1] (.names)                                             1.014    14.818
n2747.out[0] (.names)                                            0.261    15.079
n2748.in[0] (.names)                                             1.014    16.093
n2748.out[0] (.names)                                            0.261    16.354
n2749.in[1] (.names)                                             1.014    17.367
n2749.out[0] (.names)                                            0.261    17.628
n2750.in[0] (.names)                                             1.014    18.642
n2750.out[0] (.names)                                            0.261    18.903
n2751.in[0] (.names)                                             1.014    19.917
n2751.out[0] (.names)                                            0.261    20.178
n2752.in[0] (.names)                                             1.014    21.192
n2752.out[0] (.names)                                            0.261    21.453
n2753.in[0] (.names)                                             1.014    22.467
n2753.out[0] (.names)                                            0.261    22.728
n2742.in[0] (.names)                                             1.014    23.742
n2742.out[0] (.names)                                            0.261    24.003
n2743.in[0] (.names)                                             1.014    25.016
n2743.out[0] (.names)                                            0.261    25.277
n2756.in[0] (.names)                                             1.014    26.291
n2756.out[0] (.names)                                            0.261    26.552
n2757.in[0] (.names)                                             1.014    27.566
n2757.out[0] (.names)                                            0.261    27.827
n2759.in[0] (.names)                                             1.014    28.841
n2759.out[0] (.names)                                            0.261    29.102
n2982.in[1] (.names)                                             1.014    30.116
n2982.out[0] (.names)                                            0.261    30.377
n2985.in[0] (.names)                                             1.014    31.390
n2985.out[0] (.names)                                            0.261    31.651
n2989.in[1] (.names)                                             1.014    32.665
n2989.out[0] (.names)                                            0.261    32.926
n2990.in[0] (.names)                                             1.014    33.940
n2990.out[0] (.names)                                            0.261    34.201
n2991.in[1] (.names)                                             1.014    35.215
n2991.out[0] (.names)                                            0.261    35.476
n2992.in[1] (.names)                                             1.014    36.490
n2992.out[0] (.names)                                            0.261    36.751
n2993.in[0] (.names)                                             1.014    37.765
n2993.out[0] (.names)                                            0.261    38.026
n2999.in[2] (.names)                                             1.014    39.039
n2999.out[0] (.names)                                            0.261    39.300
n2986.in[2] (.names)                                             1.014    40.314
n2986.out[0] (.names)                                            0.261    40.575
n3001.in[1] (.names)                                             1.014    41.589
n3001.out[0] (.names)                                            0.261    41.850
n2649.in[0] (.names)                                             1.014    42.864
n2649.out[0] (.names)                                            0.261    43.125
n306.in[0] (.names)                                              1.014    44.139
n306.out[0] (.names)                                             0.261    44.400
n3006.in[1] (.names)                                             1.014    45.413
n3006.out[0] (.names)                                            0.261    45.674
n3004.in[0] (.names)                                             1.014    46.688
n3004.out[0] (.names)                                            0.261    46.949
n2633.in[0] (.names)                                             1.014    47.963
n2633.out[0] (.names)                                            0.261    48.224
n3005.in[1] (.names)                                             1.014    49.238
n3005.out[0] (.names)                                            0.261    49.499
n2962.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2962.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n2697.Q[0] (.latch clocked by pclk)
Endpoint  : n183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2697.clk[0] (.latch)                                            1.014     1.014
n2697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3362.in[0] (.names)                                             1.014     2.070
n3362.out[0] (.names)                                            0.261     2.331
n3363.in[2] (.names)                                             1.014     3.344
n3363.out[0] (.names)                                            0.261     3.605
n3364.in[2] (.names)                                             1.014     4.619
n3364.out[0] (.names)                                            0.261     4.880
n3365.in[1] (.names)                                             1.014     5.894
n3365.out[0] (.names)                                            0.261     6.155
n3369.in[2] (.names)                                             1.014     7.169
n3369.out[0] (.names)                                            0.261     7.430
n3370.in[0] (.names)                                             1.014     8.444
n3370.out[0] (.names)                                            0.261     8.705
n3372.in[0] (.names)                                             1.014     9.719
n3372.out[0] (.names)                                            0.261     9.980
n3373.in[0] (.names)                                             1.014    10.993
n3373.out[0] (.names)                                            0.261    11.254
n3374.in[0] (.names)                                             1.014    12.268
n3374.out[0] (.names)                                            0.261    12.529
n3375.in[0] (.names)                                             1.014    13.543
n3375.out[0] (.names)                                            0.261    13.804
n3377.in[0] (.names)                                             1.014    14.818
n3377.out[0] (.names)                                            0.261    15.079
n3378.in[0] (.names)                                             1.014    16.093
n3378.out[0] (.names)                                            0.261    16.354
n3381.in[2] (.names)                                             1.014    17.367
n3381.out[0] (.names)                                            0.261    17.628
n3382.in[0] (.names)                                             1.014    18.642
n3382.out[0] (.names)                                            0.261    18.903
n3383.in[0] (.names)                                             1.014    19.917
n3383.out[0] (.names)                                            0.261    20.178
n3579.in[0] (.names)                                             1.014    21.192
n3579.out[0] (.names)                                            0.261    21.453
n3580.in[0] (.names)                                             1.014    22.467
n3580.out[0] (.names)                                            0.261    22.728
n3583.in[0] (.names)                                             1.014    23.742
n3583.out[0] (.names)                                            0.261    24.003
n3584.in[0] (.names)                                             1.014    25.016
n3584.out[0] (.names)                                            0.261    25.277
n3585.in[0] (.names)                                             1.014    26.291
n3585.out[0] (.names)                                            0.261    26.552
n3587.in[0] (.names)                                             1.014    27.566
n3587.out[0] (.names)                                            0.261    27.827
n3588.in[1] (.names)                                             1.014    28.841
n3588.out[0] (.names)                                            0.261    29.102
n3594.in[0] (.names)                                             1.014    30.116
n3594.out[0] (.names)                                            0.261    30.377
n3595.in[0] (.names)                                             1.014    31.390
n3595.out[0] (.names)                                            0.261    31.651
n3597.in[2] (.names)                                             1.014    32.665
n3597.out[0] (.names)                                            0.261    32.926
n3591.in[0] (.names)                                             1.014    33.940
n3591.out[0] (.names)                                            0.261    34.201
n3599.in[2] (.names)                                             1.014    35.215
n3599.out[0] (.names)                                            0.261    35.476
n3600.in[0] (.names)                                             1.014    36.490
n3600.out[0] (.names)                                            0.261    36.751
n3601.in[0] (.names)                                             1.014    37.765
n3601.out[0] (.names)                                            0.261    38.026
n3298.in[0] (.names)                                             1.014    39.039
n3298.out[0] (.names)                                            0.261    39.300
n3607.in[1] (.names)                                             1.014    40.314
n3607.out[0] (.names)                                            0.261    40.575
n3604.in[1] (.names)                                             1.014    41.589
n3604.out[0] (.names)                                            0.261    41.850
n3608.in[0] (.names)                                             1.014    42.864
n3608.out[0] (.names)                                            0.261    43.125
n3609.in[2] (.names)                                             1.014    44.139
n3609.out[0] (.names)                                            0.261    44.400
n3610.in[2] (.names)                                             1.014    45.413
n3610.out[0] (.names)                                            0.261    45.674
n3231.in[1] (.names)                                             1.014    46.688
n3231.out[0] (.names)                                            0.261    46.949
n3280.in[1] (.names)                                             1.014    47.963
n3280.out[0] (.names)                                            0.261    48.224
n3282.in[0] (.names)                                             1.014    49.238
n3282.out[0] (.names)                                            0.261    49.499
n183.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n183.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n882.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1492.in[1] (.names)                                             1.014    44.139
n1492.out[0] (.names)                                            0.261    44.400
n1495.in[2] (.names)                                             1.014    45.413
n1495.out[0] (.names)                                            0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1499.in[0] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n881.in[0] (.names)                                              1.014    49.238
n881.out[0] (.names)                                             0.261    49.499
n882.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n882.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n1425.Q[0] (.latch clocked by pclk)
Endpoint  : n1489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
n1425.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1426.in[0] (.names)                                             1.014     2.070
n1426.out[0] (.names)                                            0.261     2.331
n1366.in[0] (.names)                                             1.014     3.344
n1366.out[0] (.names)                                            0.261     3.605
n1342.in[0] (.names)                                             1.014     4.619
n1342.out[0] (.names)                                            0.261     4.880
n1374.in[2] (.names)                                             1.014     5.894
n1374.out[0] (.names)                                            0.261     6.155
n1628.in[0] (.names)                                             1.014     7.169
n1628.out[0] (.names)                                            0.261     7.430
n1617.in[0] (.names)                                             1.014     8.444
n1617.out[0] (.names)                                            0.261     8.705
n1619.in[0] (.names)                                             1.014     9.719
n1619.out[0] (.names)                                            0.261     9.980
n1620.in[0] (.names)                                             1.014    10.993
n1620.out[0] (.names)                                            0.261    11.254
n1613.in[0] (.names)                                             1.014    12.268
n1613.out[0] (.names)                                            0.261    12.529
n1614.in[0] (.names)                                             1.014    13.543
n1614.out[0] (.names)                                            0.261    13.804
n1622.in[1] (.names)                                             1.014    14.818
n1622.out[0] (.names)                                            0.261    15.079
n1623.in[3] (.names)                                             1.014    16.093
n1623.out[0] (.names)                                            0.261    16.354
n1624.in[0] (.names)                                             1.014    17.367
n1624.out[0] (.names)                                            0.261    17.628
n1625.in[0] (.names)                                             1.014    18.642
n1625.out[0] (.names)                                            0.261    18.903
n1592.in[0] (.names)                                             1.014    19.917
n1592.out[0] (.names)                                            0.261    20.178
n1662.in[2] (.names)                                             1.014    21.192
n1662.out[0] (.names)                                            0.261    21.453
n1764.in[3] (.names)                                             1.014    22.467
n1764.out[0] (.names)                                            0.261    22.728
n1766.in[2] (.names)                                             1.014    23.742
n1766.out[0] (.names)                                            0.261    24.003
n1767.in[2] (.names)                                             1.014    25.016
n1767.out[0] (.names)                                            0.261    25.277
n1768.in[0] (.names)                                             1.014    26.291
n1768.out[0] (.names)                                            0.261    26.552
n1770.in[0] (.names)                                             1.014    27.566
n1770.out[0] (.names)                                            0.261    27.827
n1772.in[0] (.names)                                             1.014    28.841
n1772.out[0] (.names)                                            0.261    29.102
n1773.in[0] (.names)                                             1.014    30.116
n1773.out[0] (.names)                                            0.261    30.377
n1774.in[0] (.names)                                             1.014    31.390
n1774.out[0] (.names)                                            0.261    31.651
n1801.in[2] (.names)                                             1.014    32.665
n1801.out[0] (.names)                                            0.261    32.926
n1810.in[0] (.names)                                             1.014    33.940
n1810.out[0] (.names)                                            0.261    34.201
n1811.in[0] (.names)                                             1.014    35.215
n1811.out[0] (.names)                                            0.261    35.476
n1813.in[0] (.names)                                             1.014    36.490
n1813.out[0] (.names)                                            0.261    36.751
n1814.in[0] (.names)                                             1.014    37.765
n1814.out[0] (.names)                                            0.261    38.026
n1815.in[2] (.names)                                             1.014    39.039
n1815.out[0] (.names)                                            0.261    39.300
n1500.in[0] (.names)                                             1.014    40.314
n1500.out[0] (.names)                                            0.261    40.575
n1487.in[1] (.names)                                             1.014    41.589
n1487.out[0] (.names)                                            0.261    41.850
n1470.in[0] (.names)                                             1.014    42.864
n1470.out[0] (.names)                                            0.261    43.125
n1492.in[1] (.names)                                             1.014    44.139
n1492.out[0] (.names)                                            0.261    44.400
n1495.in[2] (.names)                                             1.014    45.413
n1495.out[0] (.names)                                            0.261    45.674
n1496.in[1] (.names)                                             1.014    46.688
n1496.out[0] (.names)                                            0.261    46.949
n1503.in[0] (.names)                                             1.014    47.963
n1503.out[0] (.names)                                            0.261    48.224
n1504.in[0] (.names)                                             1.014    49.238
n1504.out[0] (.names)                                            0.261    49.499
n1489.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1489.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n1331.Q[0] (.latch clocked by pclk)
Endpoint  : n1078.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1331.clk[0] (.latch)                                            1.014     1.014
n1331.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1336.in[0] (.names)                                             1.014     2.070
n1336.out[0] (.names)                                            0.261     2.331
n1337.in[0] (.names)                                             1.014     3.344
n1337.out[0] (.names)                                            0.261     3.605
n1332.in[0] (.names)                                             1.014     4.619
n1332.out[0] (.names)                                            0.261     4.880
n1787.in[0] (.names)                                             1.014     5.894
n1787.out[0] (.names)                                            0.261     6.155
n1754.in[0] (.names)                                             1.014     7.169
n1754.out[0] (.names)                                            0.261     7.430
n1755.in[0] (.names)                                             1.014     8.444
n1755.out[0] (.names)                                            0.261     8.705
n1756.in[0] (.names)                                             1.014     9.719
n1756.out[0] (.names)                                            0.261     9.980
n1757.in[0] (.names)                                             1.014    10.993
n1757.out[0] (.names)                                            0.261    11.254
n1758.in[0] (.names)                                             1.014    12.268
n1758.out[0] (.names)                                            0.261    12.529
n1759.in[0] (.names)                                             1.014    13.543
n1759.out[0] (.names)                                            0.261    13.804
n1760.in[0] (.names)                                             1.014    14.818
n1760.out[0] (.names)                                            0.261    15.079
n1688.in[3] (.names)                                             1.014    16.093
n1688.out[0] (.names)                                            0.261    16.354
n1761.in[0] (.names)                                             1.014    17.367
n1761.out[0] (.names)                                            0.261    17.628
n1762.in[1] (.names)                                             1.014    18.642
n1762.out[0] (.names)                                            0.261    18.903
n1740.in[0] (.names)                                             1.014    19.917
n1740.out[0] (.names)                                            0.261    20.178
n1741.in[1] (.names)                                             1.014    21.192
n1741.out[0] (.names)                                            0.261    21.453
n1748.in[1] (.names)                                             1.014    22.467
n1748.out[0] (.names)                                            0.261    22.728
n1749.in[0] (.names)                                             1.014    23.742
n1749.out[0] (.names)                                            0.261    24.003
n1750.in[0] (.names)                                             1.014    25.016
n1750.out[0] (.names)                                            0.261    25.277
n1637.in[2] (.names)                                             1.014    26.291
n1637.out[0] (.names)                                            0.261    26.552
n1638.in[2] (.names)                                             1.014    27.566
n1638.out[0] (.names)                                            0.261    27.827
n1639.in[0] (.names)                                             1.014    28.841
n1639.out[0] (.names)                                            0.261    29.102
n1642.in[1] (.names)                                             1.014    30.116
n1642.out[0] (.names)                                            0.261    30.377
n1643.in[0] (.names)                                             1.014    31.390
n1643.out[0] (.names)                                            0.261    31.651
n1644.in[0] (.names)                                             1.014    32.665
n1644.out[0] (.names)                                            0.261    32.926
n1645.in[1] (.names)                                             1.014    33.940
n1645.out[0] (.names)                                            0.261    34.201
n1633.in[0] (.names)                                             1.014    35.215
n1633.out[0] (.names)                                            0.261    35.476
n1634.in[2] (.names)                                             1.014    36.490
n1634.out[0] (.names)                                            0.261    36.751
n1652.in[1] (.names)                                             1.014    37.765
n1652.out[0] (.names)                                            0.261    38.026
n1653.in[0] (.names)                                             1.014    39.039
n1653.out[0] (.names)                                            0.261    39.300
n1656.in[0] (.names)                                             1.014    40.314
n1656.out[0] (.names)                                            0.261    40.575
n1657.in[0] (.names)                                             1.014    41.589
n1657.out[0] (.names)                                            0.261    41.850
n1654.in[1] (.names)                                             1.014    42.864
n1654.out[0] (.names)                                            0.261    43.125
n1655.in[0] (.names)                                             1.014    44.139
n1655.out[0] (.names)                                            0.261    44.400
n1658.in[0] (.names)                                             1.014    45.413
n1658.out[0] (.names)                                            0.261    45.674
n1659.in[1] (.names)                                             1.014    46.688
n1659.out[0] (.names)                                            0.261    46.949
n1660.in[1] (.names)                                             1.014    47.963
n1660.out[0] (.names)                                            0.261    48.224
n1077.in[0] (.names)                                             1.014    49.238
n1077.out[0] (.names)                                            0.261    49.499
n1078.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1078.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n1078.Q[0] (.latch clocked by pclk)
Endpoint  : n1098.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1078.clk[0] (.latch)                                            1.014     1.014
n1078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1198.in[0] (.names)                                             1.014     2.070
n1198.out[0] (.names)                                            0.261     2.331
n1203.in[1] (.names)                                             1.014     3.344
n1203.out[0] (.names)                                            0.261     3.605
n1204.in[0] (.names)                                             1.014     4.619
n1204.out[0] (.names)                                            0.261     4.880
n1196.in[0] (.names)                                             1.014     5.894
n1196.out[0] (.names)                                            0.261     6.155
n1197.in[3] (.names)                                             1.014     7.169
n1197.out[0] (.names)                                            0.261     7.430
n1199.in[2] (.names)                                             1.014     8.444
n1199.out[0] (.names)                                            0.261     8.705
n1200.in[0] (.names)                                             1.014     9.719
n1200.out[0] (.names)                                            0.261     9.980
n1201.in[1] (.names)                                             1.014    10.993
n1201.out[0] (.names)                                            0.261    11.254
n1202.in[0] (.names)                                             1.014    12.268
n1202.out[0] (.names)                                            0.261    12.529
n1135.in[0] (.names)                                             1.014    13.543
n1135.out[0] (.names)                                            0.261    13.804
n1130.in[0] (.names)                                             1.014    14.818
n1130.out[0] (.names)                                            0.261    15.079
n1207.in[0] (.names)                                             1.014    16.093
n1207.out[0] (.names)                                            0.261    16.354
n1208.in[2] (.names)                                             1.014    17.367
n1208.out[0] (.names)                                            0.261    17.628
n1225.in[0] (.names)                                             1.014    18.642
n1225.out[0] (.names)                                            0.261    18.903
n1226.in[0] (.names)                                             1.014    19.917
n1226.out[0] (.names)                                            0.261    20.178
n1229.in[2] (.names)                                             1.014    21.192
n1229.out[0] (.names)                                            0.261    21.453
n1230.in[0] (.names)                                             1.014    22.467
n1230.out[0] (.names)                                            0.261    22.728
n1231.in[0] (.names)                                             1.014    23.742
n1231.out[0] (.names)                                            0.261    24.003
n1088.in[0] (.names)                                             1.014    25.016
n1088.out[0] (.names)                                            0.261    25.277
n1191.in[0] (.names)                                             1.014    26.291
n1191.out[0] (.names)                                            0.261    26.552
n1095.in[0] (.names)                                             1.014    27.566
n1095.out[0] (.names)                                            0.261    27.827
n1096.in[2] (.names)                                             1.014    28.841
n1096.out[0] (.names)                                            0.261    29.102
n1103.in[2] (.names)                                             1.014    30.116
n1103.out[0] (.names)                                            0.261    30.377
n1104.in[0] (.names)                                             1.014    31.390
n1104.out[0] (.names)                                            0.261    31.651
n1105.in[0] (.names)                                             1.014    32.665
n1105.out[0] (.names)                                            0.261    32.926
n1107.in[0] (.names)                                             1.014    33.940
n1107.out[0] (.names)                                            0.261    34.201
n1108.in[0] (.names)                                             1.014    35.215
n1108.out[0] (.names)                                            0.261    35.476
n1110.in[1] (.names)                                             1.014    36.490
n1110.out[0] (.names)                                            0.261    36.751
n1116.in[0] (.names)                                             1.014    37.765
n1116.out[0] (.names)                                            0.261    38.026
n1113.in[2] (.names)                                             1.014    39.039
n1113.out[0] (.names)                                            0.261    39.300
n1114.in[0] (.names)                                             1.014    40.314
n1114.out[0] (.names)                                            0.261    40.575
n1117.in[0] (.names)                                             1.014    41.589
n1117.out[0] (.names)                                            0.261    41.850
n1118.in[1] (.names)                                             1.014    42.864
n1118.out[0] (.names)                                            0.261    43.125
n1119.in[0] (.names)                                             1.014    44.139
n1119.out[0] (.names)                                            0.261    44.400
n1120.in[2] (.names)                                             1.014    45.413
n1120.out[0] (.names)                                            0.261    45.674
n1085.in[0] (.names)                                             1.014    46.688
n1085.out[0] (.names)                                            0.261    46.949
n1121.in[0] (.names)                                             1.014    47.963
n1121.out[0] (.names)                                            0.261    48.224
n1081.in[1] (.names)                                             1.014    49.238
n1081.out[0] (.names)                                            0.261    49.499
n1098.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1098.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n1078.Q[0] (.latch clocked by pclk)
Endpoint  : n1082.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1078.clk[0] (.latch)                                            1.014     1.014
n1078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1198.in[0] (.names)                                             1.014     2.070
n1198.out[0] (.names)                                            0.261     2.331
n1203.in[1] (.names)                                             1.014     3.344
n1203.out[0] (.names)                                            0.261     3.605
n1204.in[0] (.names)                                             1.014     4.619
n1204.out[0] (.names)                                            0.261     4.880
n1196.in[0] (.names)                                             1.014     5.894
n1196.out[0] (.names)                                            0.261     6.155
n1197.in[3] (.names)                                             1.014     7.169
n1197.out[0] (.names)                                            0.261     7.430
n1199.in[2] (.names)                                             1.014     8.444
n1199.out[0] (.names)                                            0.261     8.705
n1200.in[0] (.names)                                             1.014     9.719
n1200.out[0] (.names)                                            0.261     9.980
n1201.in[1] (.names)                                             1.014    10.993
n1201.out[0] (.names)                                            0.261    11.254
n1202.in[0] (.names)                                             1.014    12.268
n1202.out[0] (.names)                                            0.261    12.529
n1135.in[0] (.names)                                             1.014    13.543
n1135.out[0] (.names)                                            0.261    13.804
n1130.in[0] (.names)                                             1.014    14.818
n1130.out[0] (.names)                                            0.261    15.079
n1207.in[0] (.names)                                             1.014    16.093
n1207.out[0] (.names)                                            0.261    16.354
n1208.in[2] (.names)                                             1.014    17.367
n1208.out[0] (.names)                                            0.261    17.628
n1225.in[0] (.names)                                             1.014    18.642
n1225.out[0] (.names)                                            0.261    18.903
n1226.in[0] (.names)                                             1.014    19.917
n1226.out[0] (.names)                                            0.261    20.178
n1229.in[2] (.names)                                             1.014    21.192
n1229.out[0] (.names)                                            0.261    21.453
n1230.in[0] (.names)                                             1.014    22.467
n1230.out[0] (.names)                                            0.261    22.728
n1231.in[0] (.names)                                             1.014    23.742
n1231.out[0] (.names)                                            0.261    24.003
n1088.in[0] (.names)                                             1.014    25.016
n1088.out[0] (.names)                                            0.261    25.277
n1191.in[0] (.names)                                             1.014    26.291
n1191.out[0] (.names)                                            0.261    26.552
n1095.in[0] (.names)                                             1.014    27.566
n1095.out[0] (.names)                                            0.261    27.827
n1096.in[2] (.names)                                             1.014    28.841
n1096.out[0] (.names)                                            0.261    29.102
n1103.in[2] (.names)                                             1.014    30.116
n1103.out[0] (.names)                                            0.261    30.377
n1104.in[0] (.names)                                             1.014    31.390
n1104.out[0] (.names)                                            0.261    31.651
n1105.in[0] (.names)                                             1.014    32.665
n1105.out[0] (.names)                                            0.261    32.926
n1107.in[0] (.names)                                             1.014    33.940
n1107.out[0] (.names)                                            0.261    34.201
n1108.in[0] (.names)                                             1.014    35.215
n1108.out[0] (.names)                                            0.261    35.476
n1110.in[1] (.names)                                             1.014    36.490
n1110.out[0] (.names)                                            0.261    36.751
n1116.in[0] (.names)                                             1.014    37.765
n1116.out[0] (.names)                                            0.261    38.026
n1113.in[2] (.names)                                             1.014    39.039
n1113.out[0] (.names)                                            0.261    39.300
n1114.in[0] (.names)                                             1.014    40.314
n1114.out[0] (.names)                                            0.261    40.575
n1117.in[0] (.names)                                             1.014    41.589
n1117.out[0] (.names)                                            0.261    41.850
n1118.in[1] (.names)                                             1.014    42.864
n1118.out[0] (.names)                                            0.261    43.125
n1119.in[0] (.names)                                             1.014    44.139
n1119.out[0] (.names)                                            0.261    44.400
n1120.in[2] (.names)                                             1.014    45.413
n1120.out[0] (.names)                                            0.261    45.674
n1085.in[0] (.names)                                             1.014    46.688
n1085.out[0] (.names)                                            0.261    46.949
n1121.in[0] (.names)                                             1.014    47.963
n1121.out[0] (.names)                                            0.261    48.224
n1081.in[1] (.names)                                             1.014    49.238
n1081.out[0] (.names)                                            0.261    49.499
n1082.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1082.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n387.Q[0] (.latch clocked by pclk)
Endpoint  : n418.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n387.clk[0] (.latch)                                             1.014     1.014
n387.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1538.in[0] (.names)                                             1.014     2.070
n1538.out[0] (.names)                                            0.261     2.331
n1539.in[0] (.names)                                             1.014     3.344
n1539.out[0] (.names)                                            0.261     3.605
n1541.in[0] (.names)                                             1.014     4.619
n1541.out[0] (.names)                                            0.261     4.880
n1542.in[0] (.names)                                             1.014     5.894
n1542.out[0] (.names)                                            0.261     6.155
n1543.in[1] (.names)                                             1.014     7.169
n1543.out[0] (.names)                                            0.261     7.430
n1545.in[1] (.names)                                             1.014     8.444
n1545.out[0] (.names)                                            0.261     8.705
n1546.in[0] (.names)                                             1.014     9.719
n1546.out[0] (.names)                                            0.261     9.980
n1446.in[0] (.names)                                             1.014    10.993
n1446.out[0] (.names)                                            0.261    11.254
n1447.in[3] (.names)                                             1.014    12.268
n1447.out[0] (.names)                                            0.261    12.529
n1454.in[1] (.names)                                             1.014    13.543
n1454.out[0] (.names)                                            0.261    13.804
n1455.in[0] (.names)                                             1.014    14.818
n1455.out[0] (.names)                                            0.261    15.079
n1457.in[1] (.names)                                             1.014    16.093
n1457.out[0] (.names)                                            0.261    16.354
n1458.in[0] (.names)                                             1.014    17.367
n1458.out[0] (.names)                                            0.261    17.628
n1460.in[3] (.names)                                             1.014    18.642
n1460.out[0] (.names)                                            0.261    18.903
n1464.in[0] (.names)                                             1.014    19.917
n1464.out[0] (.names)                                            0.261    20.178
n1461.in[1] (.names)                                             1.014    21.192
n1461.out[0] (.names)                                            0.261    21.453
n1462.in[0] (.names)                                             1.014    22.467
n1462.out[0] (.names)                                            0.261    22.728
n1463.in[3] (.names)                                             1.014    23.742
n1463.out[0] (.names)                                            0.261    24.003
n1466.in[1] (.names)                                             1.014    25.016
n1466.out[0] (.names)                                            0.261    25.277
n1472.in[0] (.names)                                             1.014    26.291
n1472.out[0] (.names)                                            0.261    26.552
n1473.in[0] (.names)                                             1.014    27.566
n1473.out[0] (.names)                                            0.261    27.827
n1474.in[0] (.names)                                             1.014    28.841
n1474.out[0] (.names)                                            0.261    29.102
n971.in[0] (.names)                                              1.014    30.116
n971.out[0] (.names)                                             0.261    30.377
n972.in[2] (.names)                                              1.014    31.390
n972.out[0] (.names)                                             0.261    31.651
n975.in[0] (.names)                                              1.014    32.665
n975.out[0] (.names)                                             0.261    32.926
n977.in[1] (.names)                                              1.014    33.940
n977.out[0] (.names)                                             0.261    34.201
n978.in[0] (.names)                                              1.014    35.215
n978.out[0] (.names)                                             0.261    35.476
n992.in[1] (.names)                                              1.014    36.490
n992.out[0] (.names)                                             0.261    36.751
n980.in[0] (.names)                                              1.014    37.765
n980.out[0] (.names)                                             0.261    38.026
n981.in[1] (.names)                                              1.014    39.039
n981.out[0] (.names)                                             0.261    39.300
n982.in[0] (.names)                                              1.014    40.314
n982.out[0] (.names)                                             0.261    40.575
n983.in[0] (.names)                                              1.014    41.589
n983.out[0] (.names)                                             0.261    41.850
n984.in[2] (.names)                                              1.014    42.864
n984.out[0] (.names)                                             0.261    43.125
n985.in[0] (.names)                                              1.014    44.139
n985.out[0] (.names)                                             0.261    44.400
n986.in[0] (.names)                                              1.014    45.413
n986.out[0] (.names)                                             0.261    45.674
n987.in[0] (.names)                                              1.014    46.688
n987.out[0] (.names)                                             0.261    46.949
n892.in[0] (.names)                                              1.014    47.963
n892.out[0] (.names)                                             0.261    48.224
n883.in[0] (.names)                                              1.014    49.238
n883.out[0] (.names)                                             0.261    49.499
n418.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n418.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n376.Q[0] (.latch clocked by pclk)
Endpoint  : n222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n376.clk[0] (.latch)                                             1.014     1.014
n376.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n377.in[0] (.names)                                              1.014     2.070
n377.out[0] (.names)                                             0.261     2.331
n378.in[0] (.names)                                              1.014     3.344
n378.out[0] (.names)                                             0.261     3.605
n379.in[0] (.names)                                              1.014     4.619
n379.out[0] (.names)                                             0.261     4.880
n388.in[0] (.names)                                              1.014     5.894
n388.out[0] (.names)                                             0.261     6.155
n389.in[0] (.names)                                              1.014     7.169
n389.out[0] (.names)                                             0.261     7.430
n391.in[0] (.names)                                              1.014     8.444
n391.out[0] (.names)                                             0.261     8.705
n393.in[0] (.names)                                              1.014     9.719
n393.out[0] (.names)                                             0.261     9.980
n404.in[0] (.names)                                              1.014    10.993
n404.out[0] (.names)                                             0.261    11.254
n350.in[0] (.names)                                              1.014    12.268
n350.out[0] (.names)                                             0.261    12.529
n374.in[0] (.names)                                              1.014    13.543
n374.out[0] (.names)                                             0.261    13.804
n386.in[0] (.names)                                              1.014    14.818
n386.out[0] (.names)                                             0.261    15.079
n397.in[0] (.names)                                              1.014    16.093
n397.out[0] (.names)                                             0.261    16.354
n398.in[1] (.names)                                              1.014    17.367
n398.out[0] (.names)                                             0.261    17.628
n399.in[2] (.names)                                              1.014    18.642
n399.out[0] (.names)                                             0.261    18.903
n402.in[1] (.names)                                              1.014    19.917
n402.out[0] (.names)                                             0.261    20.178
n383.in[1] (.names)                                              1.014    21.192
n383.out[0] (.names)                                             0.261    21.453
n229.in[1] (.names)                                              1.014    22.467
n229.out[0] (.names)                                             0.261    22.728
n358.in[2] (.names)                                              1.014    23.742
n358.out[0] (.names)                                             0.261    24.003
n359.in[0] (.names)                                              1.014    25.016
n359.out[0] (.names)                                             0.261    25.277
n408.in[0] (.names)                                              1.014    26.291
n408.out[0] (.names)                                             0.261    26.552
n409.in[0] (.names)                                              1.014    27.566
n409.out[0] (.names)                                             0.261    27.827
n410.in[0] (.names)                                              1.014    28.841
n410.out[0] (.names)                                             0.261    29.102
n412.in[0] (.names)                                              1.014    30.116
n412.out[0] (.names)                                             0.261    30.377
n413.in[0] (.names)                                              1.014    31.390
n413.out[0] (.names)                                             0.261    31.651
n414.in[1] (.names)                                              1.014    32.665
n414.out[0] (.names)                                             0.261    32.926
n416.in[1] (.names)                                              1.014    33.940
n416.out[0] (.names)                                             0.261    34.201
n431.in[1] (.names)                                              1.014    35.215
n431.out[0] (.names)                                             0.261    35.476
n433.in[0] (.names)                                              1.014    36.490
n433.out[0] (.names)                                             0.261    36.751
n435.in[0] (.names)                                              1.014    37.765
n435.out[0] (.names)                                             0.261    38.026
n436.in[1] (.names)                                              1.014    39.039
n436.out[0] (.names)                                             0.261    39.300
n437.in[0] (.names)                                              1.014    40.314
n437.out[0] (.names)                                             0.261    40.575
n438.in[0] (.names)                                              1.014    41.589
n438.out[0] (.names)                                             0.261    41.850
n426.in[0] (.names)                                              1.014    42.864
n426.out[0] (.names)                                             0.261    43.125
n439.in[0] (.names)                                              1.014    44.139
n439.out[0] (.names)                                             0.261    44.400
n440.in[1] (.names)                                              1.014    45.413
n440.out[0] (.names)                                             0.261    45.674
n288.in[0] (.names)                                              1.014    46.688
n288.out[0] (.names)                                             0.261    46.949
n424.in[0] (.names)                                              1.014    47.963
n424.out[0] (.names)                                             0.261    48.224
n301.in[0] (.names)                                              1.014    49.238
n301.out[0] (.names)                                             0.261    49.499
n222.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n222.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n418.Q[0] (.latch clocked by pclk)
Endpoint  : n2348.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n418.clk[0] (.latch)                                             1.014     1.014
n418.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2292.in[0] (.names)                                             1.014     2.070
n2292.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n2309.in[2] (.names)                                             1.014     4.619
n2309.out[0] (.names)                                            0.261     4.880
n2257.in[0] (.names)                                             1.014     5.894
n2257.out[0] (.names)                                            0.261     6.155
n2258.in[0] (.names)                                             1.014     7.169
n2258.out[0] (.names)                                            0.261     7.430
n2260.in[1] (.names)                                             1.014     8.444
n2260.out[0] (.names)                                            0.261     8.705
n2254.in[1] (.names)                                             1.014     9.719
n2254.out[0] (.names)                                            0.261     9.980
n2253.in[0] (.names)                                             1.014    10.993
n2253.out[0] (.names)                                            0.261    11.254
n2256.in[0] (.names)                                             1.014    12.268
n2256.out[0] (.names)                                            0.261    12.529
n2267.in[1] (.names)                                             1.014    13.543
n2267.out[0] (.names)                                            0.261    13.804
n2280.in[0] (.names)                                             1.014    14.818
n2280.out[0] (.names)                                            0.261    15.079
n2269.in[0] (.names)                                             1.014    16.093
n2269.out[0] (.names)                                            0.261    16.354
n2270.in[2] (.names)                                             1.014    17.367
n2270.out[0] (.names)                                            0.261    17.628
n2271.in[0] (.names)                                             1.014    18.642
n2271.out[0] (.names)                                            0.261    18.903
n2274.in[1] (.names)                                             1.014    19.917
n2274.out[0] (.names)                                            0.261    20.178
n2275.in[0] (.names)                                             1.014    21.192
n2275.out[0] (.names)                                            0.261    21.453
n2278.in[0] (.names)                                             1.014    22.467
n2278.out[0] (.names)                                            0.261    22.728
n2228.in[0] (.names)                                             1.014    23.742
n2228.out[0] (.names)                                            0.261    24.003
n2320.in[2] (.names)                                             1.014    25.016
n2320.out[0] (.names)                                            0.261    25.277
n2321.in[1] (.names)                                             1.014    26.291
n2321.out[0] (.names)                                            0.261    26.552
n2323.in[2] (.names)                                             1.014    27.566
n2323.out[0] (.names)                                            0.261    27.827
n2324.in[1] (.names)                                             1.014    28.841
n2324.out[0] (.names)                                            0.261    29.102
n2310.in[1] (.names)                                             1.014    30.116
n2310.out[0] (.names)                                            0.261    30.377
n2326.in[3] (.names)                                             1.014    31.390
n2326.out[0] (.names)                                            0.261    31.651
n2327.in[1] (.names)                                             1.014    32.665
n2327.out[0] (.names)                                            0.261    32.926
n2328.in[0] (.names)                                             1.014    33.940
n2328.out[0] (.names)                                            0.261    34.201
n2329.in[0] (.names)                                             1.014    35.215
n2329.out[0] (.names)                                            0.261    35.476
n2339.in[0] (.names)                                             1.014    36.490
n2339.out[0] (.names)                                            0.261    36.751
n2340.in[2] (.names)                                             1.014    37.765
n2340.out[0] (.names)                                            0.261    38.026
n865.in[0] (.names)                                              1.014    39.039
n865.out[0] (.names)                                             0.261    39.300
n2343.in[2] (.names)                                             1.014    40.314
n2343.out[0] (.names)                                            0.261    40.575
n2344.in[0] (.names)                                             1.014    41.589
n2344.out[0] (.names)                                            0.261    41.850
n2345.in[0] (.names)                                             1.014    42.864
n2345.out[0] (.names)                                            0.261    43.125
n2336.in[0] (.names)                                             1.014    44.139
n2336.out[0] (.names)                                            0.261    44.400
n2337.in[3] (.names)                                             1.014    45.413
n2337.out[0] (.names)                                            0.261    45.674
n851.in[1] (.names)                                              1.014    46.688
n851.out[0] (.names)                                             0.261    46.949
n2351.in[1] (.names)                                             1.014    47.963
n2351.out[0] (.names)                                            0.261    48.224
n2192.in[0] (.names)                                             1.014    49.238
n2192.out[0] (.names)                                            0.261    49.499
n2348.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2348.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n418.Q[0] (.latch clocked by pclk)
Endpoint  : n2193.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n418.clk[0] (.latch)                                             1.014     1.014
n418.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2292.in[0] (.names)                                             1.014     2.070
n2292.out[0] (.names)                                            0.261     2.331
n2308.in[0] (.names)                                             1.014     3.344
n2308.out[0] (.names)                                            0.261     3.605
n2309.in[2] (.names)                                             1.014     4.619
n2309.out[0] (.names)                                            0.261     4.880
n2257.in[0] (.names)                                             1.014     5.894
n2257.out[0] (.names)                                            0.261     6.155
n2258.in[0] (.names)                                             1.014     7.169
n2258.out[0] (.names)                                            0.261     7.430
n2260.in[1] (.names)                                             1.014     8.444
n2260.out[0] (.names)                                            0.261     8.705
n2254.in[1] (.names)                                             1.014     9.719
n2254.out[0] (.names)                                            0.261     9.980
n2253.in[0] (.names)                                             1.014    10.993
n2253.out[0] (.names)                                            0.261    11.254
n2256.in[0] (.names)                                             1.014    12.268
n2256.out[0] (.names)                                            0.261    12.529
n2267.in[1] (.names)                                             1.014    13.543
n2267.out[0] (.names)                                            0.261    13.804
n2280.in[0] (.names)                                             1.014    14.818
n2280.out[0] (.names)                                            0.261    15.079
n2269.in[0] (.names)                                             1.014    16.093
n2269.out[0] (.names)                                            0.261    16.354
n2270.in[2] (.names)                                             1.014    17.367
n2270.out[0] (.names)                                            0.261    17.628
n2271.in[0] (.names)                                             1.014    18.642
n2271.out[0] (.names)                                            0.261    18.903
n2274.in[1] (.names)                                             1.014    19.917
n2274.out[0] (.names)                                            0.261    20.178
n2275.in[0] (.names)                                             1.014    21.192
n2275.out[0] (.names)                                            0.261    21.453
n2278.in[0] (.names)                                             1.014    22.467
n2278.out[0] (.names)                                            0.261    22.728
n2228.in[0] (.names)                                             1.014    23.742
n2228.out[0] (.names)                                            0.261    24.003
n2320.in[2] (.names)                                             1.014    25.016
n2320.out[0] (.names)                                            0.261    25.277
n2321.in[1] (.names)                                             1.014    26.291
n2321.out[0] (.names)                                            0.261    26.552
n2323.in[2] (.names)                                             1.014    27.566
n2323.out[0] (.names)                                            0.261    27.827
n2324.in[1] (.names)                                             1.014    28.841
n2324.out[0] (.names)                                            0.261    29.102
n2310.in[1] (.names)                                             1.014    30.116
n2310.out[0] (.names)                                            0.261    30.377
n2326.in[3] (.names)                                             1.014    31.390
n2326.out[0] (.names)                                            0.261    31.651
n2327.in[1] (.names)                                             1.014    32.665
n2327.out[0] (.names)                                            0.261    32.926
n2328.in[0] (.names)                                             1.014    33.940
n2328.out[0] (.names)                                            0.261    34.201
n2329.in[0] (.names)                                             1.014    35.215
n2329.out[0] (.names)                                            0.261    35.476
n2339.in[0] (.names)                                             1.014    36.490
n2339.out[0] (.names)                                            0.261    36.751
n2340.in[2] (.names)                                             1.014    37.765
n2340.out[0] (.names)                                            0.261    38.026
n865.in[0] (.names)                                              1.014    39.039
n865.out[0] (.names)                                             0.261    39.300
n2343.in[2] (.names)                                             1.014    40.314
n2343.out[0] (.names)                                            0.261    40.575
n2344.in[0] (.names)                                             1.014    41.589
n2344.out[0] (.names)                                            0.261    41.850
n2345.in[0] (.names)                                             1.014    42.864
n2345.out[0] (.names)                                            0.261    43.125
n2336.in[0] (.names)                                             1.014    44.139
n2336.out[0] (.names)                                            0.261    44.400
n2337.in[3] (.names)                                             1.014    45.413
n2337.out[0] (.names)                                            0.261    45.674
n851.in[1] (.names)                                              1.014    46.688
n851.out[0] (.names)                                             0.261    46.949
n2351.in[1] (.names)                                             1.014    47.963
n2351.out[0] (.names)                                            0.261    48.224
n2192.in[0] (.names)                                             1.014    49.238
n2192.out[0] (.names)                                            0.261    49.499
n2193.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2193.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n832.Q[0] (.latch clocked by pclk)
Endpoint  : n848.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n832.clk[0] (.latch)                                             1.014     1.014
n832.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n826.in[1] (.names)                                              1.014     2.070
n826.out[0] (.names)                                             0.261     2.331
n835.in[0] (.names)                                              1.014     3.344
n835.out[0] (.names)                                             0.261     3.605
n836.in[0] (.names)                                              1.014     4.619
n836.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[0] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n830.in[0] (.names)                                              1.014     9.719
n830.out[0] (.names)                                             0.261     9.980
n831.in[1] (.names)                                              1.014    10.993
n831.out[0] (.names)                                             0.261    11.254
n842.in[1] (.names)                                              1.014    12.268
n842.out[0] (.names)                                             0.261    12.529
n843.in[0] (.names)                                              1.014    13.543
n843.out[0] (.names)                                             0.261    13.804
n844.in[0] (.names)                                              1.014    14.818
n844.out[0] (.names)                                             0.261    15.079
n500.in[1] (.names)                                              1.014    16.093
n500.out[0] (.names)                                             0.261    16.354
n847.in[0] (.names)                                              1.014    17.367
n847.out[0] (.names)                                             0.261    17.628
n527.in[0] (.names)                                              1.014    18.642
n527.out[0] (.names)                                             0.261    18.903
n528.in[0] (.names)                                              1.014    19.917
n528.out[0] (.names)                                             0.261    20.178
n525.in[0] (.names)                                              1.014    21.192
n525.out[0] (.names)                                             0.261    21.453
n529.in[0] (.names)                                              1.014    22.467
n529.out[0] (.names)                                             0.261    22.728
n530.in[0] (.names)                                              1.014    23.742
n530.out[0] (.names)                                             0.261    24.003
n498.in[0] (.names)                                              1.014    25.016
n498.out[0] (.names)                                             0.261    25.277
n501.in[0] (.names)                                              1.014    26.291
n501.out[0] (.names)                                             0.261    26.552
n503.in[3] (.names)                                              1.014    27.566
n503.out[0] (.names)                                             0.261    27.827
n490.in[1] (.names)                                              1.014    28.841
n490.out[0] (.names)                                             0.261    29.102
n489.in[0] (.names)                                              1.014    30.116
n489.out[0] (.names)                                             0.261    30.377
n511.in[2] (.names)                                              1.014    31.390
n511.out[0] (.names)                                             0.261    31.651
n514.in[2] (.names)                                              1.014    32.665
n514.out[0] (.names)                                             0.261    32.926
n515.in[1] (.names)                                              1.014    33.940
n515.out[0] (.names)                                             0.261    34.201
n516.in[0] (.names)                                              1.014    35.215
n516.out[0] (.names)                                             0.261    35.476
n532.in[3] (.names)                                              1.014    36.490
n532.out[0] (.names)                                             0.261    36.751
n533.in[2] (.names)                                              1.014    37.765
n533.out[0] (.names)                                             0.261    38.026
n534.in[1] (.names)                                              1.014    39.039
n534.out[0] (.names)                                             0.261    39.300
n535.in[0] (.names)                                              1.014    40.314
n535.out[0] (.names)                                             0.261    40.575
n537.in[0] (.names)                                              1.014    41.589
n537.out[0] (.names)                                             0.261    41.850
n538.in[0] (.names)                                              1.014    42.864
n538.out[0] (.names)                                             0.261    43.125
n562.in[3] (.names)                                              1.014    44.139
n562.out[0] (.names)                                             0.261    44.400
n565.in[1] (.names)                                              1.014    45.413
n565.out[0] (.names)                                             0.261    45.674
n566.in[0] (.names)                                              1.014    46.688
n566.out[0] (.names)                                             0.261    46.949
n568.in[0] (.names)                                              1.014    47.963
n568.out[0] (.names)                                             0.261    48.224
n569.in[0] (.names)                                              1.014    49.238
n569.out[0] (.names)                                             0.261    49.499
n848.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n848.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n832.Q[0] (.latch clocked by pclk)
Endpoint  : n570.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n832.clk[0] (.latch)                                             1.014     1.014
n832.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n826.in[1] (.names)                                              1.014     2.070
n826.out[0] (.names)                                             0.261     2.331
n835.in[0] (.names)                                              1.014     3.344
n835.out[0] (.names)                                             0.261     3.605
n836.in[0] (.names)                                              1.014     4.619
n836.out[0] (.names)                                             0.261     4.880
n837.in[0] (.names)                                              1.014     5.894
n837.out[0] (.names)                                             0.261     6.155
n838.in[0] (.names)                                              1.014     7.169
n838.out[0] (.names)                                             0.261     7.430
n839.in[1] (.names)                                              1.014     8.444
n839.out[0] (.names)                                             0.261     8.705
n830.in[0] (.names)                                              1.014     9.719
n830.out[0] (.names)                                             0.261     9.980
n831.in[1] (.names)                                              1.014    10.993
n831.out[0] (.names)                                             0.261    11.254
n842.in[1] (.names)                                              1.014    12.268
n842.out[0] (.names)                                             0.261    12.529
n843.in[0] (.names)                                              1.014    13.543
n843.out[0] (.names)                                             0.261    13.804
n844.in[0] (.names)                                              1.014    14.818
n844.out[0] (.names)                                             0.261    15.079
n500.in[1] (.names)                                              1.014    16.093
n500.out[0] (.names)                                             0.261    16.354
n847.in[0] (.names)                                              1.014    17.367
n847.out[0] (.names)                                             0.261    17.628
n527.in[0] (.names)                                              1.014    18.642
n527.out[0] (.names)                                             0.261    18.903
n528.in[0] (.names)                                              1.014    19.917
n528.out[0] (.names)                                             0.261    20.178
n525.in[0] (.names)                                              1.014    21.192
n525.out[0] (.names)                                             0.261    21.453
n529.in[0] (.names)                                              1.014    22.467
n529.out[0] (.names)                                             0.261    22.728
n530.in[0] (.names)                                              1.014    23.742
n530.out[0] (.names)                                             0.261    24.003
n498.in[0] (.names)                                              1.014    25.016
n498.out[0] (.names)                                             0.261    25.277
n501.in[0] (.names)                                              1.014    26.291
n501.out[0] (.names)                                             0.261    26.552
n503.in[3] (.names)                                              1.014    27.566
n503.out[0] (.names)                                             0.261    27.827
n490.in[1] (.names)                                              1.014    28.841
n490.out[0] (.names)                                             0.261    29.102
n489.in[0] (.names)                                              1.014    30.116
n489.out[0] (.names)                                             0.261    30.377
n511.in[2] (.names)                                              1.014    31.390
n511.out[0] (.names)                                             0.261    31.651
n514.in[2] (.names)                                              1.014    32.665
n514.out[0] (.names)                                             0.261    32.926
n515.in[1] (.names)                                              1.014    33.940
n515.out[0] (.names)                                             0.261    34.201
n516.in[0] (.names)                                              1.014    35.215
n516.out[0] (.names)                                             0.261    35.476
n532.in[3] (.names)                                              1.014    36.490
n532.out[0] (.names)                                             0.261    36.751
n533.in[2] (.names)                                              1.014    37.765
n533.out[0] (.names)                                             0.261    38.026
n534.in[1] (.names)                                              1.014    39.039
n534.out[0] (.names)                                             0.261    39.300
n535.in[0] (.names)                                              1.014    40.314
n535.out[0] (.names)                                             0.261    40.575
n537.in[0] (.names)                                              1.014    41.589
n537.out[0] (.names)                                             0.261    41.850
n538.in[0] (.names)                                              1.014    42.864
n538.out[0] (.names)                                             0.261    43.125
n562.in[3] (.names)                                              1.014    44.139
n562.out[0] (.names)                                             0.261    44.400
n565.in[1] (.names)                                              1.014    45.413
n565.out[0] (.names)                                             0.261    45.674
n566.in[0] (.names)                                              1.014    46.688
n566.out[0] (.names)                                             0.261    46.949
n568.in[0] (.names)                                              1.014    47.963
n568.out[0] (.names)                                             0.261    48.224
n569.in[0] (.names)                                              1.014    49.238
n569.out[0] (.names)                                             0.261    49.499
n570.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n570.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n174.Q[0] (.latch clocked by pclk)
Endpoint  : n8119.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n174.clk[0] (.latch)                                             1.014     1.014
n174.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7683.in[1] (.names)                                             1.014     2.070
n7683.out[0] (.names)                                            0.261     2.331
n7684.in[0] (.names)                                             1.014     3.344
n7684.out[0] (.names)                                            0.261     3.605
n7686.in[3] (.names)                                             1.014     4.619
n7686.out[0] (.names)                                            0.261     4.880
n7687.in[0] (.names)                                             1.014     5.894
n7687.out[0] (.names)                                            0.261     6.155
n7688.in[1] (.names)                                             1.014     7.169
n7688.out[0] (.names)                                            0.261     7.430
n7691.in[0] (.names)                                             1.014     8.444
n7691.out[0] (.names)                                            0.261     8.705
n7692.in[0] (.names)                                             1.014     9.719
n7692.out[0] (.names)                                            0.261     9.980
n7788.in[1] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7793.in[1] (.names)                                             1.014    12.268
n7793.out[0] (.names)                                            0.261    12.529
n7794.in[0] (.names)                                             1.014    13.543
n7794.out[0] (.names)                                            0.261    13.804
n7796.in[0] (.names)                                             1.014    14.818
n7796.out[0] (.names)                                            0.261    15.079
n7805.in[2] (.names)                                             1.014    16.093
n7805.out[0] (.names)                                            0.261    16.354
n7806.in[0] (.names)                                             1.014    17.367
n7806.out[0] (.names)                                            0.261    17.628
n7807.in[0] (.names)                                             1.014    18.642
n7807.out[0] (.names)                                            0.261    18.903
n7808.in[0] (.names)                                             1.014    19.917
n7808.out[0] (.names)                                            0.261    20.178
n7809.in[0] (.names)                                             1.014    21.192
n7809.out[0] (.names)                                            0.261    21.453
n7810.in[1] (.names)                                             1.014    22.467
n7810.out[0] (.names)                                            0.261    22.728
n7817.in[0] (.names)                                             1.014    23.742
n7817.out[0] (.names)                                            0.261    24.003
n7812.in[1] (.names)                                             1.014    25.016
n7812.out[0] (.names)                                            0.261    25.277
n7819.in[1] (.names)                                             1.014    26.291
n7819.out[0] (.names)                                            0.261    26.552
n7814.in[1] (.names)                                             1.014    27.566
n7814.out[0] (.names)                                            0.261    27.827
n7813.in[0] (.names)                                             1.014    28.841
n7813.out[0] (.names)                                            0.261    29.102
n7815.in[1] (.names)                                             1.014    30.116
n7815.out[0] (.names)                                            0.261    30.377
n7820.in[0] (.names)                                             1.014    31.390
n7820.out[0] (.names)                                            0.261    31.651
n7825.in[1] (.names)                                             1.014    32.665
n7825.out[0] (.names)                                            0.261    32.926
n7823.in[0] (.names)                                             1.014    33.940
n7823.out[0] (.names)                                            0.261    34.201
n7824.in[1] (.names)                                             1.014    35.215
n7824.out[0] (.names)                                            0.261    35.476
n7826.in[1] (.names)                                             1.014    36.490
n7826.out[0] (.names)                                            0.261    36.751
n7827.in[1] (.names)                                             1.014    37.765
n7827.out[0] (.names)                                            0.261    38.026
n8103.in[0] (.names)                                             1.014    39.039
n8103.out[0] (.names)                                            0.261    39.300
n8104.in[0] (.names)                                             1.014    40.314
n8104.out[0] (.names)                                            0.261    40.575
n7444.in[0] (.names)                                             1.014    41.589
n7444.out[0] (.names)                                            0.261    41.850
n7432.in[2] (.names)                                             1.014    42.864
n7432.out[0] (.names)                                            0.261    43.125
n8112.in[2] (.names)                                             1.014    44.139
n8112.out[0] (.names)                                            0.261    44.400
n8113.in[1] (.names)                                             1.014    45.413
n8113.out[0] (.names)                                            0.261    45.674
n8114.in[0] (.names)                                             1.014    46.688
n8114.out[0] (.names)                                            0.261    46.949
n8116.in[0] (.names)                                             1.014    47.963
n8116.out[0] (.names)                                            0.261    48.224
n8118.in[1] (.names)                                             1.014    49.238
n8118.out[0] (.names)                                            0.261    49.499
n8119.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8119.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n174.Q[0] (.latch clocked by pclk)
Endpoint  : n6869.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n174.clk[0] (.latch)                                             1.014     1.014
n174.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7683.in[1] (.names)                                             1.014     2.070
n7683.out[0] (.names)                                            0.261     2.331
n7684.in[0] (.names)                                             1.014     3.344
n7684.out[0] (.names)                                            0.261     3.605
n7686.in[3] (.names)                                             1.014     4.619
n7686.out[0] (.names)                                            0.261     4.880
n7687.in[0] (.names)                                             1.014     5.894
n7687.out[0] (.names)                                            0.261     6.155
n7688.in[1] (.names)                                             1.014     7.169
n7688.out[0] (.names)                                            0.261     7.430
n7691.in[0] (.names)                                             1.014     8.444
n7691.out[0] (.names)                                            0.261     8.705
n7692.in[0] (.names)                                             1.014     9.719
n7692.out[0] (.names)                                            0.261     9.980
n7788.in[1] (.names)                                             1.014    10.993
n7788.out[0] (.names)                                            0.261    11.254
n7793.in[1] (.names)                                             1.014    12.268
n7793.out[0] (.names)                                            0.261    12.529
n7794.in[0] (.names)                                             1.014    13.543
n7794.out[0] (.names)                                            0.261    13.804
n7796.in[0] (.names)                                             1.014    14.818
n7796.out[0] (.names)                                            0.261    15.079
n7805.in[2] (.names)                                             1.014    16.093
n7805.out[0] (.names)                                            0.261    16.354
n7806.in[0] (.names)                                             1.014    17.367
n7806.out[0] (.names)                                            0.261    17.628
n7807.in[0] (.names)                                             1.014    18.642
n7807.out[0] (.names)                                            0.261    18.903
n7808.in[0] (.names)                                             1.014    19.917
n7808.out[0] (.names)                                            0.261    20.178
n7809.in[0] (.names)                                             1.014    21.192
n7809.out[0] (.names)                                            0.261    21.453
n7810.in[1] (.names)                                             1.014    22.467
n7810.out[0] (.names)                                            0.261    22.728
n7817.in[0] (.names)                                             1.014    23.742
n7817.out[0] (.names)                                            0.261    24.003
n7812.in[1] (.names)                                             1.014    25.016
n7812.out[0] (.names)                                            0.261    25.277
n7819.in[1] (.names)                                             1.014    26.291
n7819.out[0] (.names)                                            0.261    26.552
n7814.in[1] (.names)                                             1.014    27.566
n7814.out[0] (.names)                                            0.261    27.827
n7813.in[0] (.names)                                             1.014    28.841
n7813.out[0] (.names)                                            0.261    29.102
n7815.in[1] (.names)                                             1.014    30.116
n7815.out[0] (.names)                                            0.261    30.377
n7820.in[0] (.names)                                             1.014    31.390
n7820.out[0] (.names)                                            0.261    31.651
n7825.in[1] (.names)                                             1.014    32.665
n7825.out[0] (.names)                                            0.261    32.926
n7823.in[0] (.names)                                             1.014    33.940
n7823.out[0] (.names)                                            0.261    34.201
n7824.in[1] (.names)                                             1.014    35.215
n7824.out[0] (.names)                                            0.261    35.476
n7826.in[1] (.names)                                             1.014    36.490
n7826.out[0] (.names)                                            0.261    36.751
n7827.in[1] (.names)                                             1.014    37.765
n7827.out[0] (.names)                                            0.261    38.026
n8103.in[0] (.names)                                             1.014    39.039
n8103.out[0] (.names)                                            0.261    39.300
n8104.in[0] (.names)                                             1.014    40.314
n8104.out[0] (.names)                                            0.261    40.575
n7444.in[0] (.names)                                             1.014    41.589
n7444.out[0] (.names)                                            0.261    41.850
n7432.in[2] (.names)                                             1.014    42.864
n7432.out[0] (.names)                                            0.261    43.125
n8112.in[2] (.names)                                             1.014    44.139
n8112.out[0] (.names)                                            0.261    44.400
n8113.in[1] (.names)                                             1.014    45.413
n8113.out[0] (.names)                                            0.261    45.674
n8114.in[0] (.names)                                             1.014    46.688
n8114.out[0] (.names)                                            0.261    46.949
n8116.in[0] (.names)                                             1.014    47.963
n8116.out[0] (.names)                                            0.261    48.224
n6868.in[0] (.names)                                             1.014    49.238
n6868.out[0] (.names)                                            0.261    49.499
n6869.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6869.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3007.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6718.in[0] (.names)                                             1.014     3.344
n6718.out[0] (.names)                                            0.261     3.605
n6750.in[0] (.names)                                             1.014     4.619
n6750.out[0] (.names)                                            0.261     4.880
n6751.in[0] (.names)                                             1.014     5.894
n6751.out[0] (.names)                                            0.261     6.155
n6752.in[0] (.names)                                             1.014     7.169
n6752.out[0] (.names)                                            0.261     7.430
n6753.in[0] (.names)                                             1.014     8.444
n6753.out[0] (.names)                                            0.261     8.705
n6754.in[0] (.names)                                             1.014     9.719
n6754.out[0] (.names)                                            0.261     9.980
n6755.in[1] (.names)                                             1.014    10.993
n6755.out[0] (.names)                                            0.261    11.254
n6783.in[2] (.names)                                             1.014    12.268
n6783.out[0] (.names)                                            0.261    12.529
n6787.in[0] (.names)                                             1.014    13.543
n6787.out[0] (.names)                                            0.261    13.804
n6788.in[0] (.names)                                             1.014    14.818
n6788.out[0] (.names)                                            0.261    15.079
n6789.in[0] (.names)                                             1.014    16.093
n6789.out[0] (.names)                                            0.261    16.354
n6790.in[0] (.names)                                             1.014    17.367
n6790.out[0] (.names)                                            0.261    17.628
n6792.in[0] (.names)                                             1.014    18.642
n6792.out[0] (.names)                                            0.261    18.903
n6793.in[0] (.names)                                             1.014    19.917
n6793.out[0] (.names)                                            0.261    20.178
n6756.in[0] (.names)                                             1.014    21.192
n6756.out[0] (.names)                                            0.261    21.453
n6794.in[0] (.names)                                             1.014    22.467
n6794.out[0] (.names)                                            0.261    22.728
n6796.in[0] (.names)                                             1.014    23.742
n6796.out[0] (.names)                                            0.261    24.003
n6797.in[0] (.names)                                             1.014    25.016
n6797.out[0] (.names)                                            0.261    25.277
n6760.in[1] (.names)                                             1.014    26.291
n6760.out[0] (.names)                                            0.261    26.552
n6762.in[1] (.names)                                             1.014    27.566
n6762.out[0] (.names)                                            0.261    27.827
n6763.in[1] (.names)                                             1.014    28.841
n6763.out[0] (.names)                                            0.261    29.102
n6758.in[0] (.names)                                             1.014    30.116
n6758.out[0] (.names)                                            0.261    30.377
n6759.in[0] (.names)                                             1.014    31.390
n6759.out[0] (.names)                                            0.261    31.651
n6761.in[3] (.names)                                             1.014    32.665
n6761.out[0] (.names)                                            0.261    32.926
n6764.in[0] (.names)                                             1.014    33.940
n6764.out[0] (.names)                                            0.261    34.201
n6766.in[0] (.names)                                             1.014    35.215
n6766.out[0] (.names)                                            0.261    35.476
n6767.in[0] (.names)                                             1.014    36.490
n6767.out[0] (.names)                                            0.261    36.751
n6774.in[0] (.names)                                             1.014    37.765
n6774.out[0] (.names)                                            0.261    38.026
n6775.in[1] (.names)                                             1.014    39.039
n6775.out[0] (.names)                                            0.261    39.300
n4532.in[2] (.names)                                             1.014    40.314
n4532.out[0] (.names)                                            0.261    40.575
n6781.in[0] (.names)                                             1.014    41.589
n6781.out[0] (.names)                                            0.261    41.850
n3229.in[0] (.names)                                             1.014    42.864
n3229.out[0] (.names)                                            0.261    43.125
n6777.in[0] (.names)                                             1.014    44.139
n6777.out[0] (.names)                                            0.261    44.400
n6778.in[1] (.names)                                             1.014    45.413
n6778.out[0] (.names)                                            0.261    45.674
n6782.in[1] (.names)                                             1.014    46.688
n6782.out[0] (.names)                                            0.261    46.949
n6773.in[1] (.names)                                             1.014    47.963
n6773.out[0] (.names)                                            0.261    48.224
n4523.in[1] (.names)                                             1.014    49.238
n4523.out[0] (.names)                                            0.261    49.499
n3007.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3007.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n223.Q[0] (.latch clocked by pclk)
Endpoint  : n4184.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
n223.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4353.in[0] (.names)                                             1.014     2.070
n4353.out[0] (.names)                                            0.261     2.331
n4387.in[1] (.names)                                             1.014     3.344
n4387.out[0] (.names)                                            0.261     3.605
n4388.in[0] (.names)                                             1.014     4.619
n4388.out[0] (.names)                                            0.261     4.880
n4383.in[1] (.names)                                             1.014     5.894
n4383.out[0] (.names)                                            0.261     6.155
n4386.in[0] (.names)                                             1.014     7.169
n4386.out[0] (.names)                                            0.261     7.430
n3987.in[1] (.names)                                             1.014     8.444
n3987.out[0] (.names)                                            0.261     8.705
n4411.in[1] (.names)                                             1.014     9.719
n4411.out[0] (.names)                                            0.261     9.980
n4413.in[2] (.names)                                             1.014    10.993
n4413.out[0] (.names)                                            0.261    11.254
n4414.in[0] (.names)                                             1.014    12.268
n4414.out[0] (.names)                                            0.261    12.529
n4404.in[0] (.names)                                             1.014    13.543
n4404.out[0] (.names)                                            0.261    13.804
n4415.in[0] (.names)                                             1.014    14.818
n4415.out[0] (.names)                                            0.261    15.079
n4417.in[0] (.names)                                             1.014    16.093
n4417.out[0] (.names)                                            0.261    16.354
n4352.in[0] (.names)                                             1.014    17.367
n4352.out[0] (.names)                                            0.261    17.628
n4202.in[0] (.names)                                             1.014    18.642
n4202.out[0] (.names)                                            0.261    18.903
n4203.in[0] (.names)                                             1.014    19.917
n4203.out[0] (.names)                                            0.261    20.178
n4206.in[1] (.names)                                             1.014    21.192
n4206.out[0] (.names)                                            0.261    21.453
n4207.in[1] (.names)                                             1.014    22.467
n4207.out[0] (.names)                                            0.261    22.728
n4211.in[1] (.names)                                             1.014    23.742
n4211.out[0] (.names)                                            0.261    24.003
n4219.in[0] (.names)                                             1.014    25.016
n4219.out[0] (.names)                                            0.261    25.277
n4192.in[1] (.names)                                             1.014    26.291
n4192.out[0] (.names)                                            0.261    26.552
n4222.in[0] (.names)                                             1.014    27.566
n4222.out[0] (.names)                                            0.261    27.827
n4223.in[0] (.names)                                             1.014    28.841
n4223.out[0] (.names)                                            0.261    29.102
n4224.in[0] (.names)                                             1.014    30.116
n4224.out[0] (.names)                                            0.261    30.377
n4225.in[0] (.names)                                             1.014    31.390
n4225.out[0] (.names)                                            0.261    31.651
n4226.in[0] (.names)                                             1.014    32.665
n4226.out[0] (.names)                                            0.261    32.926
n4178.in[0] (.names)                                             1.014    33.940
n4178.out[0] (.names)                                            0.261    34.201
n4229.in[3] (.names)                                             1.014    35.215
n4229.out[0] (.names)                                            0.261    35.476
n4230.in[2] (.names)                                             1.014    36.490
n4230.out[0] (.names)                                            0.261    36.751
n4231.in[2] (.names)                                             1.014    37.765
n4231.out[0] (.names)                                            0.261    38.026
n4233.in[1] (.names)                                             1.014    39.039
n4233.out[0] (.names)                                            0.261    39.300
n3246.in[2] (.names)                                             1.014    40.314
n3246.out[0] (.names)                                            0.261    40.575
n4236.in[0] (.names)                                             1.014    41.589
n4236.out[0] (.names)                                            0.261    41.850
n4237.in[2] (.names)                                             1.014    42.864
n4237.out[0] (.names)                                            0.261    43.125
n4186.in[0] (.names)                                             1.014    44.139
n4186.out[0] (.names)                                            0.261    44.400
n4188.in[0] (.names)                                             1.014    45.413
n4188.out[0] (.names)                                            0.261    45.674
n4190.in[2] (.names)                                             1.014    46.688
n4190.out[0] (.names)                                            0.261    46.949
n4174.in[0] (.names)                                             1.014    47.963
n4174.out[0] (.names)                                            0.261    48.224
n238.in[1] (.names)                                              1.014    49.238
n238.out[0] (.names)                                             0.261    49.499
n4184.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4184.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n8307.Q[0] (.latch clocked by pclk)
Endpoint  : n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8307.clk[0] (.latch)                                            1.014     1.014
n8307.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10569.in[1] (.names)                                            1.014     2.070
n10569.out[0] (.names)                                           0.261     2.331
n10570.in[1] (.names)                                            1.014     3.344
n10570.out[0] (.names)                                           0.261     3.605
n10571.in[3] (.names)                                            1.014     4.619
n10571.out[0] (.names)                                           0.261     4.880
n10572.in[0] (.names)                                            1.014     5.894
n10572.out[0] (.names)                                           0.261     6.155
n10573.in[0] (.names)                                            1.014     7.169
n10573.out[0] (.names)                                           0.261     7.430
n10574.in[0] (.names)                                            1.014     8.444
n10574.out[0] (.names)                                           0.261     8.705
n10470.in[2] (.names)                                            1.014     9.719
n10470.out[0] (.names)                                           0.261     9.980
n10471.in[1] (.names)                                            1.014    10.993
n10471.out[0] (.names)                                           0.261    11.254
n10472.in[0] (.names)                                            1.014    12.268
n10472.out[0] (.names)                                           0.261    12.529
n10473.in[1] (.names)                                            1.014    13.543
n10473.out[0] (.names)                                           0.261    13.804
n10475.in[0] (.names)                                            1.014    14.818
n10475.out[0] (.names)                                           0.261    15.079
n10476.in[0] (.names)                                            1.014    16.093
n10476.out[0] (.names)                                           0.261    16.354
n10481.in[1] (.names)                                            1.014    17.367
n10481.out[0] (.names)                                           0.261    17.628
n10489.in[1] (.names)                                            1.014    18.642
n10489.out[0] (.names)                                           0.261    18.903
n10491.in[0] (.names)                                            1.014    19.917
n10491.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n10493.in[2] (.names)                                            1.014    22.467
n10493.out[0] (.names)                                           0.261    22.728
n10494.in[0] (.names)                                            1.014    23.742
n10494.out[0] (.names)                                           0.261    24.003
n10503.in[0] (.names)                                            1.014    25.016
n10503.out[0] (.names)                                           0.261    25.277
n10500.in[0] (.names)                                            1.014    26.291
n10500.out[0] (.names)                                           0.261    26.552
n204.in[0] (.names)                                              1.014    27.566
n204.out[0] (.names)                                             0.261    27.827
n3752.in[1] (.names)                                             1.014    28.841
n3752.out[0] (.names)                                            0.261    29.102
n3753.in[1] (.names)                                             1.014    30.116
n3753.out[0] (.names)                                            0.261    30.377
n3754.in[0] (.names)                                             1.014    31.390
n3754.out[0] (.names)                                            0.261    31.651
n3769.in[0] (.names)                                             1.014    32.665
n3769.out[0] (.names)                                            0.261    32.926
n3770.in[0] (.names)                                             1.014    33.940
n3770.out[0] (.names)                                            0.261    34.201
n3771.in[1] (.names)                                             1.014    35.215
n3771.out[0] (.names)                                            0.261    35.476
n3772.in[0] (.names)                                             1.014    36.490
n3772.out[0] (.names)                                            0.261    36.751
n3773.in[0] (.names)                                             1.014    37.765
n3773.out[0] (.names)                                            0.261    38.026
n3760.in[0] (.names)                                             1.014    39.039
n3760.out[0] (.names)                                            0.261    39.300
n3761.in[0] (.names)                                             1.014    40.314
n3761.out[0] (.names)                                            0.261    40.575
n3757.in[0] (.names)                                             1.014    41.589
n3757.out[0] (.names)                                            0.261    41.850
n3764.in[0] (.names)                                             1.014    42.864
n3764.out[0] (.names)                                            0.261    43.125
n3762.in[0] (.names)                                             1.014    44.139
n3762.out[0] (.names)                                            0.261    44.400
n3763.in[0] (.names)                                             1.014    45.413
n3763.out[0] (.names)                                            0.261    45.674
n3765.in[1] (.names)                                             1.014    46.688
n3765.out[0] (.names)                                            0.261    46.949
n3774.in[1] (.names)                                             1.014    47.963
n3774.out[0] (.names)                                            0.261    48.224
n2654.in[1] (.names)                                             1.014    49.238
n2654.out[0] (.names)                                            0.261    49.499
n3788.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3788.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n8307.Q[0] (.latch clocked by pclk)
Endpoint  : n176.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8307.clk[0] (.latch)                                            1.014     1.014
n8307.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10569.in[1] (.names)                                            1.014     2.070
n10569.out[0] (.names)                                           0.261     2.331
n10570.in[1] (.names)                                            1.014     3.344
n10570.out[0] (.names)                                           0.261     3.605
n10571.in[3] (.names)                                            1.014     4.619
n10571.out[0] (.names)                                           0.261     4.880
n10572.in[0] (.names)                                            1.014     5.894
n10572.out[0] (.names)                                           0.261     6.155
n10573.in[0] (.names)                                            1.014     7.169
n10573.out[0] (.names)                                           0.261     7.430
n10574.in[0] (.names)                                            1.014     8.444
n10574.out[0] (.names)                                           0.261     8.705
n10470.in[2] (.names)                                            1.014     9.719
n10470.out[0] (.names)                                           0.261     9.980
n10471.in[1] (.names)                                            1.014    10.993
n10471.out[0] (.names)                                           0.261    11.254
n10472.in[0] (.names)                                            1.014    12.268
n10472.out[0] (.names)                                           0.261    12.529
n10473.in[1] (.names)                                            1.014    13.543
n10473.out[0] (.names)                                           0.261    13.804
n10475.in[0] (.names)                                            1.014    14.818
n10475.out[0] (.names)                                           0.261    15.079
n10476.in[0] (.names)                                            1.014    16.093
n10476.out[0] (.names)                                           0.261    16.354
n10481.in[1] (.names)                                            1.014    17.367
n10481.out[0] (.names)                                           0.261    17.628
n10489.in[1] (.names)                                            1.014    18.642
n10489.out[0] (.names)                                           0.261    18.903
n10491.in[0] (.names)                                            1.014    19.917
n10491.out[0] (.names)                                           0.261    20.178
n10492.in[1] (.names)                                            1.014    21.192
n10492.out[0] (.names)                                           0.261    21.453
n10493.in[2] (.names)                                            1.014    22.467
n10493.out[0] (.names)                                           0.261    22.728
n10494.in[0] (.names)                                            1.014    23.742
n10494.out[0] (.names)                                           0.261    24.003
n10503.in[0] (.names)                                            1.014    25.016
n10503.out[0] (.names)                                           0.261    25.277
n10500.in[0] (.names)                                            1.014    26.291
n10500.out[0] (.names)                                           0.261    26.552
n204.in[0] (.names)                                              1.014    27.566
n204.out[0] (.names)                                             0.261    27.827
n3752.in[1] (.names)                                             1.014    28.841
n3752.out[0] (.names)                                            0.261    29.102
n3753.in[1] (.names)                                             1.014    30.116
n3753.out[0] (.names)                                            0.261    30.377
n3754.in[0] (.names)                                             1.014    31.390
n3754.out[0] (.names)                                            0.261    31.651
n3769.in[0] (.names)                                             1.014    32.665
n3769.out[0] (.names)                                            0.261    32.926
n3770.in[0] (.names)                                             1.014    33.940
n3770.out[0] (.names)                                            0.261    34.201
n3771.in[1] (.names)                                             1.014    35.215
n3771.out[0] (.names)                                            0.261    35.476
n3772.in[0] (.names)                                             1.014    36.490
n3772.out[0] (.names)                                            0.261    36.751
n3773.in[0] (.names)                                             1.014    37.765
n3773.out[0] (.names)                                            0.261    38.026
n3760.in[0] (.names)                                             1.014    39.039
n3760.out[0] (.names)                                            0.261    39.300
n3761.in[0] (.names)                                             1.014    40.314
n3761.out[0] (.names)                                            0.261    40.575
n3757.in[0] (.names)                                             1.014    41.589
n3757.out[0] (.names)                                            0.261    41.850
n3764.in[0] (.names)                                             1.014    42.864
n3764.out[0] (.names)                                            0.261    43.125
n3762.in[0] (.names)                                             1.014    44.139
n3762.out[0] (.names)                                            0.261    44.400
n3763.in[0] (.names)                                             1.014    45.413
n3763.out[0] (.names)                                            0.261    45.674
n3765.in[1] (.names)                                             1.014    46.688
n3765.out[0] (.names)                                            0.261    46.949
n3774.in[1] (.names)                                             1.014    47.963
n3774.out[0] (.names)                                            0.261    48.224
n2654.in[1] (.names)                                             1.014    49.238
n2654.out[0] (.names)                                            0.261    49.499
n176.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n176.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 78
Startpoint: n224.Q[0] (.latch clocked by pclk)
Endpoint  : n8343.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n224.clk[0] (.latch)                                             1.014     1.014
n224.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9464.in[0] (.names)                                             1.014     2.070
n9464.out[0] (.names)                                            0.261     2.331
n10218.in[2] (.names)                                            1.014     3.344
n10218.out[0] (.names)                                           0.261     3.605
n10219.in[1] (.names)                                            1.014     4.619
n10219.out[0] (.names)                                           0.261     4.880
n10133.in[0] (.names)                                            1.014     5.894
n10133.out[0] (.names)                                           0.261     6.155
n10134.in[2] (.names)                                            1.014     7.169
n10134.out[0] (.names)                                           0.261     7.430
n10182.in[0] (.names)                                            1.014     8.444
n10182.out[0] (.names)                                           0.261     8.705
n10183.in[0] (.names)                                            1.014     9.719
n10183.out[0] (.names)                                           0.261     9.980
n10184.in[1] (.names)                                            1.014    10.993
n10184.out[0] (.names)                                           0.261    11.254
n10161.in[1] (.names)                                            1.014    12.268
n10161.out[0] (.names)                                           0.261    12.529
n10135.in[0] (.names)                                            1.014    13.543
n10135.out[0] (.names)                                           0.261    13.804
n10131.in[0] (.names)                                            1.014    14.818
n10131.out[0] (.names)                                           0.261    15.079
n10132.in[0] (.names)                                            1.014    16.093
n10132.out[0] (.names)                                           0.261    16.354
n10157.in[1] (.names)                                            1.014    17.367
n10157.out[0] (.names)                                           0.261    17.628
n10162.in[0] (.names)                                            1.014    18.642
n10162.out[0] (.names)                                           0.261    18.903
n10163.in[2] (.names)                                            1.014    19.917
n10163.out[0] (.names)                                           0.261    20.178
n10164.in[0] (.names)                                            1.014    21.192
n10164.out[0] (.names)                                           0.261    21.453
n10167.in[0] (.names)                                            1.014    22.467
n10167.out[0] (.names)                                           0.261    22.728
n10168.in[0] (.names)                                            1.014    23.742
n10168.out[0] (.names)                                           0.261    24.003
n10169.in[0] (.names)                                            1.014    25.016
n10169.out[0] (.names)                                           0.261    25.277
n10155.in[0] (.names)                                            1.014    26.291
n10155.out[0] (.names)                                           0.261    26.552
n10170.in[0] (.names)                                            1.014    27.566
n10170.out[0] (.names)                                           0.261    27.827
n10171.in[0] (.names)                                            1.014    28.841
n10171.out[0] (.names)                                           0.261    29.102
n10139.in[0] (.names)                                            1.014    30.116
n10139.out[0] (.names)                                           0.261    30.377
n10143.in[1] (.names)                                            1.014    31.390
n10143.out[0] (.names)                                           0.261    31.651
n10149.in[1] (.names)                                            1.014    32.665
n10149.out[0] (.names)                                           0.261    32.926
n10150.in[2] (.names)                                            1.014    33.940
n10150.out[0] (.names)                                           0.261    34.201
n10153.in[0] (.names)                                            1.014    35.215
n10153.out[0] (.names)                                           0.261    35.476
n10152.in[1] (.names)                                            1.014    36.490
n10152.out[0] (.names)                                           0.261    36.751
n10154.in[0] (.names)                                            1.014    37.765
n10154.out[0] (.names)                                           0.261    38.026
n10174.in[2] (.names)                                            1.014    39.039
n10174.out[0] (.names)                                           0.261    39.300
n10175.in[1] (.names)                                            1.014    40.314
n10175.out[0] (.names)                                           0.261    40.575
n10176.in[0] (.names)                                            1.014    41.589
n10176.out[0] (.names)                                           0.261    41.850
n8354.in[1] (.names)                                             1.014    42.864
n8354.out[0] (.names)                                            0.261    43.125
n10178.in[1] (.names)                                            1.014    44.139
n10178.out[0] (.names)                                           0.261    44.400
n8348.in[0] (.names)                                             1.014    45.413
n8348.out[0] (.names)                                            0.261    45.674
n10180.in[1] (.names)                                            1.014    46.688
n10180.out[0] (.names)                                           0.261    46.949
n8344.in[0] (.names)                                             1.014    47.963
n8344.out[0] (.names)                                            0.261    48.224
n8342.in[0] (.names)                                             1.014    49.238
n8342.out[0] (.names)                                            0.261    49.499
n8343.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8343.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 79
Startpoint: n9112.Q[0] (.latch clocked by pclk)
Endpoint  : n8619.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9112.clk[0] (.latch)                                            1.014     1.014
n9112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10045.in[0] (.names)                                            1.014     2.070
n10045.out[0] (.names)                                           0.261     2.331
n10018.in[1] (.names)                                            1.014     3.344
n10018.out[0] (.names)                                           0.261     3.605
n9924.in[0] (.names)                                             1.014     4.619
n9924.out[0] (.names)                                            0.261     4.880
n10046.in[1] (.names)                                            1.014     5.894
n10046.out[0] (.names)                                           0.261     6.155
n10054.in[0] (.names)                                            1.014     7.169
n10054.out[0] (.names)                                           0.261     7.430
n10057.in[1] (.names)                                            1.014     8.444
n10057.out[0] (.names)                                           0.261     8.705
n10058.in[0] (.names)                                            1.014     9.719
n10058.out[0] (.names)                                           0.261     9.980
n10061.in[1] (.names)                                            1.014    10.993
n10061.out[0] (.names)                                           0.261    11.254
n10062.in[0] (.names)                                            1.014    12.268
n10062.out[0] (.names)                                           0.261    12.529
n10069.in[1] (.names)                                            1.014    13.543
n10069.out[0] (.names)                                           0.261    13.804
n10071.in[0] (.names)                                            1.014    14.818
n10071.out[0] (.names)                                           0.261    15.079
n10073.in[2] (.names)                                            1.014    16.093
n10073.out[0] (.names)                                           0.261    16.354
n9997.in[0] (.names)                                             1.014    17.367
n9997.out[0] (.names)                                            0.261    17.628
n10047.in[1] (.names)                                            1.014    18.642
n10047.out[0] (.names)                                           0.261    18.903
n10050.in[2] (.names)                                            1.014    19.917
n10050.out[0] (.names)                                           0.261    20.178
n10053.in[0] (.names)                                            1.014    21.192
n10053.out[0] (.names)                                           0.261    21.453
n10067.in[0] (.names)                                            1.014    22.467
n10067.out[0] (.names)                                           0.261    22.728
n10068.in[2] (.names)                                            1.014    23.742
n10068.out[0] (.names)                                           0.261    24.003
n10074.in[0] (.names)                                            1.014    25.016
n10074.out[0] (.names)                                           0.261    25.277
n10076.in[1] (.names)                                            1.014    26.291
n10076.out[0] (.names)                                           0.261    26.552
n10077.in[2] (.names)                                            1.014    27.566
n10077.out[0] (.names)                                           0.261    27.827
n10078.in[0] (.names)                                            1.014    28.841
n10078.out[0] (.names)                                           0.261    29.102
n10079.in[0] (.names)                                            1.014    30.116
n10079.out[0] (.names)                                           0.261    30.377
n10080.in[0] (.names)                                            1.014    31.390
n10080.out[0] (.names)                                           0.261    31.651
n10081.in[0] (.names)                                            1.014    32.665
n10081.out[0] (.names)                                           0.261    32.926
n9764.in[0] (.names)                                             1.014    33.940
n9764.out[0] (.names)                                            0.261    34.201
n9765.in[3] (.names)                                             1.014    35.215
n9765.out[0] (.names)                                            0.261    35.476
n9768.in[1] (.names)                                             1.014    36.490
n9768.out[0] (.names)                                            0.261    36.751
n9769.in[0] (.names)                                             1.014    37.765
n9769.out[0] (.names)                                            0.261    38.026
n9770.in[1] (.names)                                             1.014    39.039
n9770.out[0] (.names)                                            0.261    39.300
n9771.in[1] (.names)                                             1.014    40.314
n9771.out[0] (.names)                                            0.261    40.575
n9773.in[2] (.names)                                             1.014    41.589
n9773.out[0] (.names)                                            0.261    41.850
n9754.in[2] (.names)                                             1.014    42.864
n9754.out[0] (.names)                                            0.261    43.125
n9774.in[0] (.names)                                             1.014    44.139
n9774.out[0] (.names)                                            0.261    44.400
n9775.in[1] (.names)                                             1.014    45.413
n9775.out[0] (.names)                                            0.261    45.674
n9780.in[0] (.names)                                             1.014    46.688
n9780.out[0] (.names)                                            0.261    46.949
n9089.in[0] (.names)                                             1.014    47.963
n9089.out[0] (.names)                                            0.261    48.224
n8618.in[0] (.names)                                             1.014    49.238
n8618.out[0] (.names)                                            0.261    49.499
n8619.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8619.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 80
Startpoint: n8591.Q[0] (.latch clocked by pclk)
Endpoint  : n9092.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8591.clk[0] (.latch)                                            1.014     1.014
n8591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9609.in[0] (.names)                                             1.014     2.070
n9609.out[0] (.names)                                            0.261     2.331
n9483.in[1] (.names)                                             1.014     3.344
n9483.out[0] (.names)                                            0.261     3.605
n9603.in[0] (.names)                                             1.014     4.619
n9603.out[0] (.names)                                            0.261     4.880
n9604.in[1] (.names)                                             1.014     5.894
n9604.out[0] (.names)                                            0.261     6.155
n9605.in[2] (.names)                                             1.014     7.169
n9605.out[0] (.names)                                            0.261     7.430
n9606.in[0] (.names)                                             1.014     8.444
n9606.out[0] (.names)                                            0.261     8.705
n9486.in[0] (.names)                                             1.014     9.719
n9486.out[0] (.names)                                            0.261     9.980
n9549.in[1] (.names)                                             1.014    10.993
n9549.out[0] (.names)                                            0.261    11.254
n9550.in[1] (.names)                                             1.014    12.268
n9550.out[0] (.names)                                            0.261    12.529
n9553.in[1] (.names)                                             1.014    13.543
n9553.out[0] (.names)                                            0.261    13.804
n9551.in[0] (.names)                                             1.014    14.818
n9551.out[0] (.names)                                            0.261    15.079
n9552.in[0] (.names)                                             1.014    16.093
n9552.out[0] (.names)                                            0.261    16.354
n9554.in[1] (.names)                                             1.014    17.367
n9554.out[0] (.names)                                            0.261    17.628
n9555.in[0] (.names)                                             1.014    18.642
n9555.out[0] (.names)                                            0.261    18.903
n9556.in[0] (.names)                                             1.014    19.917
n9556.out[0] (.names)                                            0.261    20.178
n9534.in[1] (.names)                                             1.014    21.192
n9534.out[0] (.names)                                            0.261    21.453
n9567.in[0] (.names)                                             1.014    22.467
n9567.out[0] (.names)                                            0.261    22.728
n9569.in[0] (.names)                                             1.014    23.742
n9569.out[0] (.names)                                            0.261    24.003
n9570.in[0] (.names)                                             1.014    25.016
n9570.out[0] (.names)                                            0.261    25.277
n9571.in[0] (.names)                                             1.014    26.291
n9571.out[0] (.names)                                            0.261    26.552
n9573.in[0] (.names)                                             1.014    27.566
n9573.out[0] (.names)                                            0.261    27.827
n9578.in[0] (.names)                                             1.014    28.841
n9578.out[0] (.names)                                            0.261    29.102
n9575.in[1] (.names)                                             1.014    30.116
n9575.out[0] (.names)                                            0.261    30.377
n9111.in[0] (.names)                                             1.014    31.390
n9111.out[0] (.names)                                            0.261    31.651
n9583.in[2] (.names)                                             1.014    32.665
n9583.out[0] (.names)                                            0.261    32.926
n9585.in[0] (.names)                                             1.014    33.940
n9585.out[0] (.names)                                            0.261    34.201
n9586.in[0] (.names)                                             1.014    35.215
n9586.out[0] (.names)                                            0.261    35.476
n9587.in[0] (.names)                                             1.014    36.490
n9587.out[0] (.names)                                            0.261    36.751
n9588.in[0] (.names)                                             1.014    37.765
n9588.out[0] (.names)                                            0.261    38.026
n9589.in[0] (.names)                                             1.014    39.039
n9589.out[0] (.names)                                            0.261    39.300
n9580.in[0] (.names)                                             1.014    40.314
n9580.out[0] (.names)                                            0.261    40.575
n9592.in[1] (.names)                                             1.014    41.589
n9592.out[0] (.names)                                            0.261    41.850
n9594.in[2] (.names)                                             1.014    42.864
n9594.out[0] (.names)                                            0.261    43.125
n9595.in[0] (.names)                                             1.014    44.139
n9595.out[0] (.names)                                            0.261    44.400
n9597.in[0] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n9598.in[0] (.names)                                             1.014    46.688
n9598.out[0] (.names)                                            0.261    46.949
n9599.in[0] (.names)                                             1.014    47.963
n9599.out[0] (.names)                                            0.261    48.224
n9091.in[0] (.names)                                             1.014    49.238
n9091.out[0] (.names)                                            0.261    49.499
n9092.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9092.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 81
Startpoint: n8591.Q[0] (.latch clocked by pclk)
Endpoint  : n9118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8591.clk[0] (.latch)                                            1.014     1.014
n8591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9609.in[0] (.names)                                             1.014     2.070
n9609.out[0] (.names)                                            0.261     2.331
n9483.in[1] (.names)                                             1.014     3.344
n9483.out[0] (.names)                                            0.261     3.605
n9603.in[0] (.names)                                             1.014     4.619
n9603.out[0] (.names)                                            0.261     4.880
n9604.in[1] (.names)                                             1.014     5.894
n9604.out[0] (.names)                                            0.261     6.155
n9605.in[2] (.names)                                             1.014     7.169
n9605.out[0] (.names)                                            0.261     7.430
n9606.in[0] (.names)                                             1.014     8.444
n9606.out[0] (.names)                                            0.261     8.705
n9486.in[0] (.names)                                             1.014     9.719
n9486.out[0] (.names)                                            0.261     9.980
n9549.in[1] (.names)                                             1.014    10.993
n9549.out[0] (.names)                                            0.261    11.254
n9550.in[1] (.names)                                             1.014    12.268
n9550.out[0] (.names)                                            0.261    12.529
n9553.in[1] (.names)                                             1.014    13.543
n9553.out[0] (.names)                                            0.261    13.804
n9551.in[0] (.names)                                             1.014    14.818
n9551.out[0] (.names)                                            0.261    15.079
n9552.in[0] (.names)                                             1.014    16.093
n9552.out[0] (.names)                                            0.261    16.354
n9554.in[1] (.names)                                             1.014    17.367
n9554.out[0] (.names)                                            0.261    17.628
n9555.in[0] (.names)                                             1.014    18.642
n9555.out[0] (.names)                                            0.261    18.903
n9556.in[0] (.names)                                             1.014    19.917
n9556.out[0] (.names)                                            0.261    20.178
n9534.in[1] (.names)                                             1.014    21.192
n9534.out[0] (.names)                                            0.261    21.453
n9567.in[0] (.names)                                             1.014    22.467
n9567.out[0] (.names)                                            0.261    22.728
n9569.in[0] (.names)                                             1.014    23.742
n9569.out[0] (.names)                                            0.261    24.003
n9570.in[0] (.names)                                             1.014    25.016
n9570.out[0] (.names)                                            0.261    25.277
n9571.in[0] (.names)                                             1.014    26.291
n9571.out[0] (.names)                                            0.261    26.552
n9573.in[0] (.names)                                             1.014    27.566
n9573.out[0] (.names)                                            0.261    27.827
n9578.in[0] (.names)                                             1.014    28.841
n9578.out[0] (.names)                                            0.261    29.102
n9575.in[1] (.names)                                             1.014    30.116
n9575.out[0] (.names)                                            0.261    30.377
n9111.in[0] (.names)                                             1.014    31.390
n9111.out[0] (.names)                                            0.261    31.651
n9583.in[2] (.names)                                             1.014    32.665
n9583.out[0] (.names)                                            0.261    32.926
n9585.in[0] (.names)                                             1.014    33.940
n9585.out[0] (.names)                                            0.261    34.201
n9586.in[0] (.names)                                             1.014    35.215
n9586.out[0] (.names)                                            0.261    35.476
n9587.in[0] (.names)                                             1.014    36.490
n9587.out[0] (.names)                                            0.261    36.751
n9588.in[0] (.names)                                             1.014    37.765
n9588.out[0] (.names)                                            0.261    38.026
n9589.in[0] (.names)                                             1.014    39.039
n9589.out[0] (.names)                                            0.261    39.300
n9580.in[0] (.names)                                             1.014    40.314
n9580.out[0] (.names)                                            0.261    40.575
n9592.in[1] (.names)                                             1.014    41.589
n9592.out[0] (.names)                                            0.261    41.850
n9594.in[2] (.names)                                             1.014    42.864
n9594.out[0] (.names)                                            0.261    43.125
n9595.in[0] (.names)                                             1.014    44.139
n9595.out[0] (.names)                                            0.261    44.400
n9597.in[0] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n9598.in[0] (.names)                                             1.014    46.688
n9598.out[0] (.names)                                            0.261    46.949
n9599.in[0] (.names)                                             1.014    47.963
n9599.out[0] (.names)                                            0.261    48.224
n9117.in[0] (.names)                                             1.014    49.238
n9117.out[0] (.names)                                            0.261    49.499
n9118.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9118.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 82
Startpoint: n7508.Q[0] (.latch clocked by pclk)
Endpoint  : n9080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7508.clk[0] (.latch)                                            1.014     1.014
n7508.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9199.in[0] (.names)                                             1.014     2.070
n9199.out[0] (.names)                                            0.261     2.331
n9201.in[2] (.names)                                             1.014     3.344
n9201.out[0] (.names)                                            0.261     3.605
n9197.in[1] (.names)                                             1.014     4.619
n9197.out[0] (.names)                                            0.261     4.880
n9357.in[2] (.names)                                             1.014     5.894
n9357.out[0] (.names)                                            0.261     6.155
n9359.in[1] (.names)                                             1.014     7.169
n9359.out[0] (.names)                                            0.261     7.430
n9351.in[0] (.names)                                             1.014     8.444
n9351.out[0] (.names)                                            0.261     8.705
n9373.in[0] (.names)                                             1.014     9.719
n9373.out[0] (.names)                                            0.261     9.980
n9346.in[1] (.names)                                             1.014    10.993
n9346.out[0] (.names)                                            0.261    11.254
n9347.in[0] (.names)                                             1.014    12.268
n9347.out[0] (.names)                                            0.261    12.529
n9306.in[0] (.names)                                             1.014    13.543
n9306.out[0] (.names)                                            0.261    13.804
n9348.in[0] (.names)                                             1.014    14.818
n9348.out[0] (.names)                                            0.261    15.079
n9349.in[1] (.names)                                             1.014    16.093
n9349.out[0] (.names)                                            0.261    16.354
n9421.in[1] (.names)                                             1.014    17.367
n9421.out[0] (.names)                                            0.261    17.628
n9422.in[0] (.names)                                             1.014    18.642
n9422.out[0] (.names)                                            0.261    18.903
n9417.in[0] (.names)                                             1.014    19.917
n9417.out[0] (.names)                                            0.261    20.178
n9418.in[1] (.names)                                             1.014    21.192
n9418.out[0] (.names)                                            0.261    21.453
n9419.in[0] (.names)                                             1.014    22.467
n9419.out[0] (.names)                                            0.261    22.728
n9423.in[1] (.names)                                             1.014    23.742
n9423.out[0] (.names)                                            0.261    24.003
n9424.in[0] (.names)                                             1.014    25.016
n9424.out[0] (.names)                                            0.261    25.277
n9426.in[0] (.names)                                             1.014    26.291
n9426.out[0] (.names)                                            0.261    26.552
n9428.in[0] (.names)                                             1.014    27.566
n9428.out[0] (.names)                                            0.261    27.827
n9434.in[1] (.names)                                             1.014    28.841
n9434.out[0] (.names)                                            0.261    29.102
n9442.in[2] (.names)                                             1.014    30.116
n9442.out[0] (.names)                                            0.261    30.377
n9336.in[0] (.names)                                             1.014    31.390
n9336.out[0] (.names)                                            0.261    31.651
n9443.in[0] (.names)                                             1.014    32.665
n9443.out[0] (.names)                                            0.261    32.926
n9444.in[0] (.names)                                             1.014    33.940
n9444.out[0] (.names)                                            0.261    34.201
n9445.in[0] (.names)                                             1.014    35.215
n9445.out[0] (.names)                                            0.261    35.476
n8597.in[0] (.names)                                             1.014    36.490
n8597.out[0] (.names)                                            0.261    36.751
n9446.in[0] (.names)                                             1.014    37.765
n9446.out[0] (.names)                                            0.261    38.026
n9447.in[1] (.names)                                             1.014    39.039
n9447.out[0] (.names)                                            0.261    39.300
n9448.in[1] (.names)                                             1.014    40.314
n9448.out[0] (.names)                                            0.261    40.575
n9456.in[2] (.names)                                             1.014    41.589
n9456.out[0] (.names)                                            0.261    41.850
n9457.in[0] (.names)                                             1.014    42.864
n9457.out[0] (.names)                                            0.261    43.125
n9458.in[0] (.names)                                             1.014    44.139
n9458.out[0] (.names)                                            0.261    44.400
n9459.in[1] (.names)                                             1.014    45.413
n9459.out[0] (.names)                                            0.261    45.674
n9462.in[0] (.names)                                             1.014    46.688
n9462.out[0] (.names)                                            0.261    46.949
n9461.in[1] (.names)                                             1.014    47.963
n9461.out[0] (.names)                                            0.261    48.224
n9079.in[1] (.names)                                             1.014    49.238
n9079.out[0] (.names)                                            0.261    49.499
n9080.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9080.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 83
Startpoint: n7508.Q[0] (.latch clocked by pclk)
Endpoint  : n9098.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7508.clk[0] (.latch)                                            1.014     1.014
n7508.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9199.in[0] (.names)                                             1.014     2.070
n9199.out[0] (.names)                                            0.261     2.331
n9201.in[2] (.names)                                             1.014     3.344
n9201.out[0] (.names)                                            0.261     3.605
n9197.in[1] (.names)                                             1.014     4.619
n9197.out[0] (.names)                                            0.261     4.880
n9198.in[0] (.names)                                             1.014     5.894
n9198.out[0] (.names)                                            0.261     6.155
n9176.in[0] (.names)                                             1.014     7.169
n9176.out[0] (.names)                                            0.261     7.430
n9239.in[0] (.names)                                             1.014     8.444
n9239.out[0] (.names)                                            0.261     8.705
n9242.in[1] (.names)                                             1.014     9.719
n9242.out[0] (.names)                                            0.261     9.980
n9240.in[0] (.names)                                             1.014    10.993
n9240.out[0] (.names)                                            0.261    11.254
n9241.in[0] (.names)                                             1.014    12.268
n9241.out[0] (.names)                                            0.261    12.529
n9265.in[0] (.names)                                             1.014    13.543
n9265.out[0] (.names)                                            0.261    13.804
n9257.in[1] (.names)                                             1.014    14.818
n9257.out[0] (.names)                                            0.261    15.079
n9266.in[0] (.names)                                             1.014    16.093
n9266.out[0] (.names)                                            0.261    16.354
n9267.in[0] (.names)                                             1.014    17.367
n9267.out[0] (.names)                                            0.261    17.628
n9258.in[1] (.names)                                             1.014    18.642
n9258.out[0] (.names)                                            0.261    18.903
n9259.in[1] (.names)                                             1.014    19.917
n9259.out[0] (.names)                                            0.261    20.178
n9204.in[1] (.names)                                             1.014    21.192
n9204.out[0] (.names)                                            0.261    21.453
n9205.in[0] (.names)                                             1.014    22.467
n9205.out[0] (.names)                                            0.261    22.728
n9206.in[0] (.names)                                             1.014    23.742
n9206.out[0] (.names)                                            0.261    24.003
n9207.in[0] (.names)                                             1.014    25.016
n9207.out[0] (.names)                                            0.261    25.277
n9208.in[0] (.names)                                             1.014    26.291
n9208.out[0] (.names)                                            0.261    26.552
n9234.in[0] (.names)                                             1.014    27.566
n9234.out[0] (.names)                                            0.261    27.827
n9215.in[2] (.names)                                             1.014    28.841
n9215.out[0] (.names)                                            0.261    29.102
n9269.in[0] (.names)                                             1.014    30.116
n9269.out[0] (.names)                                            0.261    30.377
n9271.in[1] (.names)                                             1.014    31.390
n9271.out[0] (.names)                                            0.261    31.651
n9272.in[1] (.names)                                             1.014    32.665
n9272.out[0] (.names)                                            0.261    32.926
n9273.in[0] (.names)                                             1.014    33.940
n9273.out[0] (.names)                                            0.261    34.201
n9274.in[0] (.names)                                             1.014    35.215
n9274.out[0] (.names)                                            0.261    35.476
n9275.in[1] (.names)                                             1.014    36.490
n9275.out[0] (.names)                                            0.261    36.751
n9277.in[1] (.names)                                             1.014    37.765
n9277.out[0] (.names)                                            0.261    38.026
n9278.in[0] (.names)                                             1.014    39.039
n9278.out[0] (.names)                                            0.261    39.300
n9163.in[0] (.names)                                             1.014    40.314
n9163.out[0] (.names)                                            0.261    40.575
n9279.in[1] (.names)                                             1.014    41.589
n9279.out[0] (.names)                                            0.261    41.850
n9138.in[1] (.names)                                             1.014    42.864
n9138.out[0] (.names)                                            0.261    43.125
n9284.in[1] (.names)                                             1.014    44.139
n9284.out[0] (.names)                                            0.261    44.400
n9285.in[3] (.names)                                             1.014    45.413
n9285.out[0] (.names)                                            0.261    45.674
n9286.in[2] (.names)                                             1.014    46.688
n9286.out[0] (.names)                                            0.261    46.949
n8622.in[0] (.names)                                             1.014    47.963
n8622.out[0] (.names)                                            0.261    48.224
n9097.in[0] (.names)                                             1.014    49.238
n9097.out[0] (.names)                                            0.261    49.499
n9098.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9098.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 84
Startpoint: n8615.Q[0] (.latch clocked by pclk)
Endpoint  : n8377.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8615.clk[0] (.latch)                                            1.014     1.014
n8615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9014.in[0] (.names)                                             1.014     2.070
n9014.out[0] (.names)                                            0.261     2.331
n9015.in[0] (.names)                                             1.014     3.344
n9015.out[0] (.names)                                            0.261     3.605
n9016.in[2] (.names)                                             1.014     4.619
n9016.out[0] (.names)                                            0.261     4.880
n9017.in[1] (.names)                                             1.014     5.894
n9017.out[0] (.names)                                            0.261     6.155
n9018.in[0] (.names)                                             1.014     7.169
n9018.out[0] (.names)                                            0.261     7.430
n8759.in[0] (.names)                                             1.014     8.444
n8759.out[0] (.names)                                            0.261     8.705
n8760.in[2] (.names)                                             1.014     9.719
n8760.out[0] (.names)                                            0.261     9.980
n8764.in[0] (.names)                                             1.014    10.993
n8764.out[0] (.names)                                            0.261    11.254
n8754.in[0] (.names)                                             1.014    12.268
n8754.out[0] (.names)                                            0.261    12.529
n8814.in[0] (.names)                                             1.014    13.543
n8814.out[0] (.names)                                            0.261    13.804
n8817.in[2] (.names)                                             1.014    14.818
n8817.out[0] (.names)                                            0.261    15.079
n8819.in[1] (.names)                                             1.014    16.093
n8819.out[0] (.names)                                            0.261    16.354
n8820.in[0] (.names)                                             1.014    17.367
n8820.out[0] (.names)                                            0.261    17.628
n8821.in[0] (.names)                                             1.014    18.642
n8821.out[0] (.names)                                            0.261    18.903
n8822.in[0] (.names)                                             1.014    19.917
n8822.out[0] (.names)                                            0.261    20.178
n8827.in[1] (.names)                                             1.014    21.192
n8827.out[0] (.names)                                            0.261    21.453
n8829.in[1] (.names)                                             1.014    22.467
n8829.out[0] (.names)                                            0.261    22.728
n8811.in[1] (.names)                                             1.014    23.742
n8811.out[0] (.names)                                            0.261    24.003
n8860.in[0] (.names)                                             1.014    25.016
n8860.out[0] (.names)                                            0.261    25.277
n8861.in[0] (.names)                                             1.014    26.291
n8861.out[0] (.names)                                            0.261    26.552
n8862.in[0] (.names)                                             1.014    27.566
n8862.out[0] (.names)                                            0.261    27.827
n8863.in[0] (.names)                                             1.014    28.841
n8863.out[0] (.names)                                            0.261    29.102
n8866.in[1] (.names)                                             1.014    30.116
n8866.out[0] (.names)                                            0.261    30.377
n8868.in[2] (.names)                                             1.014    31.390
n8868.out[0] (.names)                                            0.261    31.651
n8869.in[0] (.names)                                             1.014    32.665
n8869.out[0] (.names)                                            0.261    32.926
n8870.in[0] (.names)                                             1.014    33.940
n8870.out[0] (.names)                                            0.261    34.201
n8871.in[0] (.names)                                             1.014    35.215
n8871.out[0] (.names)                                            0.261    35.476
n8872.in[0] (.names)                                             1.014    36.490
n8872.out[0] (.names)                                            0.261    36.751
n8338.in[0] (.names)                                             1.014    37.765
n8338.out[0] (.names)                                            0.261    38.026
n8838.in[0] (.names)                                             1.014    39.039
n8838.out[0] (.names)                                            0.261    39.300
n8839.in[2] (.names)                                             1.014    40.314
n8839.out[0] (.names)                                            0.261    40.575
n8840.in[0] (.names)                                             1.014    41.589
n8840.out[0] (.names)                                            0.261    41.850
n8350.in[0] (.names)                                             1.014    42.864
n8350.out[0] (.names)                                            0.261    43.125
n8368.in[0] (.names)                                             1.014    44.139
n8368.out[0] (.names)                                            0.261    44.400
n8880.in[1] (.names)                                             1.014    45.413
n8880.out[0] (.names)                                            0.261    45.674
n8881.in[1] (.names)                                             1.014    46.688
n8881.out[0] (.names)                                            0.261    46.949
n8842.in[0] (.names)                                             1.014    47.963
n8842.out[0] (.names)                                            0.261    48.224
n8376.in[0] (.names)                                             1.014    49.238
n8376.out[0] (.names)                                            0.261    49.499
n8377.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8377.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 85
Startpoint: n8615.Q[0] (.latch clocked by pclk)
Endpoint  : n349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8615.clk[0] (.latch)                                            1.014     1.014
n8615.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9014.in[0] (.names)                                             1.014     2.070
n9014.out[0] (.names)                                            0.261     2.331
n9015.in[0] (.names)                                             1.014     3.344
n9015.out[0] (.names)                                            0.261     3.605
n9016.in[2] (.names)                                             1.014     4.619
n9016.out[0] (.names)                                            0.261     4.880
n9017.in[1] (.names)                                             1.014     5.894
n9017.out[0] (.names)                                            0.261     6.155
n9018.in[0] (.names)                                             1.014     7.169
n9018.out[0] (.names)                                            0.261     7.430
n8759.in[0] (.names)                                             1.014     8.444
n8759.out[0] (.names)                                            0.261     8.705
n8957.in[0] (.names)                                             1.014     9.719
n8957.out[0] (.names)                                            0.261     9.980
n8958.in[2] (.names)                                             1.014    10.993
n8958.out[0] (.names)                                            0.261    11.254
n8959.in[0] (.names)                                             1.014    12.268
n8959.out[0] (.names)                                            0.261    12.529
n8928.in[0] (.names)                                             1.014    13.543
n8928.out[0] (.names)                                            0.261    13.804
n8929.in[0] (.names)                                             1.014    14.818
n8929.out[0] (.names)                                            0.261    15.079
n8932.in[1] (.names)                                             1.014    16.093
n8932.out[0] (.names)                                            0.261    16.354
n8933.in[2] (.names)                                             1.014    17.367
n8933.out[0] (.names)                                            0.261    17.628
n8930.in[0] (.names)                                             1.014    18.642
n8930.out[0] (.names)                                            0.261    18.903
n8934.in[0] (.names)                                             1.014    19.917
n8934.out[0] (.names)                                            0.261    20.178
n8952.in[0] (.names)                                             1.014    21.192
n8952.out[0] (.names)                                            0.261    21.453
n8953.in[1] (.names)                                             1.014    22.467
n8953.out[0] (.names)                                            0.261    22.728
n8954.in[1] (.names)                                             1.014    23.742
n8954.out[0] (.names)                                            0.261    24.003
n9011.in[0] (.names)                                             1.014    25.016
n9011.out[0] (.names)                                            0.261    25.277
n9012.in[2] (.names)                                             1.014    26.291
n9012.out[0] (.names)                                            0.261    26.552
n9013.in[1] (.names)                                             1.014    27.566
n9013.out[0] (.names)                                            0.261    27.827
n8946.in[0] (.names)                                             1.014    28.841
n8946.out[0] (.names)                                            0.261    29.102
n8948.in[0] (.names)                                             1.014    30.116
n8948.out[0] (.names)                                            0.261    30.377
n8936.in[2] (.names)                                             1.014    31.390
n8936.out[0] (.names)                                            0.261    31.651
n8950.in[0] (.names)                                             1.014    32.665
n8950.out[0] (.names)                                            0.261    32.926
n8951.in[0] (.names)                                             1.014    33.940
n8951.out[0] (.names)                                            0.261    34.201
n8956.in[2] (.names)                                             1.014    35.215
n8956.out[0] (.names)                                            0.261    35.476
n8942.in[1] (.names)                                             1.014    36.490
n8942.out[0] (.names)                                            0.261    36.751
n8944.in[1] (.names)                                             1.014    37.765
n8944.out[0] (.names)                                            0.261    38.026
n8945.in[0] (.names)                                             1.014    39.039
n8945.out[0] (.names)                                            0.261    39.300
n8766.in[0] (.names)                                             1.014    40.314
n8766.out[0] (.names)                                            0.261    40.575
n8767.in[1] (.names)                                             1.014    41.589
n8767.out[0] (.names)                                            0.261    41.850
n8771.in[1] (.names)                                             1.014    42.864
n8771.out[0] (.names)                                            0.261    43.125
n8768.in[0] (.names)                                             1.014    44.139
n8768.out[0] (.names)                                            0.261    44.400
n8769.in[0] (.names)                                             1.014    45.413
n8769.out[0] (.names)                                            0.261    45.674
n8586.in[1] (.names)                                             1.014    46.688
n8586.out[0] (.names)                                            0.261    46.949
n8599.in[0] (.names)                                             1.014    47.963
n8599.out[0] (.names)                                            0.261    48.224
n6823.in[0] (.names)                                             1.014    49.238
n6823.out[0] (.names)                                            0.261    49.499
n349.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n349.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 86
Startpoint: n8439.Q[0] (.latch clocked by pclk)
Endpoint  : n8309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8439.clk[0] (.latch)                                            1.014     1.014
n8439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8638.in[0] (.names)                                             1.014     2.070
n8638.out[0] (.names)                                            0.261     2.331
n8639.in[0] (.names)                                             1.014     3.344
n8639.out[0] (.names)                                            0.261     3.605
n8629.in[2] (.names)                                             1.014     4.619
n8629.out[0] (.names)                                            0.261     4.880
n8650.in[0] (.names)                                             1.014     5.894
n8650.out[0] (.names)                                            0.261     6.155
n8641.in[0] (.names)                                             1.014     7.169
n8641.out[0] (.names)                                            0.261     7.430
n8651.in[1] (.names)                                             1.014     8.444
n8651.out[0] (.names)                                            0.261     8.705
n8642.in[1] (.names)                                             1.014     9.719
n8642.out[0] (.names)                                            0.261     9.980
n9035.in[3] (.names)                                             1.014    10.993
n9035.out[0] (.names)                                            0.261    11.254
n9036.in[0] (.names)                                             1.014    12.268
n9036.out[0] (.names)                                            0.261    12.529
n9040.in[0] (.names)                                             1.014    13.543
n9040.out[0] (.names)                                            0.261    13.804
n9041.in[0] (.names)                                             1.014    14.818
n9041.out[0] (.names)                                            0.261    15.079
n9042.in[0] (.names)                                             1.014    16.093
n9042.out[0] (.names)                                            0.261    16.354
n9043.in[2] (.names)                                             1.014    17.367
n9043.out[0] (.names)                                            0.261    17.628
n9045.in[1] (.names)                                             1.014    18.642
n9045.out[0] (.names)                                            0.261    18.903
n9046.in[0] (.names)                                             1.014    19.917
n9046.out[0] (.names)                                            0.261    20.178
n9047.in[0] (.names)                                             1.014    21.192
n9047.out[0] (.names)                                            0.261    21.453
n9048.in[2] (.names)                                             1.014    22.467
n9048.out[0] (.names)                                            0.261    22.728
n8636.in[0] (.names)                                             1.014    23.742
n8636.out[0] (.names)                                            0.261    24.003
n8594.in[0] (.names)                                             1.014    25.016
n8594.out[0] (.names)                                            0.261    25.277
n8671.in[2] (.names)                                             1.014    26.291
n8671.out[0] (.names)                                            0.261    26.552
n8672.in[0] (.names)                                             1.014    27.566
n8672.out[0] (.names)                                            0.261    27.827
n8673.in[0] (.names)                                             1.014    28.841
n8673.out[0] (.names)                                            0.261    29.102
n8674.in[0] (.names)                                             1.014    30.116
n8674.out[0] (.names)                                            0.261    30.377
n8678.in[1] (.names)                                             1.014    31.390
n8678.out[0] (.names)                                            0.261    31.651
n8679.in[1] (.names)                                             1.014    32.665
n8679.out[0] (.names)                                            0.261    32.926
n8684.in[0] (.names)                                             1.014    33.940
n8684.out[0] (.names)                                            0.261    34.201
n8680.in[0] (.names)                                             1.014    35.215
n8680.out[0] (.names)                                            0.261    35.476
n8681.in[1] (.names)                                             1.014    36.490
n8681.out[0] (.names)                                            0.261    36.751
n8382.in[0] (.names)                                             1.014    37.765
n8382.out[0] (.names)                                            0.261    38.026
n8689.in[0] (.names)                                             1.014    39.039
n8689.out[0] (.names)                                            0.261    39.300
n8695.in[0] (.names)                                             1.014    40.314
n8695.out[0] (.names)                                            0.261    40.575
n8696.in[0] (.names)                                             1.014    41.589
n8696.out[0] (.names)                                            0.261    41.850
n8698.in[1] (.names)                                             1.014    42.864
n8698.out[0] (.names)                                            0.261    43.125
n8699.in[2] (.names)                                             1.014    44.139
n8699.out[0] (.names)                                            0.261    44.400
n8700.in[0] (.names)                                             1.014    45.413
n8700.out[0] (.names)                                            0.261    45.674
n8701.in[0] (.names)                                             1.014    46.688
n8701.out[0] (.names)                                            0.261    46.949
n8581.in[0] (.names)                                             1.014    47.963
n8581.out[0] (.names)                                            0.261    48.224
n8308.in[0] (.names)                                             1.014    49.238
n8308.out[0] (.names)                                            0.261    49.499
n8309.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 87
Startpoint: n8558.Q[0] (.latch clocked by pclk)
Endpoint  : n165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8558.clk[0] (.latch)                                            1.014     1.014
n8558.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8493.in[0] (.names)                                             1.014     2.070
n8493.out[0] (.names)                                            0.261     2.331
n8455.in[0] (.names)                                             1.014     3.344
n8455.out[0] (.names)                                            0.261     3.605
n8453.in[0] (.names)                                             1.014     4.619
n8453.out[0] (.names)                                            0.261     4.880
n8454.in[0] (.names)                                             1.014     5.894
n8454.out[0] (.names)                                            0.261     6.155
n8458.in[0] (.names)                                             1.014     7.169
n8458.out[0] (.names)                                            0.261     7.430
n8459.in[0] (.names)                                             1.014     8.444
n8459.out[0] (.names)                                            0.261     8.705
n8460.in[0] (.names)                                             1.014     9.719
n8460.out[0] (.names)                                            0.261     9.980
n8462.in[1] (.names)                                             1.014    10.993
n8462.out[0] (.names)                                            0.261    11.254
n8388.in[0] (.names)                                             1.014    12.268
n8388.out[0] (.names)                                            0.261    12.529
n8389.in[0] (.names)                                             1.014    13.543
n8389.out[0] (.names)                                            0.261    13.804
n8415.in[0] (.names)                                             1.014    14.818
n8415.out[0] (.names)                                            0.261    15.079
n8412.in[0] (.names)                                             1.014    16.093
n8412.out[0] (.names)                                            0.261    16.354
n8413.in[0] (.names)                                             1.014    17.367
n8413.out[0] (.names)                                            0.261    17.628
n8414.in[1] (.names)                                             1.014    18.642
n8414.out[0] (.names)                                            0.261    18.903
n8416.in[1] (.names)                                             1.014    19.917
n8416.out[0] (.names)                                            0.261    20.178
n8417.in[1] (.names)                                             1.014    21.192
n8417.out[0] (.names)                                            0.261    21.453
n8418.in[1] (.names)                                             1.014    22.467
n8418.out[0] (.names)                                            0.261    22.728
n8425.in[0] (.names)                                             1.014    23.742
n8425.out[0] (.names)                                            0.261    24.003
n8420.in[0] (.names)                                             1.014    25.016
n8420.out[0] (.names)                                            0.261    25.277
n8423.in[0] (.names)                                             1.014    26.291
n8423.out[0] (.names)                                            0.261    26.552
n8424.in[1] (.names)                                             1.014    27.566
n8424.out[0] (.names)                                            0.261    27.827
n8426.in[1] (.names)                                             1.014    28.841
n8426.out[0] (.names)                                            0.261    29.102
n8429.in[3] (.names)                                             1.014    30.116
n8429.out[0] (.names)                                            0.261    30.377
n8430.in[0] (.names)                                             1.014    31.390
n8430.out[0] (.names)                                            0.261    31.651
n8432.in[0] (.names)                                             1.014    32.665
n8432.out[0] (.names)                                            0.261    32.926
n8433.in[3] (.names)                                             1.014    33.940
n8433.out[0] (.names)                                            0.261    34.201
n8434.in[0] (.names)                                             1.014    35.215
n8434.out[0] (.names)                                            0.261    35.476
n8334.in[1] (.names)                                             1.014    36.490
n8334.out[0] (.names)                                            0.261    36.751
n8449.in[1] (.names)                                             1.014    37.765
n8449.out[0] (.names)                                            0.261    38.026
n8450.in[1] (.names)                                             1.014    39.039
n8450.out[0] (.names)                                            0.261    39.300
n8451.in[0] (.names)                                             1.014    40.314
n8451.out[0] (.names)                                            0.261    40.575
n8472.in[1] (.names)                                             1.014    41.589
n8472.out[0] (.names)                                            0.261    41.850
n8474.in[1] (.names)                                             1.014    42.864
n8474.out[0] (.names)                                            0.261    43.125
n8475.in[1] (.names)                                             1.014    44.139
n8475.out[0] (.names)                                            0.261    44.400
n8364.in[0] (.names)                                             1.014    45.413
n8364.out[0] (.names)                                            0.261    45.674
n8476.in[0] (.names)                                             1.014    46.688
n8476.out[0] (.names)                                            0.261    46.949
n8463.in[0] (.names)                                             1.014    47.963
n8463.out[0] (.names)                                            0.261    48.224
n8347.in[0] (.names)                                             1.014    49.238
n8347.out[0] (.names)                                            0.261    49.499
n165.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n165.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 88
Startpoint: n8558.Q[0] (.latch clocked by pclk)
Endpoint  : n8479.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8558.clk[0] (.latch)                                            1.014     1.014
n8558.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8493.in[0] (.names)                                             1.014     2.070
n8493.out[0] (.names)                                            0.261     2.331
n8455.in[0] (.names)                                             1.014     3.344
n8455.out[0] (.names)                                            0.261     3.605
n8453.in[0] (.names)                                             1.014     4.619
n8453.out[0] (.names)                                            0.261     4.880
n8454.in[0] (.names)                                             1.014     5.894
n8454.out[0] (.names)                                            0.261     6.155
n8458.in[0] (.names)                                             1.014     7.169
n8458.out[0] (.names)                                            0.261     7.430
n8459.in[0] (.names)                                             1.014     8.444
n8459.out[0] (.names)                                            0.261     8.705
n8460.in[0] (.names)                                             1.014     9.719
n8460.out[0] (.names)                                            0.261     9.980
n8462.in[1] (.names)                                             1.014    10.993
n8462.out[0] (.names)                                            0.261    11.254
n8388.in[0] (.names)                                             1.014    12.268
n8388.out[0] (.names)                                            0.261    12.529
n8389.in[0] (.names)                                             1.014    13.543
n8389.out[0] (.names)                                            0.261    13.804
n8415.in[0] (.names)                                             1.014    14.818
n8415.out[0] (.names)                                            0.261    15.079
n8412.in[0] (.names)                                             1.014    16.093
n8412.out[0] (.names)                                            0.261    16.354
n8413.in[0] (.names)                                             1.014    17.367
n8413.out[0] (.names)                                            0.261    17.628
n8414.in[1] (.names)                                             1.014    18.642
n8414.out[0] (.names)                                            0.261    18.903
n8416.in[1] (.names)                                             1.014    19.917
n8416.out[0] (.names)                                            0.261    20.178
n8417.in[1] (.names)                                             1.014    21.192
n8417.out[0] (.names)                                            0.261    21.453
n8418.in[1] (.names)                                             1.014    22.467
n8418.out[0] (.names)                                            0.261    22.728
n8425.in[0] (.names)                                             1.014    23.742
n8425.out[0] (.names)                                            0.261    24.003
n8420.in[0] (.names)                                             1.014    25.016
n8420.out[0] (.names)                                            0.261    25.277
n8423.in[0] (.names)                                             1.014    26.291
n8423.out[0] (.names)                                            0.261    26.552
n8424.in[1] (.names)                                             1.014    27.566
n8424.out[0] (.names)                                            0.261    27.827
n8426.in[1] (.names)                                             1.014    28.841
n8426.out[0] (.names)                                            0.261    29.102
n8429.in[3] (.names)                                             1.014    30.116
n8429.out[0] (.names)                                            0.261    30.377
n8430.in[0] (.names)                                             1.014    31.390
n8430.out[0] (.names)                                            0.261    31.651
n8432.in[0] (.names)                                             1.014    32.665
n8432.out[0] (.names)                                            0.261    32.926
n8433.in[3] (.names)                                             1.014    33.940
n8433.out[0] (.names)                                            0.261    34.201
n8434.in[0] (.names)                                             1.014    35.215
n8434.out[0] (.names)                                            0.261    35.476
n8334.in[1] (.names)                                             1.014    36.490
n8334.out[0] (.names)                                            0.261    36.751
n8449.in[1] (.names)                                             1.014    37.765
n8449.out[0] (.names)                                            0.261    38.026
n8450.in[1] (.names)                                             1.014    39.039
n8450.out[0] (.names)                                            0.261    39.300
n8451.in[0] (.names)                                             1.014    40.314
n8451.out[0] (.names)                                            0.261    40.575
n8472.in[1] (.names)                                             1.014    41.589
n8472.out[0] (.names)                                            0.261    41.850
n8474.in[1] (.names)                                             1.014    42.864
n8474.out[0] (.names)                                            0.261    43.125
n8475.in[1] (.names)                                             1.014    44.139
n8475.out[0] (.names)                                            0.261    44.400
n8364.in[0] (.names)                                             1.014    45.413
n8364.out[0] (.names)                                            0.261    45.674
n8476.in[0] (.names)                                             1.014    46.688
n8476.out[0] (.names)                                            0.261    46.949
n8463.in[0] (.names)                                             1.014    47.963
n8463.out[0] (.names)                                            0.261    48.224
n8464.in[0] (.names)                                             1.014    49.238
n8464.out[0] (.names)                                            0.261    49.499
n8479.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8479.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 89
Startpoint: n8134.Q[0] (.latch clocked by pclk)
Endpoint  : n190.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8134.clk[0] (.latch)                                            1.014     1.014
n8134.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8128.in[0] (.names)                                             1.014     2.070
n8128.out[0] (.names)                                            0.261     2.331
n6957.in[0] (.names)                                             1.014     3.344
n6957.out[0] (.names)                                            0.261     3.605
n8125.in[0] (.names)                                             1.014     4.619
n8125.out[0] (.names)                                            0.261     4.880
n8142.in[0] (.names)                                             1.014     5.894
n8142.out[0] (.names)                                            0.261     6.155
n8144.in[0] (.names)                                             1.014     7.169
n8144.out[0] (.names)                                            0.261     7.430
n8145.in[0] (.names)                                             1.014     8.444
n8145.out[0] (.names)                                            0.261     8.705
n8146.in[0] (.names)                                             1.014     9.719
n8146.out[0] (.names)                                            0.261     9.980
n8147.in[0] (.names)                                             1.014    10.993
n8147.out[0] (.names)                                            0.261    11.254
n8148.in[0] (.names)                                             1.014    12.268
n8148.out[0] (.names)                                            0.261    12.529
n8126.in[0] (.names)                                             1.014    13.543
n8126.out[0] (.names)                                            0.261    13.804
n8162.in[0] (.names)                                             1.014    14.818
n8162.out[0] (.names)                                            0.261    15.079
n8151.in[0] (.names)                                             1.014    16.093
n8151.out[0] (.names)                                            0.261    16.354
n8153.in[0] (.names)                                             1.014    17.367
n8153.out[0] (.names)                                            0.261    17.628
n8159.in[1] (.names)                                             1.014    18.642
n8159.out[0] (.names)                                            0.261    18.903
n8160.in[1] (.names)                                             1.014    19.917
n8160.out[0] (.names)                                            0.261    20.178
n8161.in[0] (.names)                                             1.014    21.192
n8161.out[0] (.names)                                            0.261    21.453
n920.in[0] (.names)                                              1.014    22.467
n920.out[0] (.names)                                             0.261    22.728
n921.in[0] (.names)                                              1.014    23.742
n921.out[0] (.names)                                             0.261    24.003
n929.in[2] (.names)                                              1.014    25.016
n929.out[0] (.names)                                             0.261    25.277
n930.in[3] (.names)                                              1.014    26.291
n930.out[0] (.names)                                             0.261    26.552
n931.in[1] (.names)                                              1.014    27.566
n931.out[0] (.names)                                             0.261    27.827
n932.in[0] (.names)                                              1.014    28.841
n932.out[0] (.names)                                             0.261    29.102
n934.in[1] (.names)                                              1.014    30.116
n934.out[0] (.names)                                             0.261    30.377
n935.in[0] (.names)                                              1.014    31.390
n935.out[0] (.names)                                             0.261    31.651
n927.in[1] (.names)                                              1.014    32.665
n927.out[0] (.names)                                             0.261    32.926
n937.in[0] (.names)                                              1.014    33.940
n937.out[0] (.names)                                             0.261    34.201
n939.in[1] (.names)                                              1.014    35.215
n939.out[0] (.names)                                             0.261    35.476
n894.in[0] (.names)                                              1.014    36.490
n894.out[0] (.names)                                             0.261    36.751
n928.in[1] (.names)                                              1.014    37.765
n928.out[0] (.names)                                             0.261    38.026
n940.in[1] (.names)                                              1.014    39.039
n940.out[0] (.names)                                             0.261    39.300
n941.in[0] (.names)                                              1.014    40.314
n941.out[0] (.names)                                             0.261    40.575
n942.in[0] (.names)                                              1.014    41.589
n942.out[0] (.names)                                             0.261    41.850
n943.in[0] (.names)                                              1.014    42.864
n943.out[0] (.names)                                             0.261    43.125
n945.in[0] (.names)                                              1.014    44.139
n945.out[0] (.names)                                             0.261    44.400
n946.in[0] (.names)                                              1.014    45.413
n946.out[0] (.names)                                             0.261    45.674
n947.in[0] (.names)                                              1.014    46.688
n947.out[0] (.names)                                             0.261    46.949
n949.in[2] (.names)                                              1.014    47.963
n949.out[0] (.names)                                             0.261    48.224
n866.in[0] (.names)                                              1.014    49.238
n866.out[0] (.names)                                             0.261    49.499
n190.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n190.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 90
Startpoint: n8134.Q[0] (.latch clocked by pclk)
Endpoint  : n257.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8134.clk[0] (.latch)                                            1.014     1.014
n8134.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8128.in[0] (.names)                                             1.014     2.070
n8128.out[0] (.names)                                            0.261     2.331
n6957.in[0] (.names)                                             1.014     3.344
n6957.out[0] (.names)                                            0.261     3.605
n8125.in[0] (.names)                                             1.014     4.619
n8125.out[0] (.names)                                            0.261     4.880
n8142.in[0] (.names)                                             1.014     5.894
n8142.out[0] (.names)                                            0.261     6.155
n8144.in[0] (.names)                                             1.014     7.169
n8144.out[0] (.names)                                            0.261     7.430
n8145.in[0] (.names)                                             1.014     8.444
n8145.out[0] (.names)                                            0.261     8.705
n8146.in[0] (.names)                                             1.014     9.719
n8146.out[0] (.names)                                            0.261     9.980
n8147.in[0] (.names)                                             1.014    10.993
n8147.out[0] (.names)                                            0.261    11.254
n8148.in[0] (.names)                                             1.014    12.268
n8148.out[0] (.names)                                            0.261    12.529
n8126.in[0] (.names)                                             1.014    13.543
n8126.out[0] (.names)                                            0.261    13.804
n8162.in[0] (.names)                                             1.014    14.818
n8162.out[0] (.names)                                            0.261    15.079
n8151.in[0] (.names)                                             1.014    16.093
n8151.out[0] (.names)                                            0.261    16.354
n8153.in[0] (.names)                                             1.014    17.367
n8153.out[0] (.names)                                            0.261    17.628
n8159.in[1] (.names)                                             1.014    18.642
n8159.out[0] (.names)                                            0.261    18.903
n8160.in[1] (.names)                                             1.014    19.917
n8160.out[0] (.names)                                            0.261    20.178
n8161.in[0] (.names)                                             1.014    21.192
n8161.out[0] (.names)                                            0.261    21.453
n920.in[0] (.names)                                              1.014    22.467
n920.out[0] (.names)                                             0.261    22.728
n7401.in[1] (.names)                                             1.014    23.742
n7401.out[0] (.names)                                            0.261    24.003
n7410.in[0] (.names)                                             1.014    25.016
n7410.out[0] (.names)                                            0.261    25.277
n7408.in[0] (.names)                                             1.014    26.291
n7408.out[0] (.names)                                            0.261    26.552
n7409.in[0] (.names)                                             1.014    27.566
n7409.out[0] (.names)                                            0.261    27.827
n7405.in[0] (.names)                                             1.014    28.841
n7405.out[0] (.names)                                            0.261    29.102
n7402.in[0] (.names)                                             1.014    30.116
n7402.out[0] (.names)                                            0.261    30.377
n7389.in[0] (.names)                                             1.014    31.390
n7389.out[0] (.names)                                            0.261    31.651
n7422.in[0] (.names)                                             1.014    32.665
n7422.out[0] (.names)                                            0.261    32.926
n7423.in[0] (.names)                                             1.014    33.940
n7423.out[0] (.names)                                            0.261    34.201
n7414.in[0] (.names)                                             1.014    35.215
n7414.out[0] (.names)                                            0.261    35.476
n7406.in[1] (.names)                                             1.014    36.490
n7406.out[0] (.names)                                            0.261    36.751
n7407.in[2] (.names)                                             1.014    37.765
n7407.out[0] (.names)                                            0.261    38.026
n7411.in[0] (.names)                                             1.014    39.039
n7411.out[0] (.names)                                            0.261    39.300
n7412.in[1] (.names)                                             1.014    40.314
n7412.out[0] (.names)                                            0.261    40.575
n7190.in[1] (.names)                                             1.014    41.589
n7190.out[0] (.names)                                            0.261    41.850
n7419.in[0] (.names)                                             1.014    42.864
n7419.out[0] (.names)                                            0.261    43.125
n7420.in[0] (.names)                                             1.014    44.139
n7420.out[0] (.names)                                            0.261    44.400
n6845.in[0] (.names)                                             1.014    45.413
n6845.out[0] (.names)                                            0.261    45.674
n7421.in[1] (.names)                                             1.014    46.688
n7421.out[0] (.names)                                            0.261    46.949
n6825.in[2] (.names)                                             1.014    47.963
n6825.out[0] (.names)                                            0.261    48.224
n256.in[1] (.names)                                              1.014    49.238
n256.out[0] (.names)                                             0.261    49.499
n257.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n257.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 91
Startpoint: n223.Q[0] (.latch clocked by pclk)
Endpoint  : n4403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
n223.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4353.in[0] (.names)                                             1.014     2.070
n4353.out[0] (.names)                                            0.261     2.331
n4387.in[1] (.names)                                             1.014     3.344
n4387.out[0] (.names)                                            0.261     3.605
n4388.in[0] (.names)                                             1.014     4.619
n4388.out[0] (.names)                                            0.261     4.880
n4383.in[1] (.names)                                             1.014     5.894
n4383.out[0] (.names)                                            0.261     6.155
n4386.in[0] (.names)                                             1.014     7.169
n4386.out[0] (.names)                                            0.261     7.430
n3987.in[1] (.names)                                             1.014     8.444
n3987.out[0] (.names)                                            0.261     8.705
n4411.in[1] (.names)                                             1.014     9.719
n4411.out[0] (.names)                                            0.261     9.980
n4413.in[2] (.names)                                             1.014    10.993
n4413.out[0] (.names)                                            0.261    11.254
n4414.in[0] (.names)                                             1.014    12.268
n4414.out[0] (.names)                                            0.261    12.529
n4404.in[0] (.names)                                             1.014    13.543
n4404.out[0] (.names)                                            0.261    13.804
n4415.in[0] (.names)                                             1.014    14.818
n4415.out[0] (.names)                                            0.261    15.079
n4417.in[0] (.names)                                             1.014    16.093
n4417.out[0] (.names)                                            0.261    16.354
n4352.in[0] (.names)                                             1.014    17.367
n4352.out[0] (.names)                                            0.261    17.628
n4202.in[0] (.names)                                             1.014    18.642
n4202.out[0] (.names)                                            0.261    18.903
n4203.in[0] (.names)                                             1.014    19.917
n4203.out[0] (.names)                                            0.261    20.178
n4206.in[1] (.names)                                             1.014    21.192
n4206.out[0] (.names)                                            0.261    21.453
n4207.in[1] (.names)                                             1.014    22.467
n4207.out[0] (.names)                                            0.261    22.728
n4211.in[1] (.names)                                             1.014    23.742
n4211.out[0] (.names)                                            0.261    24.003
n4219.in[0] (.names)                                             1.014    25.016
n4219.out[0] (.names)                                            0.261    25.277
n4192.in[1] (.names)                                             1.014    26.291
n4192.out[0] (.names)                                            0.261    26.552
n4222.in[0] (.names)                                             1.014    27.566
n4222.out[0] (.names)                                            0.261    27.827
n4223.in[0] (.names)                                             1.014    28.841
n4223.out[0] (.names)                                            0.261    29.102
n4224.in[0] (.names)                                             1.014    30.116
n4224.out[0] (.names)                                            0.261    30.377
n4225.in[0] (.names)                                             1.014    31.390
n4225.out[0] (.names)                                            0.261    31.651
n4226.in[0] (.names)                                             1.014    32.665
n4226.out[0] (.names)                                            0.261    32.926
n4178.in[0] (.names)                                             1.014    33.940
n4178.out[0] (.names)                                            0.261    34.201
n4229.in[3] (.names)                                             1.014    35.215
n4229.out[0] (.names)                                            0.261    35.476
n4230.in[2] (.names)                                             1.014    36.490
n4230.out[0] (.names)                                            0.261    36.751
n4231.in[2] (.names)                                             1.014    37.765
n4231.out[0] (.names)                                            0.261    38.026
n4233.in[1] (.names)                                             1.014    39.039
n4233.out[0] (.names)                                            0.261    39.300
n3246.in[2] (.names)                                             1.014    40.314
n3246.out[0] (.names)                                            0.261    40.575
n4236.in[0] (.names)                                             1.014    41.589
n4236.out[0] (.names)                                            0.261    41.850
n4237.in[2] (.names)                                             1.014    42.864
n4237.out[0] (.names)                                            0.261    43.125
n4186.in[0] (.names)                                             1.014    44.139
n4186.out[0] (.names)                                            0.261    44.400
n4429.in[1] (.names)                                             1.014    45.413
n4429.out[0] (.names)                                            0.261    45.674
n4431.in[1] (.names)                                             1.014    46.688
n4431.out[0] (.names)                                            0.261    46.949
n4432.in[0] (.names)                                             1.014    47.963
n4432.out[0] (.names)                                            0.261    48.224
n4402.in[0] (.names)                                             1.014    49.238
n4402.out[0] (.names)                                            0.261    49.499
n4403.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 92
Startpoint: n223.Q[0] (.latch clocked by pclk)
Endpoint  : n4405.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
n223.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4353.in[0] (.names)                                             1.014     2.070
n4353.out[0] (.names)                                            0.261     2.331
n4387.in[1] (.names)                                             1.014     3.344
n4387.out[0] (.names)                                            0.261     3.605
n4388.in[0] (.names)                                             1.014     4.619
n4388.out[0] (.names)                                            0.261     4.880
n4383.in[1] (.names)                                             1.014     5.894
n4383.out[0] (.names)                                            0.261     6.155
n4386.in[0] (.names)                                             1.014     7.169
n4386.out[0] (.names)                                            0.261     7.430
n3987.in[1] (.names)                                             1.014     8.444
n3987.out[0] (.names)                                            0.261     8.705
n4411.in[1] (.names)                                             1.014     9.719
n4411.out[0] (.names)                                            0.261     9.980
n4413.in[2] (.names)                                             1.014    10.993
n4413.out[0] (.names)                                            0.261    11.254
n4414.in[0] (.names)                                             1.014    12.268
n4414.out[0] (.names)                                            0.261    12.529
n4404.in[0] (.names)                                             1.014    13.543
n4404.out[0] (.names)                                            0.261    13.804
n4415.in[0] (.names)                                             1.014    14.818
n4415.out[0] (.names)                                            0.261    15.079
n4417.in[0] (.names)                                             1.014    16.093
n4417.out[0] (.names)                                            0.261    16.354
n4352.in[0] (.names)                                             1.014    17.367
n4352.out[0] (.names)                                            0.261    17.628
n4202.in[0] (.names)                                             1.014    18.642
n4202.out[0] (.names)                                            0.261    18.903
n4203.in[0] (.names)                                             1.014    19.917
n4203.out[0] (.names)                                            0.261    20.178
n4206.in[1] (.names)                                             1.014    21.192
n4206.out[0] (.names)                                            0.261    21.453
n4207.in[1] (.names)                                             1.014    22.467
n4207.out[0] (.names)                                            0.261    22.728
n4211.in[1] (.names)                                             1.014    23.742
n4211.out[0] (.names)                                            0.261    24.003
n4219.in[0] (.names)                                             1.014    25.016
n4219.out[0] (.names)                                            0.261    25.277
n4192.in[1] (.names)                                             1.014    26.291
n4192.out[0] (.names)                                            0.261    26.552
n4222.in[0] (.names)                                             1.014    27.566
n4222.out[0] (.names)                                            0.261    27.827
n4223.in[0] (.names)                                             1.014    28.841
n4223.out[0] (.names)                                            0.261    29.102
n4224.in[0] (.names)                                             1.014    30.116
n4224.out[0] (.names)                                            0.261    30.377
n4225.in[0] (.names)                                             1.014    31.390
n4225.out[0] (.names)                                            0.261    31.651
n4226.in[0] (.names)                                             1.014    32.665
n4226.out[0] (.names)                                            0.261    32.926
n4178.in[0] (.names)                                             1.014    33.940
n4178.out[0] (.names)                                            0.261    34.201
n4229.in[3] (.names)                                             1.014    35.215
n4229.out[0] (.names)                                            0.261    35.476
n4230.in[2] (.names)                                             1.014    36.490
n4230.out[0] (.names)                                            0.261    36.751
n4231.in[2] (.names)                                             1.014    37.765
n4231.out[0] (.names)                                            0.261    38.026
n4233.in[1] (.names)                                             1.014    39.039
n4233.out[0] (.names)                                            0.261    39.300
n3246.in[2] (.names)                                             1.014    40.314
n3246.out[0] (.names)                                            0.261    40.575
n4236.in[0] (.names)                                             1.014    41.589
n4236.out[0] (.names)                                            0.261    41.850
n4237.in[2] (.names)                                             1.014    42.864
n4237.out[0] (.names)                                            0.261    43.125
n4186.in[0] (.names)                                             1.014    44.139
n4186.out[0] (.names)                                            0.261    44.400
n4429.in[1] (.names)                                             1.014    45.413
n4429.out[0] (.names)                                            0.261    45.674
n4431.in[1] (.names)                                             1.014    46.688
n4431.out[0] (.names)                                            0.261    46.949
n4432.in[0] (.names)                                             1.014    47.963
n4432.out[0] (.names)                                            0.261    48.224
n4402.in[0] (.names)                                             1.014    49.238
n4402.out[0] (.names)                                            0.261    49.499
n4405.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4405.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 93
Startpoint: n4591.Q[0] (.latch clocked by pclk)
Endpoint  : n4517.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4591.clk[0] (.latch)                                            1.014     1.014
n4591.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6607.in[0] (.names)                                             1.014     2.070
n6607.out[0] (.names)                                            0.261     2.331
n6614.in[0] (.names)                                             1.014     3.344
n6614.out[0] (.names)                                            0.261     3.605
n6316.in[0] (.names)                                             1.014     4.619
n6316.out[0] (.names)                                            0.261     4.880
n6317.in[1] (.names)                                             1.014     5.894
n6317.out[0] (.names)                                            0.261     6.155
n6318.in[0] (.names)                                             1.014     7.169
n6318.out[0] (.names)                                            0.261     7.430
n6319.in[1] (.names)                                             1.014     8.444
n6319.out[0] (.names)                                            0.261     8.705
n6328.in[2] (.names)                                             1.014     9.719
n6328.out[0] (.names)                                            0.261     9.980
n6332.in[0] (.names)                                             1.014    10.993
n6332.out[0] (.names)                                            0.261    11.254
n6322.in[0] (.names)                                             1.014    12.268
n6322.out[0] (.names)                                            0.261    12.529
n6333.in[2] (.names)                                             1.014    13.543
n6333.out[0] (.names)                                            0.261    13.804
n6335.in[0] (.names)                                             1.014    14.818
n6335.out[0] (.names)                                            0.261    15.079
n6325.in[0] (.names)                                             1.014    16.093
n6325.out[0] (.names)                                            0.261    16.354
n6336.in[1] (.names)                                             1.014    17.367
n6336.out[0] (.names)                                            0.261    17.628
n6323.in[0] (.names)                                             1.014    18.642
n6323.out[0] (.names)                                            0.261    18.903
n6338.in[0] (.names)                                             1.014    19.917
n6338.out[0] (.names)                                            0.261    20.178
n6339.in[0] (.names)                                             1.014    21.192
n6339.out[0] (.names)                                            0.261    21.453
n6342.in[1] (.names)                                             1.014    22.467
n6342.out[0] (.names)                                            0.261    22.728
n6343.in[0] (.names)                                             1.014    23.742
n6343.out[0] (.names)                                            0.261    24.003
n6344.in[0] (.names)                                             1.014    25.016
n6344.out[0] (.names)                                            0.261    25.277
n6320.in[0] (.names)                                             1.014    26.291
n6320.out[0] (.names)                                            0.261    26.552
n6406.in[0] (.names)                                             1.014    27.566
n6406.out[0] (.names)                                            0.261    27.827
n6408.in[1] (.names)                                             1.014    28.841
n6408.out[0] (.names)                                            0.261    29.102
n6410.in[0] (.names)                                             1.014    30.116
n6410.out[0] (.names)                                            0.261    30.377
n6393.in[0] (.names)                                             1.014    31.390
n6393.out[0] (.names)                                            0.261    31.651
n6431.in[0] (.names)                                             1.014    32.665
n6431.out[0] (.names)                                            0.261    32.926
n6432.in[0] (.names)                                             1.014    33.940
n6432.out[0] (.names)                                            0.261    34.201
n6428.in[1] (.names)                                             1.014    35.215
n6428.out[0] (.names)                                            0.261    35.476
n6416.in[0] (.names)                                             1.014    36.490
n6416.out[0] (.names)                                            0.261    36.751
n6417.in[2] (.names)                                             1.014    37.765
n6417.out[0] (.names)                                            0.261    38.026
n6419.in[1] (.names)                                             1.014    39.039
n6419.out[0] (.names)                                            0.261    39.300
n6421.in[2] (.names)                                             1.014    40.314
n6421.out[0] (.names)                                            0.261    40.575
n6422.in[0] (.names)                                             1.014    41.589
n6422.out[0] (.names)                                            0.261    41.850
n3219.in[0] (.names)                                             1.014    42.864
n3219.out[0] (.names)                                            0.261    43.125
n6423.in[0] (.names)                                             1.014    44.139
n6423.out[0] (.names)                                            0.261    44.400
n6424.in[1] (.names)                                             1.014    45.413
n6424.out[0] (.names)                                            0.261    45.674
n6602.in[0] (.names)                                             1.014    46.688
n6602.out[0] (.names)                                            0.261    46.949
n6605.in[1] (.names)                                             1.014    47.963
n6605.out[0] (.names)                                            0.261    48.224
n4516.in[1] (.names)                                             1.014    49.238
n4516.out[0] (.names)                                            0.261    49.499
n4517.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4517.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 94
Startpoint: n223.Q[0] (.latch clocked by pclk)
Endpoint  : n239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n223.clk[0] (.latch)                                             1.014     1.014
n223.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4353.in[0] (.names)                                             1.014     2.070
n4353.out[0] (.names)                                            0.261     2.331
n4387.in[1] (.names)                                             1.014     3.344
n4387.out[0] (.names)                                            0.261     3.605
n4388.in[0] (.names)                                             1.014     4.619
n4388.out[0] (.names)                                            0.261     4.880
n4383.in[1] (.names)                                             1.014     5.894
n4383.out[0] (.names)                                            0.261     6.155
n4386.in[0] (.names)                                             1.014     7.169
n4386.out[0] (.names)                                            0.261     7.430
n3987.in[1] (.names)                                             1.014     8.444
n3987.out[0] (.names)                                            0.261     8.705
n4411.in[1] (.names)                                             1.014     9.719
n4411.out[0] (.names)                                            0.261     9.980
n4413.in[2] (.names)                                             1.014    10.993
n4413.out[0] (.names)                                            0.261    11.254
n4414.in[0] (.names)                                             1.014    12.268
n4414.out[0] (.names)                                            0.261    12.529
n4404.in[0] (.names)                                             1.014    13.543
n4404.out[0] (.names)                                            0.261    13.804
n4415.in[0] (.names)                                             1.014    14.818
n4415.out[0] (.names)                                            0.261    15.079
n4417.in[0] (.names)                                             1.014    16.093
n4417.out[0] (.names)                                            0.261    16.354
n4352.in[0] (.names)                                             1.014    17.367
n4352.out[0] (.names)                                            0.261    17.628
n4202.in[0] (.names)                                             1.014    18.642
n4202.out[0] (.names)                                            0.261    18.903
n4203.in[0] (.names)                                             1.014    19.917
n4203.out[0] (.names)                                            0.261    20.178
n4206.in[1] (.names)                                             1.014    21.192
n4206.out[0] (.names)                                            0.261    21.453
n4207.in[1] (.names)                                             1.014    22.467
n4207.out[0] (.names)                                            0.261    22.728
n4211.in[1] (.names)                                             1.014    23.742
n4211.out[0] (.names)                                            0.261    24.003
n4219.in[0] (.names)                                             1.014    25.016
n4219.out[0] (.names)                                            0.261    25.277
n4192.in[1] (.names)                                             1.014    26.291
n4192.out[0] (.names)                                            0.261    26.552
n4222.in[0] (.names)                                             1.014    27.566
n4222.out[0] (.names)                                            0.261    27.827
n4223.in[0] (.names)                                             1.014    28.841
n4223.out[0] (.names)                                            0.261    29.102
n4224.in[0] (.names)                                             1.014    30.116
n4224.out[0] (.names)                                            0.261    30.377
n4225.in[0] (.names)                                             1.014    31.390
n4225.out[0] (.names)                                            0.261    31.651
n4226.in[0] (.names)                                             1.014    32.665
n4226.out[0] (.names)                                            0.261    32.926
n4178.in[0] (.names)                                             1.014    33.940
n4178.out[0] (.names)                                            0.261    34.201
n4229.in[3] (.names)                                             1.014    35.215
n4229.out[0] (.names)                                            0.261    35.476
n4230.in[2] (.names)                                             1.014    36.490
n4230.out[0] (.names)                                            0.261    36.751
n4231.in[2] (.names)                                             1.014    37.765
n4231.out[0] (.names)                                            0.261    38.026
n4233.in[1] (.names)                                             1.014    39.039
n4233.out[0] (.names)                                            0.261    39.300
n3246.in[2] (.names)                                             1.014    40.314
n3246.out[0] (.names)                                            0.261    40.575
n4236.in[0] (.names)                                             1.014    41.589
n4236.out[0] (.names)                                            0.261    41.850
n4237.in[2] (.names)                                             1.014    42.864
n4237.out[0] (.names)                                            0.261    43.125
n4186.in[0] (.names)                                             1.014    44.139
n4186.out[0] (.names)                                            0.261    44.400
n4188.in[0] (.names)                                             1.014    45.413
n4188.out[0] (.names)                                            0.261    45.674
n4190.in[2] (.names)                                             1.014    46.688
n4190.out[0] (.names)                                            0.261    46.949
n4174.in[0] (.names)                                             1.014    47.963
n4174.out[0] (.names)                                            0.261    48.224
n238.in[1] (.names)                                              1.014    49.238
n238.out[0] (.names)                                             0.261    49.499
n239.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n239.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 95
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6718.in[0] (.names)                                             1.014     3.344
n6718.out[0] (.names)                                            0.261     3.605
n6750.in[0] (.names)                                             1.014     4.619
n6750.out[0] (.names)                                            0.261     4.880
n6751.in[0] (.names)                                             1.014     5.894
n6751.out[0] (.names)                                            0.261     6.155
n6752.in[0] (.names)                                             1.014     7.169
n6752.out[0] (.names)                                            0.261     7.430
n6753.in[0] (.names)                                             1.014     8.444
n6753.out[0] (.names)                                            0.261     8.705
n6754.in[0] (.names)                                             1.014     9.719
n6754.out[0] (.names)                                            0.261     9.980
n6755.in[1] (.names)                                             1.014    10.993
n6755.out[0] (.names)                                            0.261    11.254
n6783.in[2] (.names)                                             1.014    12.268
n6783.out[0] (.names)                                            0.261    12.529
n6787.in[0] (.names)                                             1.014    13.543
n6787.out[0] (.names)                                            0.261    13.804
n6788.in[0] (.names)                                             1.014    14.818
n6788.out[0] (.names)                                            0.261    15.079
n6789.in[0] (.names)                                             1.014    16.093
n6789.out[0] (.names)                                            0.261    16.354
n6790.in[0] (.names)                                             1.014    17.367
n6790.out[0] (.names)                                            0.261    17.628
n6792.in[0] (.names)                                             1.014    18.642
n6792.out[0] (.names)                                            0.261    18.903
n6793.in[0] (.names)                                             1.014    19.917
n6793.out[0] (.names)                                            0.261    20.178
n6756.in[0] (.names)                                             1.014    21.192
n6756.out[0] (.names)                                            0.261    21.453
n6794.in[0] (.names)                                             1.014    22.467
n6794.out[0] (.names)                                            0.261    22.728
n6796.in[0] (.names)                                             1.014    23.742
n6796.out[0] (.names)                                            0.261    24.003
n6797.in[0] (.names)                                             1.014    25.016
n6797.out[0] (.names)                                            0.261    25.277
n6760.in[1] (.names)                                             1.014    26.291
n6760.out[0] (.names)                                            0.261    26.552
n6762.in[1] (.names)                                             1.014    27.566
n6762.out[0] (.names)                                            0.261    27.827
n6763.in[1] (.names)                                             1.014    28.841
n6763.out[0] (.names)                                            0.261    29.102
n6758.in[0] (.names)                                             1.014    30.116
n6758.out[0] (.names)                                            0.261    30.377
n6759.in[0] (.names)                                             1.014    31.390
n6759.out[0] (.names)                                            0.261    31.651
n6761.in[3] (.names)                                             1.014    32.665
n6761.out[0] (.names)                                            0.261    32.926
n6764.in[0] (.names)                                             1.014    33.940
n6764.out[0] (.names)                                            0.261    34.201
n6766.in[0] (.names)                                             1.014    35.215
n6766.out[0] (.names)                                            0.261    35.476
n6767.in[0] (.names)                                             1.014    36.490
n6767.out[0] (.names)                                            0.261    36.751
n6774.in[0] (.names)                                             1.014    37.765
n6774.out[0] (.names)                                            0.261    38.026
n6775.in[1] (.names)                                             1.014    39.039
n6775.out[0] (.names)                                            0.261    39.300
n4532.in[2] (.names)                                             1.014    40.314
n4532.out[0] (.names)                                            0.261    40.575
n6781.in[0] (.names)                                             1.014    41.589
n6781.out[0] (.names)                                            0.261    41.850
n3229.in[0] (.names)                                             1.014    42.864
n3229.out[0] (.names)                                            0.261    43.125
n6777.in[0] (.names)                                             1.014    44.139
n6777.out[0] (.names)                                            0.261    44.400
n6778.in[1] (.names)                                             1.014    45.413
n6778.out[0] (.names)                                            0.261    45.674
n6782.in[1] (.names)                                             1.014    46.688
n6782.out[0] (.names)                                            0.261    46.949
n6773.in[1] (.names)                                             1.014    47.963
n6773.out[0] (.names)                                            0.261    48.224
n292.in[0] (.names)                                              1.014    49.238
n292.out[0] (.names)                                             0.261    49.499
n293.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n293.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 96
Startpoint: n6727.Q[0] (.latch clocked by pclk)
Endpoint  : n3291.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6727.clk[0] (.latch)                                            1.014     1.014
n6727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6722.in[0] (.names)                                             1.014     2.070
n6722.out[0] (.names)                                            0.261     2.331
n6724.in[0] (.names)                                             1.014     3.344
n6724.out[0] (.names)                                            0.261     3.605
n6720.in[0] (.names)                                             1.014     4.619
n6720.out[0] (.names)                                            0.261     4.880
n6725.in[1] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6715.in[1] (.names)                                             1.014     7.169
n6715.out[0] (.names)                                            0.261     7.430
n6735.in[1] (.names)                                             1.014     8.444
n6735.out[0] (.names)                                            0.261     8.705
n6741.in[0] (.names)                                             1.014     9.719
n6741.out[0] (.names)                                            0.261     9.980
n6742.in[1] (.names)                                             1.014    10.993
n6742.out[0] (.names)                                            0.261    11.254
n6743.in[0] (.names)                                             1.014    12.268
n6743.out[0] (.names)                                            0.261    12.529
n6746.in[1] (.names)                                             1.014    13.543
n6746.out[0] (.names)                                            0.261    13.804
n6739.in[0] (.names)                                             1.014    14.818
n6739.out[0] (.names)                                            0.261    15.079
n6745.in[0] (.names)                                             1.014    16.093
n6745.out[0] (.names)                                            0.261    16.354
n6747.in[1] (.names)                                             1.014    17.367
n6747.out[0] (.names)                                            0.261    17.628
n6748.in[1] (.names)                                             1.014    18.642
n6748.out[0] (.names)                                            0.261    18.903
n6731.in[0] (.names)                                             1.014    19.917
n6731.out[0] (.names)                                            0.261    20.178
n6732.in[1] (.names)                                             1.014    21.192
n6732.out[0] (.names)                                            0.261    21.453
n6733.in[1] (.names)                                             1.014    22.467
n6733.out[0] (.names)                                            0.261    22.728
n6688.in[0] (.names)                                             1.014    23.742
n6688.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n6737.in[0] (.names)                                             1.014    26.291
n6737.out[0] (.names)                                            0.261    26.552
n6738.in[0] (.names)                                             1.014    27.566
n6738.out[0] (.names)                                            0.261    27.827
n6740.in[2] (.names)                                             1.014    28.841
n6740.out[0] (.names)                                            0.261    29.102
n259.in[1] (.names)                                              1.014    30.116
n259.out[0] (.names)                                             0.261    30.377
n3700.in[3] (.names)                                             1.014    31.390
n3700.out[0] (.names)                                            0.261    31.651
n3701.in[1] (.names)                                             1.014    32.665
n3701.out[0] (.names)                                            0.261    32.926
n3702.in[0] (.names)                                             1.014    33.940
n3702.out[0] (.names)                                            0.261    34.201
n3704.in[1] (.names)                                             1.014    35.215
n3704.out[0] (.names)                                            0.261    35.476
n3705.in[0] (.names)                                             1.014    36.490
n3705.out[0] (.names)                                            0.261    36.751
n3706.in[0] (.names)                                             1.014    37.765
n3706.out[0] (.names)                                            0.261    38.026
n3707.in[1] (.names)                                             1.014    39.039
n3707.out[0] (.names)                                            0.261    39.300
n3708.in[0] (.names)                                             1.014    40.314
n3708.out[0] (.names)                                            0.261    40.575
n3709.in[0] (.names)                                             1.014    41.589
n3709.out[0] (.names)                                            0.261    41.850
n3693.in[0] (.names)                                             1.014    42.864
n3693.out[0] (.names)                                            0.261    43.125
n3695.in[1] (.names)                                             1.014    44.139
n3695.out[0] (.names)                                            0.261    44.400
n3712.in[0] (.names)                                             1.014    45.413
n3712.out[0] (.names)                                            0.261    45.674
n3713.in[0] (.names)                                             1.014    46.688
n3713.out[0] (.names)                                            0.261    46.949
n3696.in[1] (.names)                                             1.014    47.963
n3696.out[0] (.names)                                            0.261    48.224
n3290.in[1] (.names)                                             1.014    49.238
n3290.out[0] (.names)                                            0.261    49.499
n3291.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3291.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 97
Startpoint: n3307.Q[0] (.latch clocked by pclk)
Endpoint  : n7425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3307.clk[0] (.latch)                                            1.014     1.014
n3307.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8003.in[0] (.names)                                             1.014     2.070
n8003.out[0] (.names)                                            0.261     2.331
n8012.in[3] (.names)                                             1.014     3.344
n8012.out[0] (.names)                                            0.261     3.605
n8006.in[1] (.names)                                             1.014     4.619
n8006.out[0] (.names)                                            0.261     4.880
n7939.in[0] (.names)                                             1.014     5.894
n7939.out[0] (.names)                                            0.261     6.155
n8018.in[1] (.names)                                             1.014     7.169
n8018.out[0] (.names)                                            0.261     7.430
n8020.in[1] (.names)                                             1.014     8.444
n8020.out[0] (.names)                                            0.261     8.705
n8021.in[0] (.names)                                             1.014     9.719
n8021.out[0] (.names)                                            0.261     9.980
n8023.in[0] (.names)                                             1.014    10.993
n8023.out[0] (.names)                                            0.261    11.254
n8025.in[0] (.names)                                             1.014    12.268
n8025.out[0] (.names)                                            0.261    12.529
n8026.in[0] (.names)                                             1.014    13.543
n8026.out[0] (.names)                                            0.261    13.804
n7899.in[1] (.names)                                             1.014    14.818
n7899.out[0] (.names)                                            0.261    15.079
n7900.in[1] (.names)                                             1.014    16.093
n7900.out[0] (.names)                                            0.261    16.354
n7903.in[2] (.names)                                             1.014    17.367
n7903.out[0] (.names)                                            0.261    17.628
n7904.in[3] (.names)                                             1.014    18.642
n7904.out[0] (.names)                                            0.261    18.903
n7905.in[0] (.names)                                             1.014    19.917
n7905.out[0] (.names)                                            0.261    20.178
n7906.in[2] (.names)                                             1.014    21.192
n7906.out[0] (.names)                                            0.261    21.453
n7907.in[0] (.names)                                             1.014    22.467
n7907.out[0] (.names)                                            0.261    22.728
n7909.in[2] (.names)                                             1.014    23.742
n7909.out[0] (.names)                                            0.261    24.003
n7910.in[1] (.names)                                             1.014    25.016
n7910.out[0] (.names)                                            0.261    25.277
n7911.in[0] (.names)                                             1.014    26.291
n7911.out[0] (.names)                                            0.261    26.552
n7881.in[0] (.names)                                             1.014    27.566
n7881.out[0] (.names)                                            0.261    27.827
n7882.in[0] (.names)                                             1.014    28.841
n7882.out[0] (.names)                                            0.261    29.102
n7883.in[0] (.names)                                             1.014    30.116
n7883.out[0] (.names)                                            0.261    30.377
n7884.in[1] (.names)                                             1.014    31.390
n7884.out[0] (.names)                                            0.261    31.651
n7889.in[1] (.names)                                             1.014    32.665
n7889.out[0] (.names)                                            0.261    32.926
n7890.in[0] (.names)                                             1.014    33.940
n7890.out[0] (.names)                                            0.261    34.201
n7891.in[0] (.names)                                             1.014    35.215
n7891.out[0] (.names)                                            0.261    35.476
n7869.in[0] (.names)                                             1.014    36.490
n7869.out[0] (.names)                                            0.261    36.751
n7894.in[0] (.names)                                             1.014    37.765
n7894.out[0] (.names)                                            0.261    38.026
n7925.in[2] (.names)                                             1.014    39.039
n7925.out[0] (.names)                                            0.261    39.300
n7928.in[0] (.names)                                             1.014    40.314
n7928.out[0] (.names)                                            0.261    40.575
n7929.in[0] (.names)                                             1.014    41.589
n7929.out[0] (.names)                                            0.261    41.850
n7930.in[0] (.names)                                             1.014    42.864
n7930.out[0] (.names)                                            0.261    43.125
n7897.in[0] (.names)                                             1.014    44.139
n7897.out[0] (.names)                                            0.261    44.400
n7931.in[0] (.names)                                             1.014    45.413
n7931.out[0] (.names)                                            0.261    45.674
n7932.in[2] (.names)                                             1.014    46.688
n7932.out[0] (.names)                                            0.261    46.949
n7446.in[1] (.names)                                             1.014    47.963
n7446.out[0] (.names)                                            0.261    48.224
n7424.in[0] (.names)                                             1.014    49.238
n7424.out[0] (.names)                                            0.261    49.499
n7425.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7425.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 98
Startpoint: n6950.Q[0] (.latch clocked by pclk)
Endpoint  : n263.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6950.clk[0] (.latch)                                            1.014     1.014
n6950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6945.in[0] (.names)                                             1.014     2.070
n6945.out[0] (.names)                                            0.261     2.331
n6951.in[0] (.names)                                             1.014     3.344
n6951.out[0] (.names)                                            0.261     3.605
n6952.in[1] (.names)                                             1.014     4.619
n6952.out[0] (.names)                                            0.261     4.880
n6947.in[0] (.names)                                             1.014     5.894
n6947.out[0] (.names)                                            0.261     6.155
n6948.in[0] (.names)                                             1.014     7.169
n6948.out[0] (.names)                                            0.261     7.430
n6953.in[1] (.names)                                             1.014     8.444
n6953.out[0] (.names)                                            0.261     8.705
n6955.in[0] (.names)                                             1.014     9.719
n6955.out[0] (.names)                                            0.261     9.980
n6899.in[0] (.names)                                             1.014    10.993
n6899.out[0] (.names)                                            0.261    11.254
n6918.in[0] (.names)                                             1.014    12.268
n6918.out[0] (.names)                                            0.261    12.529
n7134.in[1] (.names)                                             1.014    13.543
n7134.out[0] (.names)                                            0.261    13.804
n7135.in[2] (.names)                                             1.014    14.818
n7135.out[0] (.names)                                            0.261    15.079
n7136.in[3] (.names)                                             1.014    16.093
n7136.out[0] (.names)                                            0.261    16.354
n7087.in[1] (.names)                                             1.014    17.367
n7087.out[0] (.names)                                            0.261    17.628
n7088.in[2] (.names)                                             1.014    18.642
n7088.out[0] (.names)                                            0.261    18.903
n7106.in[2] (.names)                                             1.014    19.917
n7106.out[0] (.names)                                            0.261    20.178
n7107.in[3] (.names)                                             1.014    21.192
n7107.out[0] (.names)                                            0.261    21.453
n7108.in[0] (.names)                                             1.014    22.467
n7108.out[0] (.names)                                            0.261    22.728
n7109.in[0] (.names)                                             1.014    23.742
n7109.out[0] (.names)                                            0.261    24.003
n7110.in[0] (.names)                                             1.014    25.016
n7110.out[0] (.names)                                            0.261    25.277
n7177.in[1] (.names)                                             1.014    26.291
n7177.out[0] (.names)                                            0.261    26.552
n7178.in[0] (.names)                                             1.014    27.566
n7178.out[0] (.names)                                            0.261    27.827
n7172.in[0] (.names)                                             1.014    28.841
n7172.out[0] (.names)                                            0.261    29.102
n7168.in[0] (.names)                                             1.014    30.116
n7168.out[0] (.names)                                            0.261    30.377
n7169.in[1] (.names)                                             1.014    31.390
n7169.out[0] (.names)                                            0.261    31.651
n7170.in[1] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7179.in[1] (.names)                                             1.014    33.940
n7179.out[0] (.names)                                            0.261    34.201
n7180.in[0] (.names)                                             1.014    35.215
n7180.out[0] (.names)                                            0.261    35.476
n7173.in[1] (.names)                                             1.014    36.490
n7173.out[0] (.names)                                            0.261    36.751
n7165.in[0] (.names)                                             1.014    37.765
n7165.out[0] (.names)                                            0.261    38.026
n7166.in[0] (.names)                                             1.014    39.039
n7166.out[0] (.names)                                            0.261    39.300
n7159.in[0] (.names)                                             1.014    40.314
n7159.out[0] (.names)                                            0.261    40.575
n7160.in[1] (.names)                                             1.014    41.589
n7160.out[0] (.names)                                            0.261    41.850
n7162.in[2] (.names)                                             1.014    42.864
n7162.out[0] (.names)                                            0.261    43.125
n6976.in[0] (.names)                                             1.014    44.139
n6976.out[0] (.names)                                            0.261    44.400
n7164.in[0] (.names)                                             1.014    45.413
n7164.out[0] (.names)                                            0.261    45.674
n236.in[2] (.names)                                              1.014    46.688
n236.out[0] (.names)                                             0.261    46.949
n7167.in[0] (.names)                                             1.014    47.963
n7167.out[0] (.names)                                            0.261    48.224
n262.in[1] (.names)                                              1.014    49.238
n262.out[0] (.names)                                             0.261    49.499
n263.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n263.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 99
Startpoint: n6989.Q[0] (.latch clocked by pclk)
Endpoint  : n245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6989.clk[0] (.latch)                                            1.014     1.014
n6989.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6978.in[0] (.names)                                             1.014     2.070
n6978.out[0] (.names)                                            0.261     2.331
n6990.in[0] (.names)                                             1.014     3.344
n6990.out[0] (.names)                                            0.261     3.605
n6991.in[1] (.names)                                             1.014     4.619
n6991.out[0] (.names)                                            0.261     4.880
n6993.in[0] (.names)                                             1.014     5.894
n6993.out[0] (.names)                                            0.261     6.155
n6994.in[3] (.names)                                             1.014     7.169
n6994.out[0] (.names)                                            0.261     7.430
n7002.in[1] (.names)                                             1.014     8.444
n7002.out[0] (.names)                                            0.261     8.705
n6996.in[0] (.names)                                             1.014     9.719
n6996.out[0] (.names)                                            0.261     9.980
n7003.in[0] (.names)                                             1.014    10.993
n7003.out[0] (.names)                                            0.261    11.254
n6995.in[1] (.names)                                             1.014    12.268
n6995.out[0] (.names)                                            0.261    12.529
n6997.in[0] (.names)                                             1.014    13.543
n6997.out[0] (.names)                                            0.261    13.804
n7012.in[0] (.names)                                             1.014    14.818
n7012.out[0] (.names)                                            0.261    15.079
n7013.in[0] (.names)                                             1.014    16.093
n7013.out[0] (.names)                                            0.261    16.354
n7015.in[0] (.names)                                             1.014    17.367
n7015.out[0] (.names)                                            0.261    17.628
n7044.in[2] (.names)                                             1.014    18.642
n7044.out[0] (.names)                                            0.261    18.903
n7036.in[2] (.names)                                             1.014    19.917
n7036.out[0] (.names)                                            0.261    20.178
n7037.in[3] (.names)                                             1.014    21.192
n7037.out[0] (.names)                                            0.261    21.453
n7045.in[2] (.names)                                             1.014    22.467
n7045.out[0] (.names)                                            0.261    22.728
n7046.in[3] (.names)                                             1.014    23.742
n7046.out[0] (.names)                                            0.261    24.003
n7047.in[1] (.names)                                             1.014    25.016
n7047.out[0] (.names)                                            0.261    25.277
n7048.in[1] (.names)                                             1.014    26.291
n7048.out[0] (.names)                                            0.261    26.552
n7049.in[1] (.names)                                             1.014    27.566
n7049.out[0] (.names)                                            0.261    27.827
n7050.in[0] (.names)                                             1.014    28.841
n7050.out[0] (.names)                                            0.261    29.102
n7074.in[1] (.names)                                             1.014    30.116
n7074.out[0] (.names)                                            0.261    30.377
n7075.in[2] (.names)                                             1.014    31.390
n7075.out[0] (.names)                                            0.261    31.651
n7076.in[2] (.names)                                             1.014    32.665
n7076.out[0] (.names)                                            0.261    32.926
n7056.in[0] (.names)                                             1.014    33.940
n7056.out[0] (.names)                                            0.261    34.201
n7057.in[0] (.names)                                             1.014    35.215
n7057.out[0] (.names)                                            0.261    35.476
n7059.in[0] (.names)                                             1.014    36.490
n7059.out[0] (.names)                                            0.261    36.751
n7060.in[1] (.names)                                             1.014    37.765
n7060.out[0] (.names)                                            0.261    38.026
n7061.in[0] (.names)                                             1.014    39.039
n7061.out[0] (.names)                                            0.261    39.300
n7063.in[0] (.names)                                             1.014    40.314
n7063.out[0] (.names)                                            0.261    40.575
n7064.in[0] (.names)                                             1.014    41.589
n7064.out[0] (.names)                                            0.261    41.850
n7065.in[0] (.names)                                             1.014    42.864
n7065.out[0] (.names)                                            0.261    43.125
n7066.in[0] (.names)                                             1.014    44.139
n7066.out[0] (.names)                                            0.261    44.400
n6866.in[0] (.names)                                             1.014    45.413
n6866.out[0] (.names)                                            0.261    45.674
n7068.in[0] (.names)                                             1.014    46.688
n7068.out[0] (.names)                                            0.261    46.949
n6847.in[1] (.names)                                             1.014    47.963
n6847.out[0] (.names)                                            0.261    48.224
n244.in[0] (.names)                                              1.014    49.238
n244.out[0] (.names)                                             0.261    49.499
n245.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n245.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 100
Startpoint: n7300.Q[0] (.latch clocked by pclk)
Endpoint  : n6830.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7300.clk[0] (.latch)                                            1.014     1.014
n7300.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7302.in[0] (.names)                                             1.014     2.070
n7302.out[0] (.names)                                            0.261     2.331
n7297.in[0] (.names)                                             1.014     3.344
n7297.out[0] (.names)                                            0.261     3.605
n7298.in[0] (.names)                                             1.014     4.619
n7298.out[0] (.names)                                            0.261     4.880
n7301.in[0] (.names)                                             1.014     5.894
n7301.out[0] (.names)                                            0.261     6.155
n7219.in[1] (.names)                                             1.014     7.169
n7219.out[0] (.names)                                            0.261     7.430
n7220.in[2] (.names)                                             1.014     8.444
n7220.out[0] (.names)                                            0.261     8.705
n7217.in[0] (.names)                                             1.014     9.719
n7217.out[0] (.names)                                            0.261     9.980
n7214.in[0] (.names)                                             1.014    10.993
n7214.out[0] (.names)                                            0.261    11.254
n7218.in[0] (.names)                                             1.014    12.268
n7218.out[0] (.names)                                            0.261    12.529
n7229.in[1] (.names)                                             1.014    13.543
n7229.out[0] (.names)                                            0.261    13.804
n7211.in[1] (.names)                                             1.014    14.818
n7211.out[0] (.names)                                            0.261    15.079
n7215.in[2] (.names)                                             1.014    16.093
n7215.out[0] (.names)                                            0.261    16.354
n7233.in[1] (.names)                                             1.014    17.367
n7233.out[0] (.names)                                            0.261    17.628
n7234.in[2] (.names)                                             1.014    18.642
n7234.out[0] (.names)                                            0.261    18.903
n7235.in[0] (.names)                                             1.014    19.917
n7235.out[0] (.names)                                            0.261    20.178
n7199.in[2] (.names)                                             1.014    21.192
n7199.out[0] (.names)                                            0.261    21.453
n7200.in[0] (.names)                                             1.014    22.467
n7200.out[0] (.names)                                            0.261    22.728
n7201.in[1] (.names)                                             1.014    23.742
n7201.out[0] (.names)                                            0.261    24.003
n7202.in[0] (.names)                                             1.014    25.016
n7202.out[0] (.names)                                            0.261    25.277
n7203.in[0] (.names)                                             1.014    26.291
n7203.out[0] (.names)                                            0.261    26.552
n7204.in[0] (.names)                                             1.014    27.566
n7204.out[0] (.names)                                            0.261    27.827
n7205.in[0] (.names)                                             1.014    28.841
n7205.out[0] (.names)                                            0.261    29.102
n7181.in[2] (.names)                                             1.014    30.116
n7181.out[0] (.names)                                            0.261    30.377
n7206.in[0] (.names)                                             1.014    31.390
n7206.out[0] (.names)                                            0.261    31.651
n7208.in[0] (.names)                                             1.014    32.665
n7208.out[0] (.names)                                            0.261    32.926
n7209.in[0] (.names)                                             1.014    33.940
n7209.out[0] (.names)                                            0.261    34.201
n7210.in[0] (.names)                                             1.014    35.215
n7210.out[0] (.names)                                            0.261    35.476
n6932.in[0] (.names)                                             1.014    36.490
n6932.out[0] (.names)                                            0.261    36.751
n6933.in[0] (.names)                                             1.014    37.765
n6933.out[0] (.names)                                            0.261    38.026
n6885.in[0] (.names)                                             1.014    39.039
n6885.out[0] (.names)                                            0.261    39.300
n6886.in[0] (.names)                                             1.014    40.314
n6886.out[0] (.names)                                            0.261    40.575
n6887.in[0] (.names)                                             1.014    41.589
n6887.out[0] (.names)                                            0.261    41.850
n6889.in[2] (.names)                                             1.014    42.864
n6889.out[0] (.names)                                            0.261    43.125
n6890.in[2] (.names)                                             1.014    44.139
n6890.out[0] (.names)                                            0.261    44.400
n235.in[0] (.names)                                              1.014    45.413
n235.out[0] (.names)                                             0.261    45.674
n6893.in[2] (.names)                                             1.014    46.688
n6893.out[0] (.names)                                            0.261    46.949
n6894.in[1] (.names)                                             1.014    47.963
n6894.out[0] (.names)                                            0.261    48.224
n6829.in[0] (.names)                                             1.014    49.238
n6829.out[0] (.names)                                            0.261    49.499
n6830.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6830.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#End of timing report
