
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd
# Tue May 15 18:25:26 2012
# Target Board:  em.avnet.com lx150t Rev C
# Family:    spartan6
# Device:    xc6slx150t
# Package:   fgg676
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_axi_s6_ddrx_0_zio_pin = fpga_0_axi_s6_ddrx_0_zio_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_rzq_pin = fpga_0_axi_s6_ddrx_0_rzq_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_we_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_we_n_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_n_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_udm_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_udm_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_ras_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_ras_n_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_odt_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_odt_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_ldm_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_ldm_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_n_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_pin, DIR = IO
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_dq_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_dq_pin, DIR = IO, VEC = [15:0]
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_ddr3_rst_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_ddr3_rst_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_n_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_cke_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_cke_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_cas_n_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_cas_n_pin, DIR = O
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_ba_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_ba_pin, DIR = O, VEC = [2:0]
 PORT fpga_0_axi_s6_ddrx_0_mcbx_dram_addr_pin = fpga_0_axi_s6_ddrx_0_mcbx_dram_addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_axi_uart_0_TX_pin = fpga_0_axi_uart_0_TX_pin, DIR = O
 PORT fpga_0_axi_uart_0_RX_pin = fpga_0_axi_uart_0_RX_pin, DIR = I
 PORT fpga_0_axi_uart_1_TX_pin = fpga_0_axi_uart_1_TX_pin, DIR = O
 PORT fpga_0_axi_uart_1_RX_pin = fpga_0_axi_uart_1_RX_pin, DIR = I
 PORT fpga_0_RTC_Rst_pin = net_vcc, DIR = O
 PORT fpga_0_RTC_Int_pin = fpga_0_RTC_Int_pin, DIR = I, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_LOW
 PORT fpga_0_axi_iic_0_Sda_pin = fpga_0_axi_iic_0_Sda_pin, DIR = IO
 PORT fpga_0_axi_iic_0_Scl_pin = fpga_0_axi_iic_0_Scl_pin, DIR = IO
 PORT fpga_0_axi_gpio_1_GPIO_IO_pin = fpga_0_axi_gpio_1_GPIO_IO_pin, DIR = I, VEC = [2:0]
 PORT fpga_0_axi_emc_0_Mem_WEN_pin = fpga_0_axi_emc_0_Mem_WEN_pin, DIR = O
 PORT fpga_0_axi_emc_0_Mem_RPN_pin = fpga_0_axi_emc_0_Mem_RPN_pin, DIR = O
 PORT fpga_0_axi_emc_0_Mem_OEN_pin = fpga_0_axi_emc_0_Mem_OEN_pin, DIR = O
 PORT fpga_0_axi_emc_0_Mem_DQ_pin = fpga_0_axi_emc_0_Mem_DQ_pin, DIR = IO, VEC = [0:15]
 PORT fpga_0_axi_emc_0_Mem_CEN_pin = fpga_0_axi_emc_0_Mem_CEN_pin, DIR = O
 PORT fpga_0_axi_emc_0_Mem_A_pin = fpga_0_axi_emc_0_Mem_A_pin_vslice_0_23_concat, DIR = O, VEC = [0:23]
 PORT fpga_0_axi_gpio_3_GPIO_IO_pin = fpga_0_axi_gpio_3_GPIO_IO_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_axi_ether_0_GMII_TX_ER_pin = fpga_0_axi_ether_0_GMII_TX_ER_pin, DIR = O
 PORT fpga_0_axi_ether_0_GMII_TX_EN_pin = fpga_0_axi_ether_0_GMII_TX_EN_pin, DIR = O
 PORT fpga_0_axi_ether_0_GMII_TX_CLK_pin = fpga_0_axi_ether_0_GMII_TX_CLK_pin, DIR = O
 PORT fpga_0_axi_ether_0_GMII_TXD_pin = fpga_0_axi_ether_0_GMII_TXD_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_axi_ether_0_GMII_RX_ER_pin = fpga_0_axi_ether_0_GMII_RX_ER_pin, DIR = I
 PORT fpga_0_axi_ether_0_GMII_RX_DV_pin = fpga_0_axi_ether_0_GMII_RX_DV_pin, DIR = I
 PORT fpga_0_axi_ether_0_GMII_RX_CLK_pin = fpga_0_axi_ether_0_GMII_RX_CLK_pin, DIR = I
 PORT fpga_0_axi_ether_0_GMII_RXD_pin = fpga_0_axi_ether_0_GMII_RXD_pin, DIR = I, VEC = [7:0]
 PORT fpga_0_axi_ether_0_PHY_RST_N_pin = fpga_0_axi_ether_0_PHY_RST_N_pin, DIR = O
 PORT fpga_0_axi_ether_0_MII_TX_CLK_pin = fpga_0_axi_ether_0_MII_TX_CLK_pin, DIR = I
 PORT fpga_0_axi_ether_0_MDIO_pin = fpga_0_axi_ether_0_MDIO_pin, DIR = IO
 PORT fpga_0_axi_ether_0_MDC_pin = fpga_0_axi_ether_0_MDC_pin, DIR = O
 PORT fpga_0_axi_gpio_2_GPIO_IO_pin = fpga_0_axi_gpio_2_GPIO_IO_pin, DIR = I, VEC = [7:0]
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = sys_rst_s
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Aux_Reset_In = internal_reset_request
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x8aff0000
 PARAMETER C_HIGHADDR = 0x8affffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT IRQ = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT INTR = axi_iic_0_IIC2INTC_Irpt & axi_uart_1_IP2INTC_Irpt & axi_uart_0_IP2INTC_Irpt & axi_ether_0_INTERRUPT & axi_ether_0_dma_mm2s_introut & axi_ether_0_dma_s2mm_introut & fpga_0_RTC_Int_pin & axi_timer_0_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.20.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x20000000
 PARAMETER C_ICACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0x20000000
 PARAMETER C_DCACHE_HIGHADDR = 0x27ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_DIV = 1
 PARAMETER C_FPU_EXCEPTION = 1
 PARAMETER C_DIV_ZERO_EXCEPTION = 1
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_OPCODE_0x0_ILLEGAL = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_USE_MMU = 3
 PARAMETER C_MMU_ZONES = 2
 PARAMETER C_PVR = 2
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_IP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
 PORT INTERRUPT = microblaze_0_interrupt
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x8fff0000
 PARAMETER C_HIGHADDR = 0x8fffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT3_FREQ = 125000000
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT4_FREQ = 200000000
 PARAMETER C_CLKOUT4_GROUP = PLL0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = sys_rst_s
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKOUT4 = clk_200_0000MHzPLL0
 PORT CLKOUT3 = clk_125_0000MHz
 PORT CLKIN = dcm_clk_s
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x8aef0000
 PARAMETER C_HIGHADDR = 0x8aefffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.03.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uart16550
 PARAMETER INSTANCE = axi_uart_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x89ff0000
 PARAMETER C_HIGHADDR = 0x89ffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Sout = fpga_0_axi_uart_0_TX_pin
 PORT Sin = fpga_0_axi_uart_0_RX_pin
 PORT IP2INTC_Irpt = axi_uart_0_IP2INTC_Irpt
END

BEGIN axi_uart16550
 PARAMETER INSTANCE = axi_uart_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x89fe0000
 PARAMETER C_HIGHADDR = 0x89feffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Sout = fpga_0_axi_uart_1_TX_pin
 PORT Sin = fpga_0_axi_uart_1_RX_pin
 PORT IP2INTC_Irpt = axi_uart_1_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 3
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fe0000
 PARAMETER C_HIGHADDR = 0x80feffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = fpga_0_axi_gpio_1_GPIO_IO_pin
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = axi_s6_ddrx_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_MCB_RZQ_LOC = M4
 PARAMETER C_MCB_ZIO_LOC = H6
 PARAMETER C_MEM_TYPE = DDR3
 PARAMETER C_MEM_PARTNO = MT41J64M16XX-187E
 PARAMETER C_MEM_BANKADDR_WIDTH = 3
 PARAMETER C_MEM_NUM_COL_BITS = 10
 PARAMETER C_SKIP_IN_TERM_CAL = 0
 PARAMETER C_S0_AXI_ENABLE = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & axi_dma_0.M_AXI_SG & axi_dma_0.M_AXI_MM2S & axi_dma_0.M_AXI_S2MM
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0x20000000
 PARAMETER C_S0_AXI_HIGHADDR = 0x27ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT zio = fpga_0_axi_s6_ddrx_0_zio_pin
 PORT rzq = fpga_0_axi_s6_ddrx_0_rzq_pin
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_we_n_pin
 PORT mcbx_dram_udqs_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_n_pin
 PORT mcbx_dram_udqs = fpga_0_axi_s6_ddrx_0_mcbx_dram_udqs_pin
 PORT mcbx_dram_udm = fpga_0_axi_s6_ddrx_0_mcbx_dram_udm_pin
 PORT mcbx_dram_ras_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_ras_n_pin
 PORT mcbx_dram_odt = fpga_0_axi_s6_ddrx_0_mcbx_dram_odt_pin
 PORT mcbx_dram_ldm = fpga_0_axi_s6_ddrx_0_mcbx_dram_ldm_pin
 PORT mcbx_dram_dqs_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_n_pin
 PORT mcbx_dram_dqs = fpga_0_axi_s6_ddrx_0_mcbx_dram_dqs_pin
 PORT mcbx_dram_dq = fpga_0_axi_s6_ddrx_0_mcbx_dram_dq_pin
 PORT mcbx_dram_ddr3_rst = fpga_0_axi_s6_ddrx_0_mcbx_dram_ddr3_rst_pin
 PORT mcbx_dram_clk_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_n_pin
 PORT mcbx_dram_clk = fpga_0_axi_s6_ddrx_0_mcbx_dram_clk_pin
 PORT mcbx_dram_cke = fpga_0_axi_s6_ddrx_0_mcbx_dram_cke_pin
 PORT mcbx_dram_cas_n = fpga_0_axi_s6_ddrx_0_mcbx_dram_cas_n_pin
 PORT mcbx_dram_ba = fpga_0_axi_s6_ddrx_0_mcbx_dram_ba_pin
 PORT mcbx_dram_addr = fpga_0_axi_s6_ddrx_0_mcbx_dram_addr_pin
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_emc
 PARAMETER INSTANCE = axi_emc_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_MEM0_WIDTH = 16
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
 PARAMETER C_MEM0_TYPE = 2
 PARAMETER C_TCEDV_PS_MEM_0 = 130000
 PARAMETER C_TAVDV_PS_MEM_0 = 130000
 PARAMETER C_THZCE_PS_MEM_0 = 35000
 PARAMETER C_TWC_PS_MEM_0 = 13000
 PARAMETER C_TWP_PS_MEM_0 = 70000
 PARAMETER C_TLZWE_PS_MEM_0 = 35000
 PARAMETER C_MAX_MEM_WIDTH = 16
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0xae000000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0xafffffff
 BUS_INTERFACE S_AXI_MEM = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT RdClk = clk_100_0000MHzPLL0
 PORT Mem_WEN = fpga_0_axi_emc_0_Mem_WEN_pin
 PORT Mem_RPN = fpga_0_axi_emc_0_Mem_RPN_pin
 PORT Mem_OEN = fpga_0_axi_emc_0_Mem_OEN_pin
 PORT Mem_DQ = fpga_0_axi_emc_0_Mem_DQ_pin
 PORT Mem_CEN = fpga_0_axi_emc_0_Mem_CEN_pin
 PORT Mem_A = 0b0000000 & fpga_0_axi_emc_0_Mem_A_pin_vslice_0_23_concat & 0b0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_3
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fc0000
 PARAMETER C_HIGHADDR = 0x80fcffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = fpga_0_axi_gpio_3_GPIO_IO_pin
END

BEGIN axi_dma
 PARAMETER INSTANCE = axi_dma_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_SG_INCLUDE_DESC_QUEUE = 1
 PARAMETER C_SG_USE_STSAPP_LENGTH = 1
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_DLYTMR_RESOLUTION = 1250
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 0
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 1
 PARAMETER C_SG_LENGTH_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S = 1
 PARAMETER C_INCLUDE_S2MM = 1
 PARAMETER C_BASEADDR = 0x8adf0000
 PARAMETER C_HIGHADDR = 0x8adfffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_SG = axi4_0
 BUS_INTERFACE M_AXI_MM2S = axi4_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE M_AXIS_MM2S = axi_ether_0_dma_txd
 BUS_INTERFACE M_AXIS_MM2S_CNTRL = axi_ether_0_dma_txc
 BUS_INTERFACE S_AXIS_S2MM_STS = axi_ether_0_dma_rxs
 BUS_INTERFACE S_AXIS_S2MM = axi_ether_0_dma_rxd
 PORT s_axi_lite_aclk = clk_100_0000MHzPLL0
 PORT m_axi_sg_aclk = clk_100_0000MHzPLL0
 PORT m_axi_mm2s_aclk = clk_100_0000MHzPLL0
 PORT m_axi_s2mm_aclk = clk_100_0000MHzPLL0
 PORT mm2s_prmry_reset_out_n = AXI_STR_TXD_ARESETN
 PORT mm2s_cntrl_reset_out_n = AXI_STR_TXC_ARESETN
 PORT s2mm_prmry_reset_out_n = AXI_STR_RXD_ARESETN
 PORT s2mm_sts_reset_out_n = AXI_STR_RXS_ARESETN
 PORT mm2s_introut = axi_ether_0_dma_mm2s_introut
 PORT s2mm_introut = axi_ether_0_dma_s2mm_introut
END

BEGIN axi_ethernet
 PARAMETER INSTANCE = axi_ether_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_PHYADDR = 0B00001
 PARAMETER C_INCLUDE_IO = 1
 PARAMETER C_TYPE = 1
 PARAMETER C_PHY_TYPE = 1
 PARAMETER C_HALFDUP = 0
 PARAMETER C_TXMEM = 4096
 PARAMETER C_RXMEM = 4096
 PARAMETER C_TXCSUM = 0
 PARAMETER C_RXCSUM = 0
 PARAMETER C_TXVLAN_TRAN = 0
 PARAMETER C_RXVLAN_TRAN = 0
 PARAMETER C_TXVLAN_TAG = 0
 PARAMETER C_RXVLAN_TAG = 0
 PARAMETER C_TXVLAN_STRP = 0
 PARAMETER C_RXVLAN_STRP = 0
 PARAMETER C_MCAST_EXTEND = 0
 PARAMETER C_STATS = 0
 PARAMETER C_AVB = 0
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0
 PARAMETER C_BASEADDR = 0x88f00000
 PARAMETER C_HIGHADDR = 0x88f7ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE AXI_STR_TXD = axi_ether_0_dma_txd
 BUS_INTERFACE AXI_STR_TXC = axi_ether_0_dma_txc
 BUS_INTERFACE AXI_STR_RXS = axi_ether_0_dma_rxs
 BUS_INTERFACE AXI_STR_RXD = axi_ether_0_dma_rxd
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT REF_CLK = clk_200_0000MHzPLL0
 PORT GTX_CLK = clk_125_0000MHz
 PORT GMII_TX_ER = fpga_0_axi_ether_0_GMII_TX_ER_pin
 PORT GMII_TX_EN = fpga_0_axi_ether_0_GMII_TX_EN_pin
 PORT GMII_TX_CLK = fpga_0_axi_ether_0_GMII_TX_CLK_pin
 PORT GMII_TXD = fpga_0_axi_ether_0_GMII_TXD_pin
 PORT GMII_RX_ER = fpga_0_axi_ether_0_GMII_RX_ER_pin
 PORT GMII_RX_DV = fpga_0_axi_ether_0_GMII_RX_DV_pin
 PORT GMII_RX_CLK = fpga_0_axi_ether_0_GMII_RX_CLK_pin
 PORT GMII_RXD = fpga_0_axi_ether_0_GMII_RXD_pin
 PORT PHY_RST_N = fpga_0_axi_ether_0_PHY_RST_N_pin
 PORT MII_TX_CLK = fpga_0_axi_ether_0_MII_TX_CLK_pin
 PORT MDIO = fpga_0_axi_ether_0_MDIO_pin
 PORT MDC = fpga_0_axi_ether_0_MDC_pin
 PORT AXI_STR_TXD_ACLK = clk_100_0000MHzPLL0
 PORT AXI_STR_TXC_ACLK = clk_100_0000MHzPLL0
 PORT AXI_STR_RXD_ACLK = clk_100_0000MHzPLL0
 PORT AXI_STR_RXS_ACLK = clk_100_0000MHzPLL0
 PORT AXI_STR_TXD_ARESETN = AXI_STR_TXD_ARESETN
 PORT AXI_STR_TXC_ARESETN = AXI_STR_TXC_ARESETN
 PORT AXI_STR_RXD_ARESETN = AXI_STR_RXD_ARESETN
 PORT AXI_STR_RXS_ARESETN = AXI_STR_RXS_ARESETN
 PORT INTERRUPT = axi_ether_0_INTERRUPT
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_2
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x80fd0000
 PARAMETER C_HIGHADDR = 0x80fdffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = fpga_0_axi_gpio_2_GPIO_IO_pin
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_BASEADDR = 0x80ff0000
 PARAMETER C_HIGHADDR = 0x80ffffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = internal_reset_request
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x80ef0000
 PARAMETER C_HIGHADDR = 0x80efffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Sda = fpga_0_axi_iic_0_Sda_pin
 PORT Scl = fpga_0_axi_iic_0_Scl_pin
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_mbref_reg
 PARAMETER INSTANCE = mbref_reg_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80800000
 PARAMETER C_HIGHADDR = 0x8080ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_mbref_mio
 PARAMETER INSTANCE = mbref_mio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_MEM0_BASEADDR = 0x80410000
 PARAMETER C_S_AXI_MEM0_HIGHADDR = 0x80410FFF
 PARAMETER C_S_AXI_MEM1_BASEADDR = 0x80411000
 PARAMETER C_S_AXI_MEM1_HIGHADDR = 0x80411FFF
 PARAMETER C_S_AXI_MEM2_BASEADDR = 0x80412000
 PARAMETER C_S_AXI_MEM2_HIGHADDR = 0x80412FFF
 PARAMETER C_S_AXI_MEM3_BASEADDR = 0x80413000
 PARAMETER C_S_AXI_MEM3_HIGHADDR = 0x80413FFF
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

