Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Dec  2 17:55:32 2023
| Host         : jason-XPS-13-9343 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file OffRAMPS_top_control_sets_placed.rpt
| Design       : OffRAMPS_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  inst_clk/inst/clk_out1 |                                            | HomingDetector/next_state0               |                1 |              1 |         1.00 |
|  inst_clk/inst/clk_out1 | Trojans/E_PULSE_GEN/p_0_in                 | Trojans/E_PULSE_GEN/E_STEP_COMPLETE      |                1 |              4 |         4.00 |
|  inst_clk/inst/clk_out1 | Trojans/E_PULSE_GEN/PULSE_COUNT            | Trojans/E_PULSE_GEN/E_STEP_COMPLETE      |                1 |              5 |         5.00 |
|  inst_clk/inst/clk_out1 |                                            | Uart_TX/DATA_VALUE[17][0]_i_1_n_0        |                1 |              6 |         6.00 |
|  inst_clk/inst/clk_out1 | Uart_TX/uartSend                           |                                          |                1 |              7 |         7.00 |
|  inst_clk/inst/clk_out1 | Uart_TX/DATA_IDX                           |                                          |                4 |              7 |         1.75 |
|  inst_clk/inst/clk_out1 | Trojans/Z_STEP_EDGE_DETECT/T3_STATE_reg[1] | Trojans/TROJ_T3_Z_PULSE_COUNT[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 |                                            | Uart_TX/Inst_UART_TX_CTRL/bitTmr         |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | Trojans/E_PULSE_GEN/TIMER_COUNTER          |                                          |                6 |             14 |         2.33 |
|  inst_clk/inst/clk_out1 |                                            | Uart_TX/RESET_COUNTER0                   |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 |                                            | Uart_TX/EXAMPLE_COUNTER[0]_i_1_n_0       |                7 |             27 |         3.86 |
|  inst_clk/inst/clk_out1 |                                            |                                          |               14 |             30 |         2.14 |
|  inst_clk/inst/clk_out1 | Uart_TX/DATA_IDX                           | Uart_TX/DATA_IDX0                        |                8 |             31 |         3.88 |
|  inst_clk/inst/clk_out1 | Uart_TX/Inst_UART_TX_CTRL/txBit_i_2_n_0    | Uart_TX/Inst_UART_TX_CTRL/READY          |                9 |             32 |         3.56 |
+-------------------------+--------------------------------------------+------------------------------------------+------------------+----------------+--------------+


