// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package regblock_pkg;

    localparam REGBLOCK_DATA_WIDTH = 64;
    localparam REGBLOCK_MIN_ADDR_WIDTH = 4;
    localparam REGBLOCK_SIZE = 'h10;

    typedef struct {
        logic [31:12] next;
    } top__r1__f_Q32_n12__in_t;

    typedef struct {
        top__r1__f_Q32_n12__in_t f_Q32_n12;
    } top__r1__in_t;

    typedef struct {
        logic signed [15:0] next;
    } top__r2__f_signed__in_t;

    typedef struct {
        logic [15:0] next;
    } top__r2__f_no_sign__in_t;

    typedef struct {
        top__r2__f_signed__in_t f_signed;
        top__r2__f_no_sign__in_t f_no_sign;
    } top__r2__in_t;

    typedef struct {
        top__r1__in_t r1;
        top__r2__in_t r2;
    } regblock__in_t;

    typedef struct {
        logic [7:-8] value;
    } top__r1__f_Q8_8__out_t;

    typedef struct {
        logic signed [-9:-32] value;
    } top__r1__f_SQn8_32__out_t;

    typedef struct {
        logic signed [-7:-7] value;
    } top__r1__f_SQn6_7__out_t;

    typedef struct {
        top__r1__f_Q8_8__out_t f_Q8_8;
        top__r1__f_SQn8_32__out_t f_SQn8_32;
        top__r1__f_SQn6_7__out_t f_SQn6_7;
    } top__r1__out_t;

    typedef struct {
        logic [15:0] value;
    } top__r2__f_unsigned__out_t;

    typedef struct {
        top__r2__f_unsigned__out_t f_unsigned;
    } top__r2__out_t;

    typedef struct {
        top__r1__out_t r1;
        top__r2__out_t r2;
    } regblock__out_t;
endpackage
