if [ -s patches/ethernet.patch ] ; then cd ethernet/verilog-ethernet && ( git apply -R --check ../../patches/ethernet.patch 2>/dev/null || git apply ../../patches/ethernet.patch ) ; fi
if [ -s patches/rocket-chip.patch ] ; then cd rocket-chip && ( git apply -R --check ../patches/rocket-chip.patch 2>/dev/null || git apply ../patches/rocket-chip.patch ) ; fi
if [ -s patches/riscv-boom.patch ] ; then cd generators/riscv-boom && ( git apply -R --check ../../patches/riscv-boom.patch 2>/dev/null || git apply ../../patches/riscv-boom.patch ) ; fi
if [ -s patches/sifive-cache.patch ] ; then cd generators/sifive-cache && ( git apply -R --check ../../patches/sifive-cache.patch 2>/dev/null || git apply ../../patches/sifive-cache.patch ) ; fi
if [ -s patches/gemmini.patch ] ; then cd generators/gemmini && ( git apply -R --check ../../patches/gemmini.patch 2>/dev/null || git apply ../../patches/gemmini.patch ) ; fi
mkdir -p workspace/rocket64customb1s1/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar "runMain freechips.rocketchip.system.Generator -td workspace/rocket64customb1s1/tmp -T Vivado.RocketSystem -C Vivado.Rocket64customb1s1"
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project risc-v-heterogeneous-extension-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project boom from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
[info] resolving key references (10385 settings) ...
Using addons: 
[info] set current project to vivado (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/)
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[info] Compiling 1 Scala source to /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/target/scala-2.12/classes ...
[info] Done compiling.
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] running freechips.rocketchip.system.Generator -td workspace/rocket64customb1s1/tmp -T Vivado.RocketSystem -C Vivado.Rocket64customb1s1
Interrupt map (4 harts 8 interrupts):
  [1, 8] => gen

/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L18: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L4: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x0>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L2: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L7: cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <8192>;
			d-tlb-sets = <1>;
			d-tlb-size = <16>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <8192>;
			i-tlb-sets = <1>;
			i-tlb-size = <16>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x1>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L5: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L13: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
	L17: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L9: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L2 3 &L2 7 &L5 3 &L5 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L10: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L2 65535 &L5 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L12: external-interrupts {
			interrupt-parent = <&L8>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L8: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L2 11 &L2 9 &L5 11 &L5 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L14: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x60000000 0x20000000>;
		};
		L15: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	 2000000 -  2010000 ARW   clint@2000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	60000000 - 80000000  RWX  mmio-port-axi4@60000000
	80000000 - 100000000  RWXC memory@80000000

[success] Total time: 32 s, completed 6 Feb 2023, 17:28:45
mv workspace/rocket64customb1s1/tmp/Vivado.Rocket64customb1s1.anno.json workspace/rocket64customb1s1/system.anno.json
mv workspace/rocket64customb1s1/tmp/Vivado.Rocket64customb1s1.dts workspace/rocket64customb1s1/system.dts
rm -rf workspace/rocket64customb1s1/tmp
mkdir -p workspace/rocket64customb1s1/system-nexys-a7-100t
cat workspace/rocket64customb1s1/system.dts board/nexys-a7-100t/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x08000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x08000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <50000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <500000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=nexys-a7-100t clean bootrom.img
make[1]: Entering directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003c28 memsz 0x0000000000003c28 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003c28  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   00002855  0000000000000000  0000000000000000  00004c28  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ade  0000000000000000  0000000000000000  0000747d  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bf5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c8e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cc7  0000000000000000  0000000000000000  0000cbb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d880  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006015  0000000000000000  0000000000000000  0000e450  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  00014465  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  00014478  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 mat mat 15400 Feb  6 17:28 bootrom.img
make[1]: Leaving directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/bootrom'
mv bootrom/system.dts workspace/rocket64customb1s1/system-nexys-a7-100t.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar "runMain freechips.rocketchip.system.Generator -td workspace/rocket64customb1s1/system-nexys-a7-100t -T Vivado.RocketSystem -C Vivado.Rocket64customb1s1"
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project risc-v-heterogeneous-extension-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project boom from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
[info] resolving key references (10385 settings) ...
Using addons: 
[info] set current project to vivado (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/)
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] running freechips.rocketchip.system.Generator -td workspace/rocket64customb1s1/system-nexys-a7-100t -T Vivado.RocketSystem -C Vivado.Rocket64customb1s1
Interrupt map (4 harts 8 interrupts):
  [1, 8] => gen

/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L18: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L4: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x0>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L2: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L7: cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <8192>;
			d-tlb-sets = <1>;
			d-tlb-size = <16>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <8192>;
			i-tlb-sets = <1>;
			i-tlb-size = <16>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x1>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L5: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L13: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
	L17: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L9: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L2 3 &L2 7 &L5 3 &L5 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L10: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L2 65535 &L5 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L12: external-interrupts {
			interrupt-parent = <&L8>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L8: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L2 11 &L2 9 &L5 11 &L5 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L14: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x60000000 0x20000000>;
		};
		L15: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	 2000000 -  2010000 ARW   clint@2000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	60000000 - 80000000  RWX  mmio-port-axi4@60000000
	80000000 - 100000000  RWXC memory@80000000

[success] Total time: 25 s, completed 6 Feb 2023, 17:29:14
cd rocket-chip && java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar assembly
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project rocket-chip-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/project
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
Using addons: 
[info] set current project to rocketchip (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/)
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] Strategy 'discard' was applied to 23 files (Run the task at debug level to see details)
[info] Strategy 'filterDistinctLines' was applied to a file (Run the task at debug level to see details)
[success] Total time: 4 s, completed 6 Feb 2023, 17:29:21
rm workspace/bootrom.img
java -Xmx12G -Xss8M  -cp target/scala-2.12/classes:rocket-chip/rocketchip.jar firrtl.stage.FirrtlMain -i workspace/rocket64customb1s1/system-nexys-a7-100t/Vivado.Rocket64customb1s1.fir -o system-nexys-a7-100t.v -X verilog --infer-rw RocketSystem --repl-seq-mem \
  -c:RocketSystem:-o:`realpath workspace/rocket64customb1s1/system.conf` \
  -faf `realpath workspace/rocket64customb1s1/system.anno.json` \
  -td workspace/rocket64customb1s1/ \
  -fct firrtl.passes.InlineInstances
rocket-chip/scripts/vlsi_mem_gen workspace/rocket64customb1s1/system.conf >workspace/rocket64customb1s1/srams.v
mkdir -p vhdl-wrapper/bin
javac -g -nowarn \
  -sourcepath vhdl-wrapper/src -d vhdl-wrapper/bin \
  -classpath vhdl-wrapper/antlr-4.8-complete.jar \
  vhdl-wrapper/src/net/largest/riscv/vhdl/Main.java
java -Xmx4G -Xss8M  -cp \
  vhdl-wrapper/src:vhdl-wrapper/bin:vhdl-wrapper/antlr-4.8-complete.jar \
  net.largest.riscv.vhdl.Main -m Rocket64customb1s1 \
  workspace/rocket64customb1s1/system-nexys-a7-100t.v >workspace/rocket64customb1s1/rocket.vhdl
echo "set vivado_board_name nexys-a7-100t" >workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
if [ ! "digilentinc.com:nexys-a7-100t:part0:1.0" = "NONE" ] ; then echo "set vivado_board_part digilentinc.com:nexys-a7-100t:part0:1.0" >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl ; fi
echo "set xilinx_part xc7a100tcsg324-1" >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
echo "set rocket_module_name Rocket64customb1s1" >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
echo "set riscv_clock_frequency 50.0" >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
echo 'cd [file dirname [file normalize [info script]]]' >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
echo 'source ../../vivado.tcl' >>workspace/rocket64customb1s1/system-nexys-a7-100t.tcl
if [ ! -e workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv ] ; then env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64customb1s1/system-nexys-a7-100t.tcl ; fi
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
INFO: [BD::TCL 103-2003] Currently there is no design <riscv> in project, so creating one...
Wrote  : </home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [BD::TCL 103-2004] Making design <riscv> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "riscv".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:mig_7series:4.2 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  Rocket64customb1s1 mem_reset_control ethernet sdc_controller ethernet_nexys_a7_100t uart  .
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ui_clk_sync_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '200000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk_sync_rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mem_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '200000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'ui_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clock has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'ASSOCIATED_RESET' with value 'mdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'FREQ_HZ' with value '2500000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'mdio_clock' has a fixed FREQ_HZ of '2500000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'mdio_clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-8018] Clock interface clock has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'FREQ_HZ' with value '50000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'sdio_clk' has a fixed FREQ_HZ of '50000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'sdio_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-8018] Clock interface clock has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock50' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock50' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RMII' of definition 'xilinx.com:interface:rmii:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RMII' of definition 'xilinx.com:interface:rmii:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-8018] Clock interface clock50 has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock50': Added interface parameter 'ASSOCIATED_BUSIF' with value 'TX_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock50': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock50': Added interface parameter 'FREQ_HZ' with value '50000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock50' has a fixed FREQ_HZ of '50000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-8018] Clock interface clock has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Slave segment '/IO/Ethernet/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6002_0000 [ 64K ]>.
Slave segment '/IO/SD/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6000_0000 [ 64K ]>.
Slave segment '/IO/UART/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6001_0000 [ 64K ]>.
Slave segment '/IO/XADC/s_axi_lite/Reg' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6003_0000 [ 64K ]>.
Slave segment '/DDR/mig_7series_0/memmap/memaddr' is being assigned into address space '/RocketChip/MEM_AXI4' at <0x8000_0000 [ 128M ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/Ethernet/M_AXI' at <0x0_0000_0000 [ 4G ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/SD/M_AXI' at <0x0_0000_0000 [ 4G ]>.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
Wrote  : </home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
Wrote  : </home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.srcs/sources_1/bd/riscv/hdl/riscv_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v, adding it to Project
date >workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/timestamp.txt
echo "open_project workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.xpr" >workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "update_compile_order -fileset sources_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "set_param general.maxThreads 1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "reset_run synth_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "launch_runs -jobs 1 synth_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "wait_on_run synth_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/sim/riscv.v
VHDL Output written to : /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Block Design Tcl file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0_bd.tcl
Generated Hardware Definition File /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mem_reset_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/Ethernet .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/SD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/UART .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/XADC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/ethernet_stream_0 .
Exporting to file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Block Design Tcl file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0_bd.tcl
Generated Hardware Definition File /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Block Design Tcl file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0_bd.tcl
Generated Hardware Definition File /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Block Design Tcl file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv_bd.tcl
Generated Hardware Definition File /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
[Mon Feb  6 17:30:51 2023] Launched riscv_axi_smc_1_0_synth_1, riscv_mem_reset_control_0_0_synth_1, riscv_mig_7series_0_0_synth_1, riscv_Ethernet_0_synth_1, riscv_SD_0_synth_1, riscv_UART_0_synth_1, riscv_XADC_0_synth_1, riscv_ethernet_stream_0_0_synth_1, riscv_io_axi_m_0_synth_1, riscv_io_axi_s_0_synth_1, riscv_RocketChip_0_synth_1, riscv_clk_wiz_0_0_synth_1, riscv_util_vector_logic_0_0_synth_1...
Run output will be captured here:
riscv_axi_smc_1_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_axi_smc_1_0_synth_1/runme.log
riscv_mem_reset_control_0_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_mem_reset_control_0_0_synth_1/runme.log
riscv_mig_7series_0_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_mig_7series_0_0_synth_1/runme.log
riscv_Ethernet_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_Ethernet_0_synth_1/runme.log
riscv_SD_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_SD_0_synth_1/runme.log
riscv_UART_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_UART_0_synth_1/runme.log
riscv_XADC_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_XADC_0_synth_1/runme.log
riscv_ethernet_stream_0_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_ethernet_stream_0_0_synth_1/runme.log
riscv_io_axi_m_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_io_axi_m_0_synth_1/runme.log
riscv_io_axi_s_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_io_axi_s_0_synth_1/runme.log
riscv_RocketChip_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
riscv_clk_wiz_0_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_clk_wiz_0_0_synth_1/runme.log
riscv_util_vector_logic_0_0_synth_1: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/riscv_util_vector_logic_0_0_synth_1/runme.log
[Mon Feb  6 17:30:51 2023] Launched synth_1...
Run output will be captured here: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2854.543 ; gain = 196.383 ; free physical = 4815 ; free virtual = 12876
[Mon Feb  6 17:30:51 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 160.078 ; free physical = 4554 ; free virtual = 12464
Command: synth_design -top riscv_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 107169
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3814 ; free virtual = 11724
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1314]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (1#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (2#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mig_7series_0_0' (3#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 62 connections declared, but only 57 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
INFO: [Synth 8-6155] done synthesizing module 'DDR_imp_10J4PB3' (4#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'IO_imp_44488Y' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:423]
INFO: [Synth 8-6157] synthesizing module 'riscv_Ethernet_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_Ethernet_0' (5#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (6#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (7#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_XADC_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_XADC_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_XADC_0' (8#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_XADC_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'channel_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'busy_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'eos_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'ot_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 22 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (9#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_m_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_m_0' (10#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_s_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_io_axi_s_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_s_0' (11#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_io_axi_s_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 117 connections declared, but only 106 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
INFO: [Synth 8-6157] synthesizing module 'riscv_xlconcat_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (12#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'riscv_xlconcat_0_0' (13#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'IO_imp_44488Y' (14#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:423]
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_RocketChip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (15#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_RocketChip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dma_axi4_bid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
WARNING: [Synth 8-7071] port 'dma_axi4_rid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (16#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_util_vector_logic_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_util_vector_logic_0_0' (17#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-107098-mat-kubuntu/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (18#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1314]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wrapper' (19#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3149 ; free virtual = 11060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3146 ; free virtual = 11057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3146 ; free virtual = 11057
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3141 ; free virtual = 11052
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/ethernet_stream_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/ethernet_stream_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0_in_context.xdc] for cell 'riscv_i/util_vector_logic_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0_in_context.xdc] for cell 'riscv_i/util_vector_logic_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3893 ; free virtual = 11804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3893 ; free virtual = 11804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3966 ; free virtual = 11877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3966 ; free virtual = 11877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mem_reset_control_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/Ethernet. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/SD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/XADC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/ethernet_stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/RocketChip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3966 ; free virtual = 11877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3968 ; free virtual = 11880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3957 ; free virtual = 11873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3838 ; free virtual = 11754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3838 ; free virtual = 11754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |riscv_RocketChip_0          |         1|
|2     |riscv_clk_wiz_0_0           |         1|
|3     |riscv_util_vector_logic_0_0 |         1|
|4     |riscv_axi_smc_1_0           |         1|
|5     |riscv_mem_reset_control_0_0 |         1|
|6     |riscv_mig_7series_0_0       |         1|
|7     |riscv_Ethernet_0            |         1|
|8     |riscv_SD_0                  |         1|
|9     |riscv_UART_0                |         1|
|10    |riscv_XADC_0                |         1|
|11    |riscv_ethernet_stream_0_0   |         1|
|12    |riscv_io_axi_m_0            |         1|
|13    |riscv_io_axi_s_0            |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |riscv_Ethernet            |     1|
|2     |riscv_RocketChip          |     1|
|3     |riscv_SD                  |     1|
|4     |riscv_UART                |     1|
|5     |riscv_XADC                |     1|
|6     |riscv_axi_smc_1           |     1|
|7     |riscv_clk_wiz_0           |     1|
|8     |riscv_ethernet_stream_0   |     1|
|9     |riscv_io_axi_m            |     1|
|10    |riscv_io_axi_s            |     1|
|11    |riscv_mem_reset_control_0 |     1|
|12    |riscv_mig_7series_0       |     1|
|13    |riscv_util_vector_logic_0 |     1|
|14    |IBUF                      |    10|
|15    |OBUF                      |    10|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3832 ; free virtual = 11747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3890 ; free virtual = 11806
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3890 ; free virtual = 11806
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3974 ; free virtual = 11889
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 3916 ; free virtual = 11831
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cb4ef5df
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2704.184 ; gain = 0.000 ; free physical = 4054 ; free virtual = 11969
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 17:44:50 2023...
[Mon Feb  6 17:44:53 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:13:49 ; elapsed = 00:14:02 . Memory (MB): peak = 2854.543 ; gain = 0.000 ; free physical = 4999 ; free virtual = 12910
if find workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
echo "open_project workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.xpr" >workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "set_param general.maxThreads 1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "reset_run impl_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "launch_runs -to_step write_bitstream -jobs 1 impl_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "wait_on_run impl_1" >>workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
[Mon Feb  6 17:45:10 2023] Launched impl_1...
Run output will be captured here: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2786.223 ; gain = 240.117 ; free physical = 5549 ; free virtual = 13459
[Mon Feb  6 17:45:10 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top riscv_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.dcp' for cell 'riscv_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2696.184 ; gain = 0.000 ; free physical = 4627 ; free virtual = 12538
INFO: [Netlist 29-17] Analyzing 7978 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/top.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/top.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/sdc.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/sdc.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/uart.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/uart.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/ethernet.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/ethernet.xdc]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3197.605 ; gain = 501.422 ; free physical = 3865 ; free virtual = 11776
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == eth_mac_1g_fifo || REF_NAME == eth_mac_1g_fifo || ORIG_REF_NAME == eth_mac_10g_fifo || REF_NAME == eth_mac_10g_fifo || ORIG_REF_NAME == eth_mac_1g_gmii_fifo || REF_NAME == eth_mac_1g_gmii_fifo || ORIG_REF_NAME == eth_mac_1g_rgmii_fifo || REF_NAME == eth_mac_1g_rgmii_fifo || ORIG_REF_NAME == eth_mac_mii_fifo || REF_NAME == eth_mac_mii_fifo)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == mii_phy_if || REF_NAME == mii_phy_if)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/timing-constraints.tcl]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 196 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3197.605 ; gain = 0.000 ; free physical = 3952 ; free virtual = 11863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1170 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 122 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 961 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 40 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

26 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3197.605 ; gain = 501.422 ; free physical = 3952 ; free virtual = 11863
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3197.605 ; gain = 0.000 ; free physical = 3946 ; free virtual = 11858

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ce94108c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3197.605 ; gain = 0.000 ; free physical = 3843 ; free virtual = 11754

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 56 inverter(s) to 240 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bedf90f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11682
INFO: [Opt 31-389] Phase Retarget created 423 cells and removed 629 cells
INFO: [Opt 31-1021] In phase Retarget, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 21 load pin(s).
Phase 2 Constant propagation | Checksum: ae98eeb8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11682
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 1119 cells
INFO: [Opt 31-1021] In phase Constant propagation, 764 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14f6a0c3a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3773 ; free virtual = 11685
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2162 cells
INFO: [Opt 31-1021] In phase Sweep, 278 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bda60890

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11683
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bda60890

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11683
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: aafc54d6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11683
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             423  |             629  |                                            144  |
|  Constant propagation         |             377  |            1119  |                                            764  |
|  Sweep                        |               0  |            2162  |                                            278  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            153  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3392.277 ; gain = 0.000 ; free physical = 3771 ; free virtual = 11683
Ending Logic Optimization Task | Checksum: c34be4f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3392.277 ; gain = 40.672 ; free physical = 3771 ; free virtual = 11683

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 10fd6ec1f

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3639 ; free virtual = 11550
Ending Power Optimization Task | Checksum: 10fd6ec1f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3838.145 ; gain = 445.867 ; free physical = 3705 ; free virtual = 11617

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12f7b3c09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3709 ; free virtual = 11621
Ending Final Cleanup Task | Checksum: 12f7b3c09

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3704 ; free virtual = 11616

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3704 ; free virtual = 11616
Ending Netlist Obfuscation Task | Checksum: 12f7b3c09

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3704 ; free virtual = 11616
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 3838.145 ; gain = 640.539 ; free physical = 3705 ; free virtual = 11616
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3529 ; free virtual = 11493
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3562 ; free virtual = 11502
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3838.145 ; gain = 0.000 ; free physical = 3412 ; free virtual = 11352
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 66272 of such cell types but only 63400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 70848 of such cell types but only 63400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Feb  6 17:46:51 2023...
[Mon Feb  6 17:46:52 2023] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:00.55 ; elapsed = 00:01:41 . Memory (MB): peak = 2786.223 ; gain = 0.000 ; free physical = 3433 ; free virtual = 11373
if find workspace/rocket64customb1s1/vivado-nexys-a7-100t-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 66272 of such cell types but only 63400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 70848 of such cell types but only 63400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.
