
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock core_clock (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.007894    0.000000    0.000000    0.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000    0.000000 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.015788    0.039244    0.105716    0.105716 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.039244    0.000000    0.105716 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.014963    0.038462    0.118569    0.224285 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.038462    0.000000    0.224285 ^ _362_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.010130    0.071214    0.389875    0.614159 v _362_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         uart1.counter[0] (net)
                      0.071214    0.000059    0.614219 v _239_/A_N (sky130_fd_sc_hd__and2b_1)
     3    0.007721    0.084291    0.225799    0.840017 ^ _239_/X (sky130_fd_sc_hd__and2b_1)
                                                         _065_ (net)
                      0.084291    0.000034    0.840051 ^ _243_/B1_N (sky130_fd_sc_hd__a21boi_1)
     1    0.002759    0.106561    0.155074    0.995125 ^ _243_/Y (sky130_fd_sc_hd__a21boi_1)
                                                         _069_ (net)
                      0.106561    0.000010    0.995135 ^ _244_/B1 (sky130_fd_sc_hd__o2111a_1)
     2    0.011882    0.128187    0.258752    1.253887 ^ _244_/X (sky130_fd_sc_hd__o2111a_1)
                                                         _070_ (net)
                      0.128187    0.000061    1.253947 ^ _268_/B (sky130_fd_sc_hd__nand4_4)
    10    0.024010    0.143445    0.155993    1.409940 v _268_/Y (sky130_fd_sc_hd__nand4_4)
                                                         _094_ (net)
                      0.143445    0.000180    1.410120 v _327_/A (sky130_fd_sc_hd__and2_1)
     1    0.002252    0.033629    0.172379    1.582499 v _327_/X (sky130_fd_sc_hd__and2_1)
                                                         _014_ (net)
                      0.033629    0.000007    1.582507 v _368_/D (sky130_fd_sc_hd__dfrtp_2)
                                              1.582507   data arrival time

                                 10.000000   10.000000   clock core_clock (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.007894    0.000000    0.000000   10.000000 ^ clk_CPU (in)
                                                         clk_CPU (net)
                      0.000000    0.000000   10.000000 ^ clkbuf_0_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.015788    0.039244    0.105715   10.105716 ^ clkbuf_0_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk_CPU (net)
                      0.039244    0.000000   10.105716 ^ clkbuf_1_0__f_clk_CPU/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.014963    0.038462    0.118569   10.224285 ^ clkbuf_1_0__f_clk_CPU/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk_CPU (net)
                      0.038462    0.000000   10.224285 ^ _368_/CLK (sky130_fd_sc_hd__dfrtp_2)
                                  0.000000   10.224285   clock reconvergence pessimism
                                 -0.112015   10.112269   library setup time
                                             10.112269   data required time
---------------------------------------------------------------------------------------------
                                             10.112269   data required time
                                             -1.582507   data arrival time
---------------------------------------------------------------------------------------------
                                              8.529763   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 6 unannotated drivers.
 clk_CPU
 _376__32/HI
 _377__33/HI
 clkbuf_0_clk_CPU/X
 clkbuf_1_0__f_clk_CPU/X
 clkbuf_1_1__f_clk_CPU/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 input ports missing set_input_delay.
  DATA_IN_Rx
  DATA_IN_Tx[0]
  DATA_IN_Tx[1]
  DATA_IN_Tx[2]
  DATA_IN_Tx[3]
  DATA_IN_Tx[4]
  DATA_IN_Tx[5]
  DATA_IN_Tx[6]
  DATA_IN_Tx[7]
  EN
  RST
  UART_BITS
  UART_PARITY
  UART_WRITE
  bitrate[0]
  bitrate[1]
  bitrate[2]
  bitrate[3]
Warning: There are 10 unclocked register/latch pins.
  _346_/CLK
  _347_/CLK
  _348_/CLK
  _349_/CLK
  _357_/CLK
  _358_/CLK
  _359_/CLK
  _360_/CLK
  _361_/CLK
  _373_/CLK
Warning: There are 25 unconstrained endpoints.
  DATA_OUT_Rx[0]
  DATA_OUT_Rx[1]
  DATA_OUT_Rx[2]
  DATA_OUT_Rx[3]
  DATA_OUT_Rx[4]
  DATA_OUT_Rx[5]
  DATA_OUT_Rx[6]
  DATA_OUT_Rx[7]
  DATA_OUT_Rx[8]
  DATA_OUT_Rx[9]
  DATA_OUT_Tx
  IRQ_Rx
  IRQ_Tx
  UART_AVAIL
  uart_clock
  _346_/D
  _347_/D
  _348_/D
  _349_/D
  _357_/D
  _358_/D
  _359_/D
  _360_/D
  _361_/D
  _373_/D
