/*
 * DO NOT MODIFY.
 *
 * This file was generated by ddr_params_creator
 *
 */

#ifndef __DDR_REG_VALUES_H__
#define __DDR_REG_VALUES_H__

#define DDRC_CFG_VALUE			0x00468040
#define DDRC_CTRL_VALUE			0x0000d91e
#define DDRC_MMAP0_VALUE		0x00002000
#define DDRC_MMAP1_VALUE		0x00002000
#define DDRC_REFCNT_VALUE		0x00c20001
#define DDRC_TIMING1_VALUE		0x02050301
#define DDRC_TIMING2_VALUE		0x02080303
#define DDRC_TIMING3_VALUE		0x2003020b
#define DDRC_TIMING4_VALUE		0x06230151
#define DDRC_TIMING5_VALUE		0xff050100
#define DDRC_TIMING6_VALUE		0x32000505
#define DDRC_AUTOSR_EN_VALUE		0x00000000
#define DDRP_DCR_VALUE			0x00000000
#define	DDRP_MR0_VALUE			0x00000032
#define	DDRP_MR1_VALUE			0x00000000
#define	DDRP_MR2_VALUE			0x00000018
#define	DDRP_MR3_VALUE			0x00000000
#define	DDRP_PTR0_VALUE			0x0021000a
#define	DDRP_PTR1_VALUE			0x06009c40
#define	DDRP_PTR2_VALUE			0x042da072
#define	DDRP_DTPR0_VALUE		0x1648334a
#define	DDRP_DTPR1_VALUE		0x000e0090
#define	DDRP_DTPR2_VALUE		0x100114c8
#define	DDRP_PGCR_VALUE			0x01042e03
#define DDRP_ODTCR_VALUE                0x00000000
#define DDRP_DX0GCR_VALUE              0x00090881
#define DDRP_DX1GCR_VALUE              0x00090881
#define DDRP_DX2GCR_VALUE              0x00090e80
#define DDRP_DX3GCR_VALUE              0x00090e80
#define DDRP_ZQNCR1_VALUE               0x0000007b
#define DDRP_IMPANDCE_ARRAY             {0x00000000,0x00000000} //0-cal_value 1-req_value
#define DDRP_ODT_IMPANDCE_ARRAY         {0x00000000,0x00000000} //0-cal_value 1-req_value
#define DDRP_RZQ_TABLE  {0x00,0x01,0x02,0x03,0x06,0x07,0x04,0x05,0x0c,0x0d,0x0e,0x0f,0x0a,0x0b,0x08,0x09,0x18,0x19,0x1a,0x1b,0x1e,0x1f,0x1c,0x1d,0x14,0x15,0x16,0x17,0x12,0x13,0x10,0x11}
#define	DDR_CHIP_0_SIZE			8388608
#define	DDR_CHIP_1_SIZE			0
#define REMMAP_ARRAY {\
	0x03020a09,\
	0x07060504,\
	0x0b010008,\
	0x0f0e0d0c,\
	0x13121110,\
};

#endif /* __DDR_REG_VALUES_H__ */
