/dts-v1/;

/ {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "riscv-virtio", "simple-bus";
    model = "Minimal RISC-V Machine";

    chosen {
        bootargs = "console=ttyS0";
        stdout-path = "/soc/uart@10000000";
    };

    memory@80000000 {
        device_type = "memory";
        reg = <0x0 0x80000000 0x0 0x20000000>; /* 512MB DRAM */
    };

    soc {
        #address-cells = <2>;
        #size-cells = <2>;
        compatible = "simple-bus";
        ranges;

        plic0: plic@c000000 {
            compatible = "sifive,plic-1.0.0";
            reg = <0x0 0x0C000000 0x0 0x400000>;
            #interrupt-cells = <1>;
	    interrupts-extended = <0x02 0x0b 0x02 0x09>;
    	    interrupt-controller;	    
	    status = "okay";
	    riscv,ndev = <31>;
        };

	clint0: clint@2000000 {
	    compatible = "sifive,clint0", "riscv,clint0";
	    reg = <0x0 0x02000000 0x0 0x10000>;
	    interrupts-extended = <0x02 0x03 0x02 0x07>;
	};

        uart0: uart@10000000 {
            compatible = "ns16550a";
            reg = <0x0 0x10000000 0x0 0x1000>;
            interrupt-parent = <&plic0>;
            interrupts = <1>;
            clock-frequency = <0x1312d00>;
            fifo-size = <0x10>;
	    status = "okay";
        };
    };

    cpus {
        #address-cells = <1>;
        #size-cells = <0>;
	timebase-frequency = <10000000>;

        CPU0: cpu@0 {
            device_type = "cpu";
            compatible = "riscv";
            reg = <0>;
            status = "okay";
      	    riscv,isa = "rv64ima_zicsr_zifencei";
	    phandle = <0x01>;	

	    interrupt-controller {
		#interrupt-cells = <1>;
		interrupt-controller;
		compatible = "riscv,cpu-intc";
		phandle = <0x02>;
	    };
        };
    };
};
