============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:23:08 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[13]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1890         -  
      Drv Adjust:+       0         0  
         Arrival:=    1890            
                                      
   Required Time:=    1890            
       Data Path:-    1890            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1890            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[13]                                                   -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g3846/X                                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g202/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 11.1    49    67     395    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g183__205/Y  -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    49    64     459    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g181__204/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    56    61     520    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g179__2346/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     571    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g124__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     628    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g122__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     678    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g124__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     735    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g122__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     785    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g124__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     842    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g122__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     892    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g124__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     949    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g122__6161/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     999    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1056    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1106    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g124__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1163    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g122__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1213    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g124__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1270    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g122__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1320    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g122__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1377    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g120__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 16.5    46    58    1434    (-,-) 
  g3899/Y                                                 -       A->Y  R     sky130_fd_sc_hd__clkinv_2      3 10.9    46    59    1493    (-,-) 
  g3901/Y                                                 -       B->Y  F     sky130_fd_sc_hd__nand2_2       1  5.5    35    52    1544    (-,-) 
  g46/Y                                                   -       B->Y  R     sky130_fd_sc_hd__nand2_2       3 11.9    81    85    1629    (-,-) 
  g16/Y                                                   -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  9.7    78    95    1724    (-,-) 
  g15/Y                                                   -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   166    1890    (-,-) 
  Cout                                                    -       -     R     (port)                         -    -     -     0    1890    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

