Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Wed Dec 14 16:56:05 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         70          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               12          
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.670      -53.706                     12                  977        0.015        0.000                      0                  977        3.000        0.000                       0                   239  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clock/inner/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock     {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock     {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/inner/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_AudioClock          76.424        0.000                      0                   65        0.117        0.000                      0                   65       40.190        0.000                       0                    35  
  clkfbout_AudioClock                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                    -4.670      -53.706                     12                  912        0.015        0.000                      0                  912        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_AudioClock                       
(none)               clkfbout_AudioClock                       
(none)               sys_clk_pin                               
(none)                                    clk_out1_AudioClock  
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/inner/inst/clk_in1
  To Clock:  clock/inner/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/inner/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inner/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       76.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.424ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.993ns (45.890%)  route 2.350ns (54.110%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism              0.119    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    82.335    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.424    

Slack (MET) :             76.424ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.993ns (45.890%)  route 2.350ns (54.110%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.119    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    82.335    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.424    

Slack (MET) :             76.424ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.993ns (45.890%)  route 2.350ns (54.110%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.119    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    82.335    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.424    

Slack (MET) :             76.424ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.993ns (45.890%)  route 2.350ns (54.110%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     5.910    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.119    82.948    
                         clock uncertainty           -0.184    82.764    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    82.335    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.335    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                 76.424    

Slack (MET) :             76.540ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.993ns (47.428%)  route 2.209ns (52.572%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     5.770    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.094    82.923    
                         clock uncertainty           -0.184    82.739    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    82.310    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.310    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                 76.540    

Slack (MET) :             76.540ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.993ns (47.428%)  route 2.209ns (52.572%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     5.770    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.094    82.923    
                         clock uncertainty           -0.184    82.739    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    82.310    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.310    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                 76.540    

Slack (MET) :             76.540ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.993ns (47.428%)  route 2.209ns (52.572%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     5.770    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism              0.094    82.923    
                         clock uncertainty           -0.184    82.739    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    82.310    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.310    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                 76.540    

Slack (MET) :             76.540ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.993ns (47.428%)  route 2.209ns (52.572%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     5.770    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism              0.094    82.923    
                         clock uncertainty           -0.184    82.739    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    82.310    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.310    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                 76.540    

Slack (MET) :             76.570ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.993ns (47.753%)  route 2.181ns (52.247%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.949     5.741    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 76.570    

Slack (MET) :             76.570ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.993ns (47.753%)  route 2.181ns (52.247%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.421     4.493    clock/counter1_carry__3_n_7
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.299     4.792 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.949     5.741    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 76.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.055 r  clock/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    clock/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[28]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.066 r  clock/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.066    clock/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[30]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.091 r  clock/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[29]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.091 r  clock/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[31]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.175     0.905    clock/wireSCLK
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.950 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     0.950    clock/regSCLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/C
                         clock pessimism             -0.269     0.566    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     0.686    clock/regSCLK_reg
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563     0.565    clock/MCLK
    SLICE_X36Y45         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.838    clock/counter_reg[10]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.949 r  clock/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    clock/counter_reg[8]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.834    clock/MCLK
    SLICE_X36Y45         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     0.670    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563     0.565    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.838    clock/counter_reg[6]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.949 r  clock/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.949    clock/counter_reg[4]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.834    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     0.670    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563     0.565    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.839    clock/counter_reg[14]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.950 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.950    clock/counter_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.834    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     0.670    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[18]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.951 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.951    clock/counter_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     0.671    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[22]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.951 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.951    clock/counter_reg[20]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     0.671    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clock/inner/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y43     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y45     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y45     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y46     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y46     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y46     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y46     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y47     clock/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y43     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y43     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y43     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y43     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y45     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -4.670ns,  Total Violation      -53.706ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.630ns  (logic 8.265ns (56.492%)  route 6.365ns (43.508%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.743    19.357    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.373    19.730 r  rom/address[6]_i_1/O
                         net (fo=1, routed)           0.000    19.730    rom/addressCounter3[6]
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.434    14.806    rom/CLK_100MHZ
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[6]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    15.060    rom/address_reg[6]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -19.730    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.602ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.564ns  (logic 8.265ns (56.748%)  route 6.299ns (43.252%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.677    19.291    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.373    19.664 r  rom/address[9]_i_1/O
                         net (fo=1, routed)           0.000    19.664    rom/addressCounter3[9]
    SLICE_X37Y28         FDRE                                         r  rom/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.436    14.808    rom/CLK_100MHZ
    SLICE_X37Y28         FDRE                                         r  rom/address_reg[9]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.031    15.062    rom/address_reg[9]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -19.664    
  -------------------------------------------------------------------
                         slack                                 -4.602    

Slack (VIOLATED) :        -4.553ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.512ns  (logic 8.265ns (56.951%)  route 6.247ns (43.049%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.625    19.239    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.373    19.612 r  rom/address[7]_i_1/O
                         net (fo=1, routed)           0.000    19.612    rom/addressCounter3[7]
    SLICE_X36Y26         FDRE                                         r  rom/address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.433    14.805    rom/CLK_100MHZ
    SLICE_X36Y26         FDRE                                         r  rom/address_reg[7]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)        0.031    15.059    rom/address_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -19.612    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.545ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 8.265ns (56.980%)  route 6.240ns (43.020%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.618    19.232    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.373    19.605 r  rom/address[8]_i_1/O
                         net (fo=1, routed)           0.000    19.605    rom/addressCounter3[8]
    SLICE_X37Y26         FDRE                                         r  rom/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.433    14.805    rom/CLK_100MHZ
    SLICE_X37Y26         FDRE                                         r  rom/address_reg[8]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.031    15.059    rom/address_reg[8]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -19.605    
  -------------------------------------------------------------------
                         slack                                 -4.545    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.489ns  (logic 8.265ns (57.044%)  route 6.224ns (42.956%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.602    19.216    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    19.589 r  rom/address[5]_i_1/O
                         net (fo=1, routed)           0.000    19.589    rom/addressCounter3[5]
    SLICE_X39Y26         FDRE                                         r  rom/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.433    14.805    rom/CLK_100MHZ
    SLICE_X39Y26         FDRE                                         r  rom/address_reg[5]/C
                         clock pessimism              0.259    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X39Y26         FDRE (Setup_fdre_C_D)        0.029    15.057    rom/address_reg[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -19.589    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.487ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.446ns  (logic 8.265ns (57.214%)  route 6.181ns (42.786%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.559    19.173    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.373    19.546 r  rom/address[11]_i_1/O
                         net (fo=1, routed)           0.000    19.546    rom/addressCounter3[11]
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.434    14.806    rom/CLK_100MHZ
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[11]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.029    15.058    rom/address_reg[11]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -19.546    
  -------------------------------------------------------------------
                         slack                                 -4.487    

Slack (VIOLATED) :        -4.482ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.443ns  (logic 8.265ns (57.226%)  route 6.178ns (42.774%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.556    19.170    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.373    19.543 r  rom/address[12]_i_1/O
                         net (fo=1, routed)           0.000    19.543    rom/addressCounter3[12]
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.434    14.806    rom/CLK_100MHZ
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[12]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    15.060    rom/address_reg[12]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -19.543    
  -------------------------------------------------------------------
                         slack                                 -4.482    

Slack (VIOLATED) :        -4.474ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.455ns  (logic 8.265ns (57.179%)  route 6.190ns (42.821%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.568    19.182    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.555 r  rom/address[10]_i_1/O
                         net (fo=1, routed)           0.000    19.555    rom/addressCounter3[10]
    SLICE_X40Y31         FDRE                                         r  rom/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.440    14.812    rom/CLK_100MHZ
    SLICE_X40Y31         FDRE                                         r  rom/address_reg[10]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.031    15.080    rom/address_reg[10]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -19.555    
  -------------------------------------------------------------------
                         slack                                 -4.474    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.387ns  (logic 8.265ns (57.447%)  route 6.122ns (42.553%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.500    19.114    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.487 r  rom/address[13]_i_1/O
                         net (fo=1, routed)           0.000    19.487    rom/addressCounter3[13]
    SLICE_X37Y31         FDRE                                         r  rom/address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.810    rom/CLK_100MHZ
    SLICE_X37Y31         FDRE                                         r  rom/address_reg[13]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031    15.064    rom/address_reg[13]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.327ns  (required time - arrival time)
  Source:                 rom/address_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 8.265ns (57.831%)  route 6.027ns (42.169%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.548     5.100    rom/CLK_100MHZ
    SLICE_X43Y25         FDRE                                         r  rom/address_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.556 r  rom/address_reg[0]_replica/Q
                         net (fo=24, routed)          0.410     5.965    rom/addra[0]_repN
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.545 r  rom/addressCounter3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.545    rom/addressCounter3_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.879 r  rom/addressCounter3_carry__0/O[1]
                         net (fo=23, routed)          0.735     7.615    rom/addressCounter3_carry__0_n_6
    SLICE_X39Y26         LUT3 (Prop_lut3_I0_O)        0.303     7.918 r  rom/i___0_carry__1_i_3/O
                         net (fo=1, routed)           0.698     8.615    rom/i___0_carry__1_i_3_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     9.162 r  rom/addressCounter3_inferred__0/i___0_carry__1/O[2]
                         net (fo=4, routed)           0.463     9.626    rom/addressCounter3_inferred__0/i___0_carry__1_n_5
    SLICE_X47Y27         LUT3 (Prop_lut3_I1_O)        0.301     9.927 f  rom/i___120_carry__1_i_11/O
                         net (fo=3, routed)           0.420    10.347    rom/i___120_carry__1_i_11_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I3_O)        0.124    10.471 r  rom/i___120_carry__1_i_3/O
                         net (fo=1, routed)           0.625    11.095    rom/i___120_carry__1_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.602 r  rom/addressCounter3_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.602    rom/addressCounter3_inferred__0/i___120_carry__1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.716 r  rom/addressCounter3_inferred__0/i___120_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.716    rom/addressCounter3_inferred__0/i___120_carry__2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  rom/addressCounter3_inferred__0/i___120_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.830    rom/addressCounter3_inferred__0/i___120_carry__3_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  rom/addressCounter3_inferred__0/i___120_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.944    rom/addressCounter3_inferred__0/i___120_carry__4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.278 r  rom/addressCounter3_inferred__0/i___120_carry__5/O[1]
                         net (fo=10, routed)          0.660    12.938    rom/addressCounter3_inferred__0/i___120_carry__5_n_6
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    13.754 r  rom/addressCounter3_inferred__0/i___197_carry/CO[3]
                         net (fo=1, routed)           0.000    13.754    rom/addressCounter3_inferred__0/i___197_carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  rom/addressCounter3_inferred__0/i___197_carry__0/O[1]
                         net (fo=1, routed)           0.555    14.633    rom/addressCounter3_inferred__0/i___197_carry__0_n_6
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.306    14.939 r  rom/i___231_carry_i_2/O
                         net (fo=1, routed)           0.000    14.939    rom/i___231_carry_i_2_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.337 r  rom/addressCounter3_inferred__0/i___231_carry/CO[3]
                         net (fo=1, routed)           0.000    15.337    rom/addressCounter3_inferred__0/i___231_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.559 r  rom/addressCounter3_inferred__0/i___231_carry__0/O[0]
                         net (fo=1, routed)           0.609    16.168    rom/addressCounter3_inferred__0/i___231_carry__0_n_7
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.299    16.467 r  rom/i___255_carry__2_i_3/O
                         net (fo=1, routed)           0.000    16.467    rom/i___255_carry__2_i_3_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.045 f  rom/addressCounter3_inferred__0/i___255_carry__2/O[2]
                         net (fo=2, routed)           0.447    17.492    rom/addressCounter3_inferred__0/i___255_carry__2_n_5
    SLICE_X39Y30         LUT1 (Prop_lut1_I0_O)        0.301    17.793 r  rom/i___302_carry__1_i_1/O
                         net (fo=1, routed)           0.000    17.793    rom/i___302_carry__1_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.343 r  rom/addressCounter3_inferred__0/i___302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.343    rom/addressCounter3_inferred__0/i___302_carry__1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.614 r  rom/addressCounter3_inferred__0/i___302_carry__2/CO[0]
                         net (fo=12, routed)          0.405    19.018    rom/addressCounter3_inferred__0/i___302_carry__2_n_3
    SLICE_X36Y31         LUT3 (Prop_lut3_I1_O)        0.373    19.391 r  rom/address[16]_i_1/O
                         net (fo=1, routed)           0.000    19.391    rom/addressCounter3[16]
    SLICE_X36Y31         FDRE                                         r  rom/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.438    14.810    rom/CLK_100MHZ
    SLICE_X36Y31         FDRE                                         r  rom/address_reg[16]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031    15.064    rom/address_reg[16]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 -4.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rom/address_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.926%)  route 0.364ns (72.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/CLK_100MHZ
    SLICE_X49Y42         FDRE                                         r  rom/address_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/address_reg[0]_replica_1/Q
                         net (fo=17, routed)          0.364     1.985    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[0]_repN_1_alias
    RAMB18_X1Y20         RAMB18E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.874     2.032    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.245     1.788    
    RAMB18_X1Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.971    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rom/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.560     1.473    rom/CLK_100MHZ
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[1]/Q
                         net (fo=3, routed)           0.156     1.771    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.869     2.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.713    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rom/address_reg[0]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.692%)  route 0.168ns (54.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.565     1.478    rom/CLK_100MHZ
    SLICE_X57Y16         FDRE                                         r  rom/address_reg[0]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rom/address_reg[0]_replica_5/Q
                         net (fo=4, routed)           0.168     1.787    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]_repN_5_alias
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.030    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.716    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rom/address_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.544%)  route 0.169ns (54.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.565     1.478    rom/CLK_100MHZ
    SLICE_X57Y16         FDRE                                         r  rom/address_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rom/address_reg[2]_replica_4/Q
                         net (fo=4, routed)           0.169     1.788    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[2]_repN_4_alias
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.030    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.716    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rom/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.774%)  route 0.289ns (67.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.555     1.468    rom/CLK_100MHZ
    SLICE_X39Y27         FDRE                                         r  rom/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  rom/address_reg[12]/Q
                         net (fo=51, routed)          0.289     1.899    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X32Y30         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.824     1.982    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y30         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.066     1.798    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rom/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.653%)  route 0.215ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.557     1.470    rom/CLK_100MHZ
    SLICE_X57Y25         FDRE                                         r  rom/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  rom/address_reg[2]/Q
                         net (fo=3, routed)           0.215     1.826    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.869     2.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.713    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rom/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.653%)  route 0.215ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.560     1.473    rom/CLK_100MHZ
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/address_reg[3]/Q
                         net (fo=3, routed)           0.215     1.829    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.869     2.027    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.713    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rom/address_reg[0]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.076%)  route 0.220ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.563     1.476    rom/CLK_100MHZ
    SLICE_X48Y16         FDRE                                         r  rom/address_reg[0]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rom/address_reg[0]_replica_7/Q
                         net (fo=3, routed)           0.220     1.837    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]_repN_7_alias
    RAMB36_X1Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.875     2.033    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.535    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.718    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rom/address_reg[4]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.974%)  route 0.221ns (61.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.563     1.476    rom/CLK_100MHZ
    SLICE_X57Y18         FDRE                                         r  rom/address_reg[4]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  rom/address_reg[4]_replica_3/Q
                         net (fo=4, routed)           0.221     1.838    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[4]_repN_3_alias
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.030    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.716    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rom/address_reg[4]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.267%)  route 0.218ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.559     1.472    rom/CLK_100MHZ
    SLICE_X48Y20         FDRE                                         r  rom/address_reg[4]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rom/address_reg[4]_replica_6/Q
                         net (fo=5, routed)           0.218     1.831    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[4]_repN_6_alias
    RAMB36_X1Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.865     2.023    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.525    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.708    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y25  rom/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y25  rom/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y25  rom/address_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y25  rom/address_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42  rom/address_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42  rom/address_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y55   rom/address_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y55   rom/address_reg[0]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56  rom/address_reg[0]_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56  rom/address_reg[0]_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y25  rom/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y25  rom/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y25  rom/address_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y25  rom/address_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42  rom/address_reg[0]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42  rom/address_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y55   rom/address_reg[0]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y55   rom/address_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56  rom/address_reg[0]_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y56  rom/address_reg[0]_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.469ns  (logic 5.135ns (38.127%)  route 8.334ns (61.873%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          2.856     9.925    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.469 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.469    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.598ns  (logic 5.008ns (39.752%)  route 7.590ns (60.248%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           7.590     9.057    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    12.598 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.598    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.340ns (47.713%)  route 4.756ns (52.287%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           0.826     1.282    clock/SCLK
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.116     1.398 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.930     5.328    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768     9.096 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.096    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.025ns (49.077%)  route 4.176ns (50.923%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           4.176     4.632    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     8.201 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     8.201    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.979ns  (logic 4.002ns (50.159%)  route 3.977ns (49.841%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.977     4.433    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.979 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.979    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 1.619ns (20.896%)  route 6.128ns (79.104%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=9, routed)           6.128     7.595    transmitter/LED1_OBUF
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.152     7.747 r  transmitter/FSM_sequential_currState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.747    transmitter/FSM_sequential_currState[1]_i_1__0_n_0
    SLICE_X44Y38         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 1.591ns (20.609%)  route 6.128ns (79.391%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           6.128     7.595    transmitter/LED1_OBUF
    SLICE_X44Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.719 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.719    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.320ns (48.349%)  route 3.547ns (51.651%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[1]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[1]/Q
                         net (fo=1, routed)           0.521     1.039    transmitter/bitCounter_reg_n_0_[1]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.676 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    transmitter/regREADY2_carry_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    transmitter/regREADY2_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.910 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.910    transmitter/regREADY2_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.027 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.027    transmitter/regREADY2_carry__2_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.144 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.144    transmitter/regREADY2_carry__3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.261 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.261    transmitter/regREADY2_carry__4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.378 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.378    transmitter/regREADY2_carry__5_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.715 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           1.246     3.961    transmitter/in8[30]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.306     4.267 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.267    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.758 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           1.184     5.943    transmitter/regLRCK0_carry__2_n_2
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.329     6.272 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.595     6.867    transmitter/regLRCK_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.320ns (52.876%)  route 2.959ns (47.124%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[1]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[1]/Q
                         net (fo=1, routed)           0.521     1.039    transmitter/bitCounter_reg_n_0_[1]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.676 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    transmitter/regREADY2_carry_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    transmitter/regREADY2_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.910 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.910    transmitter/regREADY2_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.027 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.027    transmitter/regREADY2_carry__2_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.144 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.144    transmitter/regREADY2_carry__3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.261 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.261    transmitter/regREADY2_carry__4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.378 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.378    transmitter/regREADY2_carry__5_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.715 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           1.246     3.961    transmitter/in8[30]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.306     4.267 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.267    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.758 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           1.192     5.950    transmitter/regLRCK0_carry__2_n_2
    SLICE_X40Y39         LUT3 (Prop_lut3_I1_O)        0.329     6.279 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     6.279    transmitter/regLRCK
    SLICE_X40Y39         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.066ns (51.153%)  route 2.928ns (48.847%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[1]/C
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/bitCounter_reg[1]/Q
                         net (fo=1, routed)           0.521     1.039    transmitter/bitCounter_reg_n_0_[1]
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.676 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    transmitter/regREADY2_carry_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    transmitter/regREADY2_carry__0_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.910 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.910    transmitter/regREADY2_carry__1_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.027 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.027    transmitter/regREADY2_carry__2_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.144 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.144    transmitter/regREADY2_carry__3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.261 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.261    transmitter/regREADY2_carry__4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.598 f  transmitter/regREADY2_carry__5/O[1]
                         net (fo=4, routed)           0.986     3.584    transmitter/in8[26]
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.306     3.890 r  transmitter/regREADY1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.890    transmitter/regREADY1_carry__2_i_3_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.423 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.421     5.844    transmitter/regREADY1_carry__2_n_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.150     5.994 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     5.994    transmitter/regREADY_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE                         0.000     0.000 r  transmitter/regTX_reg[16]/C
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[16]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[16]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.098     0.312 r  transmitter/regTX[17]_i_1/O
                         net (fo=1, routed)           0.000     0.312    transmitter/regTX[17]
    SLICE_X49Y38         FDRE                                         r  transmitter/regTX_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/FSM_sequential_currState_reg[0]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regSDIN_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.447%)  route 0.176ns (55.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  transmitter/FSM_sequential_currState_reg[0]_inv/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/FSM_sequential_currState_reg[0]_inv/Q
                         net (fo=41, routed)          0.176     0.317    transmitter/currState[0]
    SLICE_X43Y38         FDRE                                         r  transmitter/regSDIN_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[29]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[29]/Q
                         net (fo=1, routed)           0.086     0.214    transmitter/regTX_reg_n_0_[29]
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.104     0.318 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     0.318    transmitter/regTX[30]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[14]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[14]/Q
                         net (fo=1, routed)           0.138     0.279    transmitter/regTX_reg_n_0_[14]
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.324 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000     0.324    transmitter/regTX[15]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE                         0.000     0.000 r  transmitter/regTX_reg[4]/C
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regTX_reg[4]/Q
                         net (fo=1, routed)           0.093     0.241    transmitter/regTX_reg_n_0_[4]
    SLICE_X50Y38         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[5]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[11]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[11]/Q
                         net (fo=1, routed)           0.135     0.299    transmitter/regTX_reg_n_0_[11]
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[12]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[12]/C
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[12]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[12]
    SLICE_X51Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[13]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[24]/C
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[24]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[24]
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     0.344    transmitter/regTX[25]
    SLICE_X49Y36         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[0]/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  transmitter/bitCounter_reg[0]/Q
                         net (fo=4, routed)           0.180     0.321    transmitter/bitCounter_reg_n_0_[0]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  transmitter/bitCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    transmitter/in8__0[0]
    SLICE_X39Y32         FDRE                                         r  transmitter/bitCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE                         0.000     0.000 r  transmitter/regTX_reg[10]/C
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/regTX_reg[10]/Q
                         net (fo=1, routed)           0.163     0.327    transmitter/regTX_reg_n_0_[10]
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.372 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000     0.372    transmitter/regTX[11]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.624ns (44.114%)  route 4.591ns (55.886%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577    42.268    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    38.935 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    40.596    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.692 f  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          2.930    43.622    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    47.150 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.150    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.897ns  (logic 4.434ns (49.837%)  route 4.463ns (50.163%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.566     1.568    clock/MCLK
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     2.086 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.533     2.620    clock/wireSCLK
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.148     2.768 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.930     6.698    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768    10.466 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.466    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.255ns (50.413%)  route 1.234ns (49.587%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.748     0.750    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     1.979 r  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    MCLK
    G13                                                               r  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.063ns  (logic 1.538ns (50.204%)  route 1.525ns (49.796%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.175     0.905    clock/wireSCLK
    SLICE_X38Y48         LUT2 (Prop_lut2_I0_O)        0.043     0.948 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.350     2.298    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.331     3.629 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.629    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.577    26.577    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    23.245 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    24.906    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    26.577    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.566ns  (logic 1.308ns (17.287%)  route 6.258ns (82.713%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.695     9.330    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.454 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.454    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.671 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.826    11.497    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.299    11.796 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.737    12.533    transmitter/douta[13]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.150    12.683 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000    12.683    transmitter/regTX[29]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.540ns  (logic 1.282ns (17.002%)  route 6.258ns (82.998%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.695     9.330    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.454 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.454    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_10_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.671 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.826    11.497    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.299    11.796 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.737    12.533    transmitter/douta[13]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.657 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000    12.657    transmitter/regTX[13]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 1.308ns (17.654%)  route 6.101ns (82.346%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.881     9.515    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.639 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.639    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.856 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.392    11.249    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.299    11.548 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.828    12.376    transmitter/douta[11]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.150    12.526 r  transmitter/regTX[27]_i_1/O
                         net (fo=1, routed)           0.000    12.526    transmitter/regTX[27]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 1.282ns (17.364%)  route 6.101ns (82.636%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.881     9.515    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.639 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.639    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_10_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.856 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.392    11.249    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.299    11.548 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=2, routed)           0.828    12.376    transmitter/douta[11]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.500 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000    12.500    transmitter/regTX[11]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 1.328ns (17.992%)  route 6.053ns (82.008%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.701     9.336    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.460    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_9_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.698 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.779    11.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.298    11.775 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.573    12.348    transmitter/douta[9]
    SLICE_X49Y36         LUT4 (Prop_lut4_I0_O)        0.150    12.498 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000    12.498    transmitter/regTX[9]
    SLICE_X49Y36         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 1.302ns (17.702%)  route 6.053ns (82.298%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.701     9.336    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.460    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_9_n_0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     9.698 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.779    11.477    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.298    11.775 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=2, routed)           0.573    12.348    transmitter/douta[9]
    SLICE_X49Y36         LUT4 (Prop_lut4_I0_O)        0.124    12.472 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000    12.472    transmitter/regTX[25]
    SLICE_X49Y36         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 1.307ns (17.986%)  route 5.960ns (82.014%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.871     9.506    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.630    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.847 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.317    11.164    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.299    11.463 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.771    12.235    transmitter/douta[7]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.149    12.384 r  transmitter/regTX[7]_i_1/O
                         net (fo=1, routed)           0.000    12.384    transmitter/regTX[7]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 1.331ns (18.325%)  route 5.932ns (81.675%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.516     9.151    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.275 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.275    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     9.513 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.456    10.969    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.298    11.267 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.960    12.227    transmitter/douta[15]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.153    12.380 r  transmitter/regTX[31]_i_1/O
                         net (fo=1, routed)           0.000    12.380    transmitter/regTX[31]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 1.282ns (17.703%)  route 5.960ns (82.297%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.871     9.506    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.630 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.630    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     9.847 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.317    11.164    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_4_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.299    11.463 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=2, routed)           0.771    12.235    transmitter/douta[7]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.359 r  transmitter/regTX[23]_i_1/O
                         net (fo=1, routed)           0.000    12.359    transmitter/regTX[23]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 1.302ns (17.997%)  route 5.932ns (82.003%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.565     5.117    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=69, routed)          3.516     9.151    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.275 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.275    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_9_n_0
    SLICE_X48Y11         MUXF7 (Prop_muxf7_I0_O)      0.238     9.513 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           1.456    10.969    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.298    11.267 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           0.960    12.227    transmitter/douta[15]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.351 r  transmitter/regTX[15]_i_1/O
                         net (fo=1, routed)           0.000    12.351    transmitter/regTX[15]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.231ns (34.290%)  route 0.443ns (65.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.241     1.862    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.202     2.109    transmitter/douta[10]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.045     2.154 r  transmitter/regTX[10]_i_1/O
                         net (fo=1, routed)           0.000     2.154    transmitter/regTX[10]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.232ns (34.387%)  route 0.443ns (65.613%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.241     1.862    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=2, routed)           0.202     2.109    transmitter/douta[10]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.046     2.155 r  transmitter/regTX[26]_i_1/O
                         net (fo=1, routed)           0.000     2.155    transmitter/regTX[26]
    SLICE_X50Y37         FDRE                                         r  transmitter/regTX_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.231ns (33.709%)  route 0.454ns (66.291%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.243     1.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.212     2.121    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.045     2.166 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     2.166    transmitter/regTX[19]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.234ns (33.998%)  route 0.454ns (66.002%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.243     1.864    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X48Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.909 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=2, routed)           0.212     2.121    transmitter/douta[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.048     2.169 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     2.169    transmitter/regTX[3]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.231ns (32.057%)  route 0.490ns (67.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.240     1.861    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.250     2.156    transmitter/douta[13]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.045     2.201 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     2.201    transmitter/regTX[13]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.231ns (32.057%)  route 0.490ns (67.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.240     1.861    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=2, routed)           0.250     2.156    transmitter/douta[13]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.045     2.201 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     2.201    transmitter/regTX[29]
    SLICE_X51Y37         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.295ns (40.508%)  route 0.433ns (59.492%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.248     1.870    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.043     1.913 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.185     2.098    transmitter/douta[6]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.111     2.209 r  transmitter/regTX[22]_i_1/O
                         net (fo=1, routed)           0.000     2.209    transmitter/regTX[22]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.298ns (40.752%)  route 0.433ns (59.248%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.248     1.870    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.043     1.913 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=2, routed)           0.185     2.098    transmitter/douta[6]
    SLICE_X50Y38         LUT4 (Prop_lut4_I0_O)        0.114     2.212 r  transmitter/regTX[6]_i_1/O
                         net (fo=1, routed)           0.000     2.212    transmitter/regTX[6]
    SLICE_X50Y38         FDRE                                         r  transmitter/regTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.230ns (31.252%)  route 0.506ns (68.748%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.316     1.937    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.982 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.190     2.172    transmitter/douta[2]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.044     2.216 r  transmitter/regTX[2]_i_1/O
                         net (fo=1, routed)           0.000     2.216    transmitter/regTX[2]
    SLICE_X49Y38         FDRE                                         r  transmitter/regTX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.231ns (31.345%)  route 0.506ns (68.655%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.567     1.480    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y40         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.316     1.937    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.982 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=2, routed)           0.190     2.172    transmitter/douta[2]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.045     2.217 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     2.217    transmitter/regTX[18]
    SLICE_X49Y38         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.591ns (20.931%)  route 6.010ns (79.069%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     7.600    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.591ns (20.931%)  route 6.010ns (79.069%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     7.600    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.591ns (20.931%)  route 6.010ns (79.069%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     7.600    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.600ns  (logic 1.591ns (20.931%)  route 6.010ns (79.069%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.118     7.600    clock/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y43         FDRE                                         r  clock/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.591ns (21.326%)  route 5.869ns (78.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     7.460    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.591ns (21.326%)  route 5.869ns (78.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     7.460    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.591ns (21.326%)  route 5.869ns (78.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     7.460    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.591ns (21.326%)  route 5.869ns (78.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.977     7.460    clock/counter[0]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y44         FDRE                                         r  clock/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.591ns (21.408%)  route 5.840ns (78.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.949     7.431    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 1.591ns (21.408%)  route 5.840ns (78.592%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           4.891     6.358    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.949     7.431    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.584ns  (logic 0.280ns (10.827%)  route 2.304ns (89.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.584    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.584ns  (logic 0.280ns (10.827%)  route 2.304ns (89.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.584    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.584ns  (logic 0.280ns (10.827%)  route 2.304ns (89.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.584    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.584ns  (logic 0.280ns (10.827%)  route 2.304ns (89.173%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.584    clock/counter[0]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.588ns  (logic 0.280ns (10.813%)  route 2.308ns (89.187%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.308     2.543    clock/LED1_OBUF
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.588 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.588    clock/regSCLK_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X38Y48         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.280ns (10.796%)  route 2.312ns (89.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.592    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.280ns (10.796%)  route 2.312ns (89.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.592    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.280ns (10.796%)  route 2.312ns (89.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.592    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.592ns  (logic 0.280ns (10.796%)  route 2.312ns (89.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.592    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833     0.835    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.657ns  (logic 0.280ns (10.531%)  route 2.377ns (89.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           2.106     2.341    clock/LED1_OBUF
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.386 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.271     2.657    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832     0.834    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[0]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.913ns  (logic 1.591ns (13.354%)  route 10.322ns (86.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.845    11.913    rom/LED0_OBUF
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[0]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437     4.808    rom/CLK_100MHZ
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[0]_replica_2/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[1]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.913ns  (logic 1.591ns (13.354%)  route 10.322ns (86.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.845    11.913    rom/LED0_OBUF
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[1]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437     4.808    rom/CLK_100MHZ
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[1]_replica_1/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[2]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.913ns  (logic 1.591ns (13.354%)  route 10.322ns (86.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.845    11.913    rom/LED0_OBUF
    SLICE_X9Y55          FDRE                                         r  rom/address_reg[2]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437     4.808    rom/CLK_100MHZ
    SLICE_X9Y55          FDRE                                         r  rom/address_reg[2]_replica_1/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[3]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.913ns  (logic 1.591ns (13.354%)  route 10.322ns (86.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.845    11.913    rom/LED0_OBUF
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[3]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437     4.808    rom/CLK_100MHZ
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[3]_replica_2/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[4]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.913ns  (logic 1.591ns (13.354%)  route 10.322ns (86.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.845    11.913    rom/LED0_OBUF
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[4]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.437     4.808    rom/CLK_100MHZ
    SLICE_X8Y55          FDRE                                         r  rom/address_reg[4]_replica_1/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.703ns  (logic 1.591ns (13.593%)  route 10.112ns (86.407%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.635    11.703    rom/LED0_OBUF
    SLICE_X57Y28         FDRE                                         r  rom/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.444     4.816    rom/CLK_100MHZ
    SLICE_X57Y28         FDRE                                         r  rom/address_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[0]_replica_8/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 1.591ns (13.756%)  route 9.974ns (86.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.496    11.565    rom/LED0_OBUF
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[0]_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.442     4.814    rom/CLK_100MHZ
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[0]_replica_8/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 1.591ns (13.756%)  route 9.974ns (86.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.496    11.565    rom/LED0_OBUF
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.442     4.814    rom/CLK_100MHZ
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.565ns  (logic 1.591ns (13.756%)  route 9.974ns (86.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.496    11.565    rom/LED0_OBUF
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.442     4.814    rom/CLK_100MHZ
    SLICE_X57Y27         FDRE                                         r  rom/address_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.276ns  (logic 1.591ns (14.108%)  route 9.685ns (85.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=9, routed)           5.478     6.944    clock/LED1_OBUF
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.068 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          4.207    11.276    rom/LED0_OBUF
    SLICE_X57Y25         FDRE                                         r  rom/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.439     4.811    rom/CLK_100MHZ
    SLICE_X57Y25         FDRE                                         r  rom/address_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.165%)  route 0.366ns (61.835%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.366     0.494    transformer/READY
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.098     0.592 r  transformer/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    transformer/FSM_sequential_currState[0]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  transformer/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.830     1.988    transformer/CLK_100MHZ
    SLICE_X44Y34         FDRE                                         r  transformer/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.165%)  route 0.366ns (61.835%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.366     0.494    transformer/READY
    SLICE_X44Y34         LUT5 (Prop_lut5_I2_O)        0.098     0.592 r  transformer/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.592    transformer/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  transformer/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.830     1.988    transformer/CLK_100MHZ
    SLICE_X44Y34         FDRE                                         r  transformer/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/DIN_INCREMENT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.226ns (37.580%)  route 0.375ns (62.420%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.375     0.503    transformer/READY
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.098     0.601 r  transformer/DIN_INCREMENT_i_1/O
                         net (fo=1, routed)           0.000     0.601    transformer/DIN_INCREMENT_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  transformer/DIN_INCREMENT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.830     1.988    transformer/CLK_100MHZ
    SLICE_X44Y34         FDRE                                         r  transformer/DIN_INCREMENT_reg/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.045ns (2.512%)  route 1.746ns (97.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.358     1.791    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X42Y38         FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.833     1.991    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X42Y38         FDCE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[0]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.045ns (2.432%)  route 1.805ns (97.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.417     1.850    rom/LED0_OBUF
    SLICE_X49Y42         FDRE                                         r  rom/address_reg[0]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.837     1.995    rom/CLK_100MHZ
    SLICE_X49Y42         FDRE                                         r  rom/address_reg[0]_replica_1/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[1]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.045ns (2.353%)  route 1.867ns (97.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.480     1.912    rom/LED0_OBUF
    SLICE_X48Y55         FDRE                                         r  rom/address_reg[1]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.831     1.990    rom/CLK_100MHZ
    SLICE_X48Y55         FDRE                                         r  rom/address_reg[1]_replica_2/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[4]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.045ns (2.353%)  route 1.867ns (97.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.480     1.912    rom/LED0_OBUF
    SLICE_X48Y55         FDRE                                         r  rom/address_reg[4]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.831     1.990    rom/CLK_100MHZ
    SLICE_X48Y55         FDRE                                         r  rom/address_reg[4]_replica_2/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[2]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.294%)  route 1.916ns (97.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.529     1.961    rom/LED0_OBUF
    SLICE_X48Y57         FDRE                                         r  rom/address_reg[2]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.831     1.989    rom/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  rom/address_reg[2]_replica_2/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[3]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.045ns (2.294%)  route 1.916ns (97.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.529     1.961    rom/LED0_OBUF
    SLICE_X48Y57         FDRE                                         r  rom/address_reg[3]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.831     1.989    rom/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  rom/address_reg[3]_replica_1/C

Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rom/address_reg[0]_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.045ns (2.220%)  route 1.982ns (97.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clock/inner/inst/mmcm_adv_inst/LOCKED
                         net (fo=6, routed)           1.388     1.388    clock/locked
    SLICE_X46Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.433 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=56, routed)          0.594     2.027    rom/LED0_OBUF
    SLICE_X48Y56         FDRE                                         r  rom/address_reg[0]_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.831     1.990    rom/CLK_100MHZ
    SLICE_X48Y56         FDRE                                         r  rom/address_reg[0]_replica_3/C





