Library ieee;
use ieee.std_logic_1164.all;

entity RAM_top is 
	port( D:					IN STD_LOGIC_VECTOR(31 downto 0);
			address:			IN STD_LOGIC_VECTOR(7 downto 0);
			clock, reset: 	IN STD_LOGIC;
			wren: 			IN STD_LOGIC;
			Q: 				OUT STD_LOGIC_VECTOR(31 downto 0));
end entity RAM_top;


architecture RAM_top_arch of RAM_top is
signal data_to_memory 	: STD_LOGIC_VECTOR(31 downto 0);
signal address				: STD_LOGIC_VECTOR(7 downto 0);
signal clock				: STD_LOGIC := '1';
signal reset, wren: 		: STD_LOGIC;

component mem1
	port(	address		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			clock		: IN STD_LOGIC  := '1';
			data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			wren		: IN STD_LOGIC ;
			q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
end component;

begin
DUT1: mem1 port map (address, clock, data_to_memory, wren, q);

end RAM_top_arch;