<stg><name>conv2d_layer</name>


<trans_list>

<trans id="2164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="12" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="142" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="159" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:3 %padded_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_0_0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:4 %padded_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_0_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:5 %padded_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_0_2"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:6 %padded_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_0_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:7 %padded_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_1_0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:8 %padded_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_1_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:9 %padded_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_1_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:10 %padded_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_1_3"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:11 %padded_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_2_0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:12 %padded_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_2_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:13 %padded_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_2_2"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:14 %padded_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_2_3"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:15 %padded_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_3_0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:16 %padded_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_3_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:17 %padded_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_3_2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:18 %padded_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="padded_3_3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln13 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i11, void, i11 %empty_45, void %memset.loop.split255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop:2 %exitcond4211 = icmp_eq  i11 %empty, i11

]]></Node>
<StgValue><ssdm name="exitcond4211"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop:4 %empty_45 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond4211, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:0 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:1 %p_cast3 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:2 %p_cast6 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11">
<![CDATA[
memset.loop.split:3 %empty_46 = trunc i11 %empty

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
memset.loop.split:4 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp, i3 %empty_46

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="6">
<![CDATA[
memset.loop.split:5 %tmp_5_cast = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:6 %padded_0_0_addr = getelementptr i32 %padded_0_0, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_0_0_addr"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %padded_0_1_addr = getelementptr i32 %padded_0_1, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_0_1_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %padded_0_2_addr = getelementptr i32 %padded_0_2, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_0_2_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:9 %padded_0_3_addr = getelementptr i32 %padded_0_3, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_0_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:10 %padded_1_0_addr = getelementptr i32 %padded_1_0, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_1_0_addr"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:11 %padded_1_1_addr = getelementptr i32 %padded_1_1, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_1_1_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:12 %padded_1_2_addr = getelementptr i32 %padded_1_2, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_1_2_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:13 %padded_1_3_addr = getelementptr i32 %padded_1_3, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_1_3_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:14 %padded_2_0_addr = getelementptr i32 %padded_2_0, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_2_0_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:15 %padded_2_1_addr = getelementptr i32 %padded_2_1, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_2_1_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:16 %padded_2_2_addr = getelementptr i32 %padded_2_2, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_2_2_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:17 %padded_2_3_addr = getelementptr i32 %padded_2_3, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_2_3_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:18 %padded_3_0_addr = getelementptr i32 %padded_3_0, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_3_0_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:19 %padded_3_1_addr = getelementptr i32 %padded_3_1, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_3_1_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:20 %padded_3_2_addr = getelementptr i32 %padded_3_2, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_3_2_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:21 %padded_3_3_addr = getelementptr i32 %padded_3_3, i64, i64 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="padded_3_3_addr"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
memset.loop.split:22 %switch_ln0 = switch i2 %p_cast3, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0 %switch_ln0 = switch i2 %p_cast6, void %branch31, i2, void %branch28, i2, void %branch29, i2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0 %store_ln0 = store i32, i6 %padded_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln0 = br void %branch2535

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:0 %store_ln0 = store i32, i6 %padded_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln0 = br void %branch2535

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:0 %store_ln0 = store i32, i6 %padded_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln0 = br void %branch2535

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0 %store_ln0 = store i32, i6 %padded_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln0 = br void %branch2535

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch2535:0 %br_ln0 = br void %memset.loop.split255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1:0 %switch_ln0 = switch i2 %p_cast6, void %branch23, i2, void %branch20, i2, void %branch21, i2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0 %store_ln0 = store i32, i6 %padded_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln0 = br void %branch1444

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:0 %store_ln0 = store i32, i6 %padded_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln0 = br void %branch1444

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:0 %store_ln0 = store i32, i6 %padded_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln0 = br void %branch1444

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0 %store_ln0 = store i32, i6 %padded_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln0 = br void %branch1444

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch1444:0 %br_ln0 = br void %memset.loop.split255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch0:0 %switch_ln0 = switch i2 %p_cast6, void %branch15, i2, void %branch12, i2, void %branch13, i2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0 %store_ln0 = store i32, i6 %padded_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln0 = br void %branch0279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0 %store_ln0 = store i32, i6 %padded_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln0 = br void %branch0279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0 %store_ln0 = store i32, i6 %padded_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln0 = br void %branch0279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0 %store_ln0 = store i32, i6 %padded_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln0 = br void %branch0279

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch0279:0 %br_ln0 = br void %memset.loop.split255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0 %switch_ln0 = switch i2 %p_cast6, void %branch39, i2, void %branch36, i2, void %branch37, i2, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch38:0 %store_ln0 = store i32, i6 %padded_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln0 = br void %branch3626

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:0 %store_ln0 = store i32, i6 %padded_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln0 = br void %branch3626

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch36:0 %store_ln0 = store i32, i6 %padded_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln0 = br void %branch3626

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:0 %store_ln0 = store i32, i6 %padded_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
<literal name="p_cast6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln0 = br void %branch3626

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
<literal name="p_cast3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch3626:0 %br_ln0 = br void %memset.loop.split255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split255:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:1 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="62">
<![CDATA[
split:2 %sext_ln21 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
split:3 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln21

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="255" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="256" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="257" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="258" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="259" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
split:0 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i32 %padded_0_0, i32 %padded_0_1, i32 %padded_0_2, i32 %padded_0_3, i32 %padded_1_0, i32 %padded_1_1, i32 %padded_1_2, i32 %padded_1_3, i32 %padded_2_0, i32 %padded_2_1, i32 %padded_2_2, i32 %padded_2_3, i32 %padded_3_0, i32 %padded_3_1, i32 %padded_3_2, i32 %padded_3_3, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:4 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
split:5 %br_ln21 = br void %bb44

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
bb44:0 %indvar_flatten = phi i10, void %split, i10 %add_ln21_3, void %bb44.split263

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb44:1 %i = phi i5, void %split, i5 %select_ln21_2, void %bb44.split263

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb44:2 %j = phi i5, void %split, i5 %add_ln22, void %bb44.split263

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb44:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb44:4 %icmp_ln21 = icmp_eq  i10 %indvar_flatten, i10

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb44:5 %add_ln21_3 = add i10 %indvar_flatten, i10

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb44:6 %br_ln21 = br i1 %icmp_ln21, void %.split9, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:0 %add_ln21 = add i5, i5 %i

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:3 %icmp_ln22 = icmp_eq  i5 %j, i5

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:4 %select_ln21 = select i1 %icmp_ln22, i5, i5 %j

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:5 %select_ln21_1 = select i1 %icmp_ln22, i5, i5

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:6 %add_ln21_1 = add i5 %i, i5 %select_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:7 %trunc_ln23_1_mid2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln21_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_1_mid2"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:8 %select_ln21_2 = select i1 %icmp_ln22, i5 %add_ln21, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="5">
<![CDATA[
.split9:9 %trunc_ln21 = trunc i5 %select_ln21_2

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split9:13 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr, i1 %empty_47

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="5">
<![CDATA[
.split9:14 %trunc_ln23 = trunc i5 %select_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:15 %add_ln23 = add i5, i5 %select_ln21

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split9:16 %trunc_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln23, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split9:36 %switch_ln23 = switch i2 %trunc_ln23_1_mid2, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch6:0 %switch_ln23 = switch i2 %trunc_ln23_2, void %branch27, i2, void %branch24, i2, void %branch25, i2, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch6527:0 %br_ln23 = br void %bb44.split263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch5:0 %switch_ln23 = switch i2 %trunc_ln23_2, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch5436:0 %br_ln23 = br void %bb44.split263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch4:0 %switch_ln23 = switch i2 %trunc_ln23_2, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch4271:0 %br_ln23 = br void %bb44.split263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch7:0 %switch_ln23 = switch i2 %trunc_ln23_2, void %branch35, i2, void %branch32, i2, void %branch33, i2, void %branch34

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch7618:0 %br_ln23 = br void %bb44.split263

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb44.split263:0 %add_ln22 = add i5 %select_ln21, i5

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
bb44.split263:1 %br_ln0 = br void %bb44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_1_VITIS_LOOP_22_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:2 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9:10 %add_ln21_2 = add i3, i3 %trunc_ln21

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:12 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9:17 %add_ln23_1 = add i3, i3 %trunc_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split9:18 %tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln21_2, i3 %add_ln23_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="6">
<![CDATA[
.split9:19 %zext_ln23 = zext i6 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:20 %padded_0_0_addr_1 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:21 %padded_0_1_addr_1 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:22 %padded_0_2_addr_1 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:23 %padded_0_3_addr_1 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:24 %padded_1_0_addr_1 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:25 %padded_1_1_addr_1 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:26 %padded_1_2_addr_1 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:27 %padded_1_3_addr_1 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_1"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:28 %padded_2_0_addr_1 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:29 %padded_2_1_addr_1 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:30 %padded_2_2_addr_1 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:31 %padded_2_3_addr_1 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:32 %padded_3_0_addr_1 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:33 %padded_3_1_addr_1 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:34 %padded_3_2_addr_1 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:35 %padded_3_3_addr_1 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln23 = br void %branch6527

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln23 = br void %branch6527

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln23 = br void %branch6527

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_2_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-2"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln23 = br void %branch6527

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln23 = br void %branch5436

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln23 = br void %branch5436

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln23 = br void %branch5436

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="1"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln23 = br void %branch5436

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln23 = br void %branch4271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln23 = br void %branch4271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln23 = br void %branch4271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_0_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="0"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln23 = br void %branch4271

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch34:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln23 = br void %branch7618

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln23 = br void %branch7618

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch32:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln23 = br void %branch7618

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch35:0 %store_ln23 = store i32 %gmem_addr_read, i6 %padded_3_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln23_1_mid2" val="-1"/>
<literal name="trunc_ln23_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln23 = br void %branch7618

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
bb43.preheader.preheader:0 %br_ln28 = br void %bb43.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
bb43.preheader:0 %indvar_flatten122 = phi i13 %add_ln28_2, void %bb43, i13, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten122"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb43.preheader:1 %out_c = phi i3 %select_ln28_2, void %bb43, i3, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="out_c"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
bb43.preheader:2 %indvar_flatten20 = phi i10 %select_ln29_13, void %bb43, i10, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb43.preheader:3 %i_1 = phi i5 %select_ln29_12, void %bb43, i5, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb43.preheader:4 %j_1 = phi i5 %add_ln36_1, void %bb43, i5, void %bb43.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="5">
<![CDATA[
bb43.preheader:7 %trunc_ln36 = trunc i5 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43.preheader:8 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43.preheader:9 %and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_7, i2

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb43.preheader:26 %icmp_ln28 = icmp_eq  i13 %indvar_flatten122, i13

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb43.preheader:28 %br_ln28 = br i1 %icmp_ln28, void %bb43, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:0 %add_ln28 = add i3, i3 %out_c

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb43:3 %icmp_ln29 = icmp_eq  i10 %indvar_flatten20, i10

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb43:4 %select_ln28 = select i1 %icmp_ln29, i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:5 %select_ln28_2 = select i1 %icmp_ln29, i3 %add_ln28, i3 %out_c

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="3">
<![CDATA[
bb43:6 %zext_ln28 = zext i3 %select_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:9 %conv1_weights_0_0_0_addr = getelementptr i32 %conv1_weights_0_0_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_0_0_0_addr"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="3">
<![CDATA[
bb43:10 %conv1_weights_0_0_0_load = load i3 %conv1_weights_0_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_0_0_load"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:11 %conv1_weights_0_1_0_addr = getelementptr i32 %conv1_weights_0_1_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_0_1_0_addr"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="3">
<![CDATA[
bb43:12 %conv1_weights_0_1_0_load = load i3 %conv1_weights_0_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_1_0_load"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:13 %conv1_weights_0_2_0_addr = getelementptr i32 %conv1_weights_0_2_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_0_2_0_addr"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="3">
<![CDATA[
bb43:14 %conv1_weights_0_2_0_load = load i3 %conv1_weights_0_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_2_0_load"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:15 %conv1_weights_0_3_0_addr = getelementptr i32 %conv1_weights_0_3_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_0_3_0_addr"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="3">
<![CDATA[
bb43:16 %conv1_weights_0_3_0_load = load i3 %conv1_weights_0_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_3_0_load"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:17 %conv1_weights_0_4_0_addr = getelementptr i32 %conv1_weights_0_4_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_0_4_0_addr"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="3">
<![CDATA[
bb43:18 %conv1_weights_0_4_0_load = load i3 %conv1_weights_0_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_4_0_load"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:19 %conv1_weights_1_0_0_addr = getelementptr i32 %conv1_weights_1_0_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_0_addr"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
bb43:20 %conv1_weights_1_0_0_load = load i3 %conv1_weights_1_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_0_load"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:21 %conv1_weights_1_1_0_addr = getelementptr i32 %conv1_weights_1_1_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_1_0_addr"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="3">
<![CDATA[
bb43:22 %conv1_weights_1_1_0_load = load i3 %conv1_weights_1_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_1_0_load"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:23 %conv1_weights_1_2_0_addr = getelementptr i32 %conv1_weights_1_2_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_2_0_addr"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="3">
<![CDATA[
bb43:24 %conv1_weights_1_2_0_load = load i3 %conv1_weights_1_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_2_0_load"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:25 %conv1_weights_1_3_0_addr = getelementptr i32 %conv1_weights_1_3_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_3_0_addr"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="3">
<![CDATA[
bb43:26 %conv1_weights_1_3_0_load = load i3 %conv1_weights_1_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_3_0_load"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:27 %conv1_weights_1_4_0_addr = getelementptr i32 %conv1_weights_1_4_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_4_0_addr"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="3">
<![CDATA[
bb43:28 %conv1_weights_1_4_0_load = load i3 %conv1_weights_1_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_4_0_load"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:29 %conv1_weights_2_0_0_addr = getelementptr i32 %conv1_weights_2_0_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_2_0_0_addr"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="3">
<![CDATA[
bb43:30 %conv1_weights_2_0_0_load = load i3 %conv1_weights_2_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_0_0_load"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:31 %conv1_weights_2_1_0_addr = getelementptr i32 %conv1_weights_2_1_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_2_1_0_addr"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="3">
<![CDATA[
bb43:32 %conv1_weights_2_1_0_load = load i3 %conv1_weights_2_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_1_0_load"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:33 %conv1_weights_2_2_0_addr = getelementptr i32 %conv1_weights_2_2_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_2_2_0_addr"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="3">
<![CDATA[
bb43:34 %conv1_weights_2_2_0_load = load i3 %conv1_weights_2_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_2_0_load"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:35 %conv1_weights_2_3_0_addr = getelementptr i32 %conv1_weights_2_3_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_2_3_0_addr"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="3">
<![CDATA[
bb43:36 %conv1_weights_2_3_0_load = load i3 %conv1_weights_2_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_3_0_load"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:37 %conv1_weights_2_4_0_addr = getelementptr i32 %conv1_weights_2_4_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_2_4_0_addr"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="3">
<![CDATA[
bb43:38 %conv1_weights_2_4_0_load = load i3 %conv1_weights_2_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_4_0_load"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:39 %conv1_weights_3_0_0_addr = getelementptr i32 %conv1_weights_3_0_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_3_0_0_addr"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="3">
<![CDATA[
bb43:40 %conv1_weights_3_0_0_load = load i3 %conv1_weights_3_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_0_0_load"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:41 %conv1_weights_3_1_0_addr = getelementptr i32 %conv1_weights_3_1_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_3_1_0_addr"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="3">
<![CDATA[
bb43:42 %conv1_weights_3_1_0_load = load i3 %conv1_weights_3_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_1_0_load"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:43 %conv1_weights_3_2_0_addr = getelementptr i32 %conv1_weights_3_2_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_3_2_0_addr"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
bb43:44 %conv1_weights_3_2_0_load = load i3 %conv1_weights_3_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_2_0_load"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:45 %conv1_weights_3_3_0_addr = getelementptr i32 %conv1_weights_3_3_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_3_3_0_addr"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="3">
<![CDATA[
bb43:46 %conv1_weights_3_3_0_load = load i3 %conv1_weights_3_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_3_0_load"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:47 %conv1_weights_3_4_0_addr = getelementptr i32 %conv1_weights_3_4_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_3_4_0_addr"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="3">
<![CDATA[
bb43:48 %conv1_weights_3_4_0_load = load i3 %conv1_weights_3_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_4_0_load"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:49 %conv1_weights_4_0_0_addr = getelementptr i32 %conv1_weights_4_0_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_4_0_0_addr"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="3">
<![CDATA[
bb43:50 %conv1_weights_4_0_0_load = load i3 %conv1_weights_4_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_0_0_load"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:51 %conv1_weights_4_1_0_addr = getelementptr i32 %conv1_weights_4_1_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_4_1_0_addr"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="3">
<![CDATA[
bb43:52 %conv1_weights_4_1_0_load = load i3 %conv1_weights_4_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_1_0_load"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:53 %conv1_weights_4_2_0_addr = getelementptr i32 %conv1_weights_4_2_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_4_2_0_addr"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="3">
<![CDATA[
bb43:54 %conv1_weights_4_2_0_load = load i3 %conv1_weights_4_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_2_0_load"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:55 %conv1_weights_4_3_0_addr = getelementptr i32 %conv1_weights_4_3_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_4_3_0_addr"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="3">
<![CDATA[
bb43:56 %conv1_weights_4_3_0_load = load i3 %conv1_weights_4_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_3_0_load"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:63 %select_ln28_4 = select i1 %icmp_ln29, i4, i4 %and_ln

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb43:68 %xor_ln28 = xor i1 %icmp_ln29, i1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:69 %icmp_ln30 = icmp_eq  i5 %j_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb43:70 %and_ln28 = and i1 %icmp_ln30, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:71 %p_dup7 = add i5, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="p_dup7"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb43:73 %or_ln29 = or i1 %and_ln28, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb43:74 %select_ln29 = select i1 %or_ln29, i5, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="5">
<![CDATA[
bb43:79 %trunc_ln36_1 = trunc i5 %p_dup7

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:80 %select_ln28_9 = select i1 %icmp_ln29, i3, i3 %trunc_ln36

]]></Node>
<StgValue><ssdm name="select_ln28_9"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:81 %select_ln29_2 = select i1 %and_ln28, i3 %trunc_ln36_1, i3 %select_ln28_9

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:82 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_dup7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43:83 %and_ln36_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_4, i2

]]></Node>
<StgValue><ssdm name="and_ln36_mid1"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:84 %select_ln29_3 = select i1 %and_ln28, i4 %and_ln36_mid1, i4 %select_ln28_4

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="5">
<![CDATA[
bb43:116 %trunc_ln36_2 = trunc i5 %select_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln36_2"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:117 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="6">
<![CDATA[
bb43:118 %zext_ln36_1 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:119 %padded_0_0_addr_2 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:132 %padded_0_1_addr_2 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_2"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:137 %padded_0_2_addr_2 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_2"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:142 %padded_0_3_addr_2 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_2"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:147 %padded_1_0_addr_2 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_2"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:152 %padded_1_1_addr_2 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_2"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:157 %padded_1_2_addr_2 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_2"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:162 %padded_1_3_addr_2 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_2"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:167 %padded_2_0_addr_2 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_2"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:172 %padded_2_1_addr_2 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_2"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:177 %padded_2_2_addr_2 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_2"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:182 %padded_2_3_addr_2 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_2"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:187 %padded_3_0_addr_2 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_2"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:192 %padded_3_1_addr_2 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_2"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:197 %padded_3_2_addr_2 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_2"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:202 %padded_3_3_addr_2 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_2"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:207 %tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln29, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="2" op_0_bw="4">
<![CDATA[
bb43:208 %trunc_ln36_3 = trunc i4 %select_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln36_3"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:210 %tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
bb43:212 %padded_0_0_load = load i6 %padded_0_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_0_load"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
bb43:213 %padded_0_1_load = load i6 %padded_0_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_1_load"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="6">
<![CDATA[
bb43:214 %padded_0_2_load = load i6 %padded_0_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_2_load"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
bb43:215 %padded_0_3_load = load i6 %padded_0_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_3_load"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
bb43:216 %padded_1_0_load = load i6 %padded_1_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_0_load"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
bb43:217 %padded_1_1_load = load i6 %padded_1_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_1_load"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
bb43:218 %padded_1_2_load = load i6 %padded_1_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_2_load"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
bb43:219 %padded_1_3_load = load i6 %padded_1_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_3_load"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
bb43:220 %padded_2_0_load = load i6 %padded_2_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_0_load"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="6">
<![CDATA[
bb43:221 %padded_2_1_load = load i6 %padded_2_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_1_load"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
bb43:222 %padded_2_2_load = load i6 %padded_2_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_2_load"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="6">
<![CDATA[
bb43:223 %padded_2_3_load = load i6 %padded_2_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_3_load"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="6">
<![CDATA[
bb43:224 %padded_3_0_load = load i6 %padded_3_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_0_load"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
bb43:225 %padded_3_1_load = load i6 %padded_3_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_1_load"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="6">
<![CDATA[
bb43:226 %padded_3_2_load = load i6 %padded_3_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_2_load"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="6">
<![CDATA[
bb43:227 %padded_3_3_load = load i6 %padded_3_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_3_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="464" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="3">
<![CDATA[
bb43:10 %conv1_weights_0_0_0_load = load i3 %conv1_weights_0_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_0_0_load"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="3">
<![CDATA[
bb43:12 %conv1_weights_0_1_0_load = load i3 %conv1_weights_0_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_1_0_load"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="3">
<![CDATA[
bb43:14 %conv1_weights_0_2_0_load = load i3 %conv1_weights_0_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_2_0_load"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="3">
<![CDATA[
bb43:16 %conv1_weights_0_3_0_load = load i3 %conv1_weights_0_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_3_0_load"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="3">
<![CDATA[
bb43:18 %conv1_weights_0_4_0_load = load i3 %conv1_weights_0_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_0_4_0_load"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="3">
<![CDATA[
bb43:20 %conv1_weights_1_0_0_load = load i3 %conv1_weights_1_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_0_load"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="3">
<![CDATA[
bb43:22 %conv1_weights_1_1_0_load = load i3 %conv1_weights_1_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_1_0_load"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="3">
<![CDATA[
bb43:24 %conv1_weights_1_2_0_load = load i3 %conv1_weights_1_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_2_0_load"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="3">
<![CDATA[
bb43:26 %conv1_weights_1_3_0_load = load i3 %conv1_weights_1_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_3_0_load"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="3">
<![CDATA[
bb43:28 %conv1_weights_1_4_0_load = load i3 %conv1_weights_1_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_4_0_load"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="3">
<![CDATA[
bb43:30 %conv1_weights_2_0_0_load = load i3 %conv1_weights_2_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_0_0_load"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="3">
<![CDATA[
bb43:32 %conv1_weights_2_1_0_load = load i3 %conv1_weights_2_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_1_0_load"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="3">
<![CDATA[
bb43:34 %conv1_weights_2_2_0_load = load i3 %conv1_weights_2_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_2_0_load"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="3">
<![CDATA[
bb43:36 %conv1_weights_2_3_0_load = load i3 %conv1_weights_2_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_3_0_load"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="3">
<![CDATA[
bb43:38 %conv1_weights_2_4_0_load = load i3 %conv1_weights_2_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_2_4_0_load"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="3">
<![CDATA[
bb43:40 %conv1_weights_3_0_0_load = load i3 %conv1_weights_3_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_0_0_load"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="3">
<![CDATA[
bb43:42 %conv1_weights_3_1_0_load = load i3 %conv1_weights_3_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_1_0_load"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="3">
<![CDATA[
bb43:44 %conv1_weights_3_2_0_load = load i3 %conv1_weights_3_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_2_0_load"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="3">
<![CDATA[
bb43:46 %conv1_weights_3_3_0_load = load i3 %conv1_weights_3_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_3_0_load"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="3">
<![CDATA[
bb43:48 %conv1_weights_3_4_0_load = load i3 %conv1_weights_3_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_3_4_0_load"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="3">
<![CDATA[
bb43:50 %conv1_weights_4_0_0_load = load i3 %conv1_weights_4_0_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_0_0_load"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="3">
<![CDATA[
bb43:52 %conv1_weights_4_1_0_load = load i3 %conv1_weights_4_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_1_0_load"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="3">
<![CDATA[
bb43:54 %conv1_weights_4_2_0_load = load i3 %conv1_weights_4_2_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_2_0_load"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="3">
<![CDATA[
bb43:56 %conv1_weights_4_3_0_load = load i3 %conv1_weights_4_3_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_3_0_load"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:209 %or_ln36 = or i2 %trunc_ln36_3, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:211 %add_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="6">
<![CDATA[
bb43:212 %padded_0_0_load = load i6 %padded_0_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_0_load"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
bb43:213 %padded_0_1_load = load i6 %padded_0_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_1_load"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="6">
<![CDATA[
bb43:214 %padded_0_2_load = load i6 %padded_0_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_2_load"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="6">
<![CDATA[
bb43:215 %padded_0_3_load = load i6 %padded_0_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_0_3_load"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="6">
<![CDATA[
bb43:216 %padded_1_0_load = load i6 %padded_1_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_0_load"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
bb43:217 %padded_1_1_load = load i6 %padded_1_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_1_load"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="6">
<![CDATA[
bb43:218 %padded_1_2_load = load i6 %padded_1_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_2_load"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="6">
<![CDATA[
bb43:219 %padded_1_3_load = load i6 %padded_1_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_1_3_load"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
bb43:220 %padded_2_0_load = load i6 %padded_2_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_0_load"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="6">
<![CDATA[
bb43:221 %padded_2_1_load = load i6 %padded_2_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_1_load"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="6">
<![CDATA[
bb43:222 %padded_2_2_load = load i6 %padded_2_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_2_load"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="6">
<![CDATA[
bb43:223 %padded_2_3_load = load i6 %padded_2_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_2_3_load"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="6">
<![CDATA[
bb43:224 %padded_3_0_load = load i6 %padded_3_0_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_0_load"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
bb43:225 %padded_3_1_load = load i6 %padded_3_1_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_1_load"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="6">
<![CDATA[
bb43:226 %padded_3_2_load = load i6 %padded_3_2_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_2_load"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="6">
<![CDATA[
bb43:227 %padded_3_3_load = load i6 %padded_3_3_addr_2

]]></Node>
<StgValue><ssdm name="padded_3_3_load"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:228 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load, i32 %padded_0_1_load, i32 %padded_0_2_load, i32 %padded_0_3_load, i32 %padded_1_0_load, i32 %padded_1_1_load, i32 %padded_1_2_load, i32 %padded_1_3_load, i32 %padded_2_0_load, i32 %padded_2_1_load, i32 %padded_2_2_load, i32 %padded_2_3_load, i32 %padded_3_0_load, i32 %padded_3_1_load, i32 %padded_3_2_load, i32 %padded_3_3_load, i5 %add_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:233 %add_ln36 = add i3, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:234 %tmp_46 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="6">
<![CDATA[
bb43:235 %zext_ln36_6 = zext i6 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln36_6"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:236 %padded_0_0_addr_3 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_3"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:249 %padded_0_1_addr_3 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_3"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:254 %padded_0_2_addr_3 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_3"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:259 %padded_0_3_addr_3 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_3"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:264 %padded_1_0_addr_3 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_3"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:269 %padded_1_1_addr_3 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_3"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:274 %padded_1_2_addr_3 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_3"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:279 %padded_1_3_addr_3 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_3"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:284 %padded_2_0_addr_3 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_3"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:289 %padded_2_1_addr_3 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_3"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:294 %padded_2_2_addr_3 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_3"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:299 %padded_2_3_addr_3 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_3"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:304 %padded_3_0_addr_3 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_3"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:309 %padded_3_1_addr_3 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_3"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:314 %padded_3_2_addr_3 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_3"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:319 %padded_3_3_addr_3 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_6

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_3"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="6">
<![CDATA[
bb43:327 %padded_0_0_load_1 = load i6 %padded_0_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_0_load_1"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="6">
<![CDATA[
bb43:328 %padded_0_1_load_1 = load i6 %padded_0_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_1_load_1"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="6">
<![CDATA[
bb43:329 %padded_0_2_load_1 = load i6 %padded_0_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_2_load_1"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="6">
<![CDATA[
bb43:330 %padded_0_3_load_1 = load i6 %padded_0_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_3_load_1"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="6">
<![CDATA[
bb43:331 %padded_1_0_load_1 = load i6 %padded_1_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_0_load_1"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
bb43:332 %padded_1_1_load_1 = load i6 %padded_1_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_1_load_1"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="6">
<![CDATA[
bb43:333 %padded_1_2_load_1 = load i6 %padded_1_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_2_load_1"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="6">
<![CDATA[
bb43:334 %padded_1_3_load_1 = load i6 %padded_1_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_3_load_1"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="6">
<![CDATA[
bb43:335 %padded_2_0_load_1 = load i6 %padded_2_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_0_load_1"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="6">
<![CDATA[
bb43:336 %padded_2_1_load_1 = load i6 %padded_2_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_1_load_1"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="6">
<![CDATA[
bb43:337 %padded_2_2_load_1 = load i6 %padded_2_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_2_load_1"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="6">
<![CDATA[
bb43:338 %padded_2_3_load_1 = load i6 %padded_2_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_3_load_1"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="6">
<![CDATA[
bb43:339 %padded_3_0_load_1 = load i6 %padded_3_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_0_load_1"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6">
<![CDATA[
bb43:340 %padded_3_1_load_1 = load i6 %padded_3_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_1_load_1"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="6">
<![CDATA[
bb43:341 %padded_3_2_load_1 = load i6 %padded_3_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_2_load_1"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="6">
<![CDATA[
bb43:342 %padded_3_3_load_1 = load i6 %padded_3_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_3_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="542" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32">
<![CDATA[
bb43:229 %bitcast_ln36 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:230 %mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:232 %add_ln36_1 = add i5, i5 %select_ln29

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:324 %tmp_51 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:325 %or_ln36_1 = or i2 %trunc_ln36_3, i2 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:326 %add_ln36_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="6">
<![CDATA[
bb43:327 %padded_0_0_load_1 = load i6 %padded_0_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_0_load_1"/></StgValue>
</operation>

<operation id="549" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="6">
<![CDATA[
bb43:328 %padded_0_1_load_1 = load i6 %padded_0_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_1_load_1"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="6">
<![CDATA[
bb43:329 %padded_0_2_load_1 = load i6 %padded_0_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_2_load_1"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="6">
<![CDATA[
bb43:330 %padded_0_3_load_1 = load i6 %padded_0_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_0_3_load_1"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="6">
<![CDATA[
bb43:331 %padded_1_0_load_1 = load i6 %padded_1_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_0_load_1"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="6">
<![CDATA[
bb43:332 %padded_1_1_load_1 = load i6 %padded_1_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_1_load_1"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="6">
<![CDATA[
bb43:333 %padded_1_2_load_1 = load i6 %padded_1_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_2_load_1"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="6">
<![CDATA[
bb43:334 %padded_1_3_load_1 = load i6 %padded_1_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_1_3_load_1"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="6">
<![CDATA[
bb43:335 %padded_2_0_load_1 = load i6 %padded_2_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_0_load_1"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="6">
<![CDATA[
bb43:336 %padded_2_1_load_1 = load i6 %padded_2_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_1_load_1"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="6">
<![CDATA[
bb43:337 %padded_2_2_load_1 = load i6 %padded_2_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_2_load_1"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="6">
<![CDATA[
bb43:338 %padded_2_3_load_1 = load i6 %padded_2_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_2_3_load_1"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="6">
<![CDATA[
bb43:339 %padded_3_0_load_1 = load i6 %padded_3_0_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_0_load_1"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="6">
<![CDATA[
bb43:340 %padded_3_1_load_1 = load i6 %padded_3_1_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_1_load_1"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="6">
<![CDATA[
bb43:341 %padded_3_2_load_1 = load i6 %padded_3_2_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_2_load_1"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="6">
<![CDATA[
bb43:342 %padded_3_3_load_1 = load i6 %padded_3_3_addr_3

]]></Node>
<StgValue><ssdm name="padded_3_3_load_1"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:343 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_1, i32 %padded_0_1_load_1, i32 %padded_0_2_load_1, i32 %padded_0_3_load_1, i32 %padded_1_0_load_1, i32 %padded_1_1_load_1, i32 %padded_1_2_load_1, i32 %padded_1_3_load_1, i32 %padded_2_0_load_1, i32 %padded_2_1_load_1, i32 %padded_2_2_load_1, i32 %padded_2_3_load_1, i32 %padded_3_0_load_1, i32 %padded_3_1_load_1, i32 %padded_3_2_load_1, i32 %padded_3_3_load_1, i5 %add_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:348 %add_ln36_32 = add i3, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_32"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:349 %tmp_52 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="6">
<![CDATA[
bb43:350 %zext_ln36_11 = zext i6 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln36_11"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:351 %padded_0_0_addr_4 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_4"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:364 %padded_0_1_addr_4 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_4"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:369 %padded_0_2_addr_4 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_4"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:374 %padded_0_3_addr_4 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_4"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:379 %padded_1_0_addr_4 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_4"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:384 %padded_1_1_addr_4 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_4"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:389 %padded_1_2_addr_4 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_4"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:394 %padded_1_3_addr_4 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_4"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:399 %padded_2_0_addr_4 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_4"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:404 %padded_2_1_addr_4 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_4"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:409 %padded_2_2_addr_4 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_4"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:414 %padded_2_3_addr_4 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_4"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:419 %padded_3_0_addr_4 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_4"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:424 %padded_3_1_addr_4 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_4"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:429 %padded_3_2_addr_4 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_4"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:434 %padded_3_3_addr_4 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_11

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_4"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6">
<![CDATA[
bb43:442 %padded_0_0_load_2 = load i6 %padded_0_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_0_load_2"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="6">
<![CDATA[
bb43:443 %padded_0_1_load_2 = load i6 %padded_0_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_1_load_2"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="6">
<![CDATA[
bb43:444 %padded_0_2_load_2 = load i6 %padded_0_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_2_load_2"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="6">
<![CDATA[
bb43:445 %padded_0_3_load_2 = load i6 %padded_0_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_3_load_2"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6">
<![CDATA[
bb43:446 %padded_1_0_load_2 = load i6 %padded_1_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_0_load_2"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="6">
<![CDATA[
bb43:447 %padded_1_1_load_2 = load i6 %padded_1_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_1_load_2"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="6">
<![CDATA[
bb43:448 %padded_1_2_load_2 = load i6 %padded_1_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_2_load_2"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="6">
<![CDATA[
bb43:449 %padded_1_3_load_2 = load i6 %padded_1_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_3_load_2"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="6">
<![CDATA[
bb43:450 %padded_2_0_load_2 = load i6 %padded_2_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_0_load_2"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="6">
<![CDATA[
bb43:451 %padded_2_1_load_2 = load i6 %padded_2_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_1_load_2"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
bb43:452 %padded_2_2_load_2 = load i6 %padded_2_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_2_load_2"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="6">
<![CDATA[
bb43:453 %padded_2_3_load_2 = load i6 %padded_2_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_3_load_2"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="6">
<![CDATA[
bb43:454 %padded_3_0_load_2 = load i6 %padded_3_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_0_load_2"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="6">
<![CDATA[
bb43:455 %padded_3_1_load_2 = load i6 %padded_3_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_1_load_2"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="6">
<![CDATA[
bb43:456 %padded_3_2_load_2 = load i6 %padded_3_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_2_load_2"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="6">
<![CDATA[
bb43:457 %padded_3_3_load_2 = load i6 %padded_3_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_3_load_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="600" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:230 %mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32">
<![CDATA[
bb43:344 %bitcast_ln36_1 = bitcast i32 %tmp_20

]]></Node>
<StgValue><ssdm name="bitcast_ln36_1"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:345 %mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:347 %add_ln36_3 = add i5, i5 %select_ln29

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:439 %tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:440 %or_ln36_2 = or i2 %trunc_ln36_3, i2 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:441 %add_ln36_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="6">
<![CDATA[
bb43:442 %padded_0_0_load_2 = load i6 %padded_0_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_0_load_2"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="6">
<![CDATA[
bb43:443 %padded_0_1_load_2 = load i6 %padded_0_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_1_load_2"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="6">
<![CDATA[
bb43:444 %padded_0_2_load_2 = load i6 %padded_0_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_2_load_2"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="6">
<![CDATA[
bb43:445 %padded_0_3_load_2 = load i6 %padded_0_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_0_3_load_2"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6">
<![CDATA[
bb43:446 %padded_1_0_load_2 = load i6 %padded_1_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_0_load_2"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="6">
<![CDATA[
bb43:447 %padded_1_1_load_2 = load i6 %padded_1_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_1_load_2"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="6">
<![CDATA[
bb43:448 %padded_1_2_load_2 = load i6 %padded_1_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_2_load_2"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="6">
<![CDATA[
bb43:449 %padded_1_3_load_2 = load i6 %padded_1_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_1_3_load_2"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="6">
<![CDATA[
bb43:450 %padded_2_0_load_2 = load i6 %padded_2_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_0_load_2"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="6">
<![CDATA[
bb43:451 %padded_2_1_load_2 = load i6 %padded_2_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_1_load_2"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="6">
<![CDATA[
bb43:452 %padded_2_2_load_2 = load i6 %padded_2_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_2_load_2"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="6">
<![CDATA[
bb43:453 %padded_2_3_load_2 = load i6 %padded_2_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_2_3_load_2"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="6">
<![CDATA[
bb43:454 %padded_3_0_load_2 = load i6 %padded_3_0_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_0_load_2"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="6">
<![CDATA[
bb43:455 %padded_3_1_load_2 = load i6 %padded_3_1_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_1_load_2"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="6">
<![CDATA[
bb43:456 %padded_3_2_load_2 = load i6 %padded_3_2_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_2_load_2"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="6">
<![CDATA[
bb43:457 %padded_3_3_load_2 = load i6 %padded_3_3_addr_4

]]></Node>
<StgValue><ssdm name="padded_3_3_load_2"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:458 %tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_2, i32 %padded_0_1_load_2, i32 %padded_0_2_load_2, i32 %padded_0_3_load_2, i32 %padded_1_0_load_2, i32 %padded_1_1_load_2, i32 %padded_1_2_load_2, i32 %padded_1_3_load_2, i32 %padded_2_0_load_2, i32 %padded_2_1_load_2, i32 %padded_2_2_load_2, i32 %padded_2_3_load_2, i32 %padded_3_0_load_2, i32 %padded_3_1_load_2, i32 %padded_3_2_load_2, i32 %padded_3_3_load_2, i5 %add_ln36_4

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:463 %add_ln36_33 = add i3, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="add_ln36_33"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:464 %tmp_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %add_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="6">
<![CDATA[
bb43:465 %zext_ln36_16 = zext i6 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln36_16"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:466 %padded_0_0_addr_5 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_5"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:479 %padded_0_1_addr_5 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_5"/></StgValue>
</operation>

<operation id="629" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:484 %padded_0_2_addr_5 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_5"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:489 %padded_0_3_addr_5 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_5"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:494 %padded_1_0_addr_5 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_5"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:499 %padded_1_1_addr_5 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_5"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:504 %padded_1_2_addr_5 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_5"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:509 %padded_1_3_addr_5 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_5"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:514 %padded_2_0_addr_5 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_5"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:519 %padded_2_1_addr_5 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_5"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:524 %padded_2_2_addr_5 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_5"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:529 %padded_2_3_addr_5 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_5"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:534 %padded_3_0_addr_5 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_5"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:539 %padded_3_1_addr_5 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_5"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:544 %padded_3_2_addr_5 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_5"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:549 %padded_3_3_addr_5 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_16

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_5"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="6">
<![CDATA[
bb43:557 %padded_0_0_load_3 = load i6 %padded_0_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_0_load_3"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="6">
<![CDATA[
bb43:558 %padded_0_1_load_3 = load i6 %padded_0_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_1_load_3"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="6">
<![CDATA[
bb43:559 %padded_0_2_load_3 = load i6 %padded_0_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_2_load_3"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="6">
<![CDATA[
bb43:560 %padded_0_3_load_3 = load i6 %padded_0_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_3_load_3"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
bb43:561 %padded_1_0_load_3 = load i6 %padded_1_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_0_load_3"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="6">
<![CDATA[
bb43:562 %padded_1_1_load_3 = load i6 %padded_1_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_1_load_3"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="6">
<![CDATA[
bb43:563 %padded_1_2_load_3 = load i6 %padded_1_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_2_load_3"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="6">
<![CDATA[
bb43:564 %padded_1_3_load_3 = load i6 %padded_1_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_3_load_3"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="6">
<![CDATA[
bb43:565 %padded_2_0_load_3 = load i6 %padded_2_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_0_load_3"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="6">
<![CDATA[
bb43:566 %padded_2_1_load_3 = load i6 %padded_2_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_1_load_3"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="6">
<![CDATA[
bb43:567 %padded_2_2_load_3 = load i6 %padded_2_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_2_load_3"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="6">
<![CDATA[
bb43:568 %padded_2_3_load_3 = load i6 %padded_2_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_3_load_3"/></StgValue>
</operation>

<operation id="655" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
bb43:569 %padded_3_0_load_3 = load i6 %padded_3_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_0_load_3"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="6">
<![CDATA[
bb43:570 %padded_3_1_load_3 = load i6 %padded_3_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_1_load_3"/></StgValue>
</operation>

<operation id="657" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="6">
<![CDATA[
bb43:571 %padded_3_2_load_3 = load i6 %padded_3_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_2_load_3"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6">
<![CDATA[
bb43:572 %padded_3_3_load_3 = load i6 %padded_3_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_3_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="659" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:230 %mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:345 %mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32">
<![CDATA[
bb43:459 %bitcast_ln36_2 = bitcast i32 %tmp_21

]]></Node>
<StgValue><ssdm name="bitcast_ln36_2"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:460 %mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:462 %add_ln36_5 = add i5, i5 %select_ln29

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:554 %tmp_63 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_5, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:555 %or_ln36_3 = or i2 %trunc_ln36_3, i2 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln36_3"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:556 %add_ln36_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_3

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>

<operation id="667" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="6">
<![CDATA[
bb43:557 %padded_0_0_load_3 = load i6 %padded_0_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_0_load_3"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="6">
<![CDATA[
bb43:558 %padded_0_1_load_3 = load i6 %padded_0_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_1_load_3"/></StgValue>
</operation>

<operation id="669" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="6">
<![CDATA[
bb43:559 %padded_0_2_load_3 = load i6 %padded_0_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_2_load_3"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="6">
<![CDATA[
bb43:560 %padded_0_3_load_3 = load i6 %padded_0_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_0_3_load_3"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="6">
<![CDATA[
bb43:561 %padded_1_0_load_3 = load i6 %padded_1_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_0_load_3"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="6">
<![CDATA[
bb43:562 %padded_1_1_load_3 = load i6 %padded_1_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_1_load_3"/></StgValue>
</operation>

<operation id="673" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="6">
<![CDATA[
bb43:563 %padded_1_2_load_3 = load i6 %padded_1_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_2_load_3"/></StgValue>
</operation>

<operation id="674" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="6">
<![CDATA[
bb43:564 %padded_1_3_load_3 = load i6 %padded_1_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_1_3_load_3"/></StgValue>
</operation>

<operation id="675" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="6">
<![CDATA[
bb43:565 %padded_2_0_load_3 = load i6 %padded_2_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_0_load_3"/></StgValue>
</operation>

<operation id="676" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="6">
<![CDATA[
bb43:566 %padded_2_1_load_3 = load i6 %padded_2_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_1_load_3"/></StgValue>
</operation>

<operation id="677" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="6">
<![CDATA[
bb43:567 %padded_2_2_load_3 = load i6 %padded_2_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_2_load_3"/></StgValue>
</operation>

<operation id="678" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="6">
<![CDATA[
bb43:568 %padded_2_3_load_3 = load i6 %padded_2_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_2_3_load_3"/></StgValue>
</operation>

<operation id="679" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="6">
<![CDATA[
bb43:569 %padded_3_0_load_3 = load i6 %padded_3_0_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_0_load_3"/></StgValue>
</operation>

<operation id="680" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="6">
<![CDATA[
bb43:570 %padded_3_1_load_3 = load i6 %padded_3_1_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_1_load_3"/></StgValue>
</operation>

<operation id="681" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="6">
<![CDATA[
bb43:571 %padded_3_2_load_3 = load i6 %padded_3_2_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_2_load_3"/></StgValue>
</operation>

<operation id="682" st_id="18" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="6">
<![CDATA[
bb43:572 %padded_3_3_load_3 = load i6 %padded_3_3_addr_5

]]></Node>
<StgValue><ssdm name="padded_3_3_load_3"/></StgValue>
</operation>

<operation id="683" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:573 %tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_3, i32 %padded_0_1_load_3, i32 %padded_0_2_load_3, i32 %padded_0_3_load_3, i32 %padded_1_0_load_3, i32 %padded_1_1_load_3, i32 %padded_1_2_load_3, i32 %padded_1_3_load_3, i32 %padded_2_0_load_3, i32 %padded_2_1_load_3, i32 %padded_2_2_load_3, i32 %padded_2_3_load_3, i32 %padded_3_0_load_3, i32 %padded_3_1_load_3, i32 %padded_3_2_load_3, i32 %padded_3_3_load_3, i5 %add_ln36_6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="684" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:578 %xor_ln36_1 = xor i3 %trunc_ln36_2, i3

]]></Node>
<StgValue><ssdm name="xor_ln36_1"/></StgValue>
</operation>

<operation id="685" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:579 %tmp_64 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_2, i3 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="686" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="6">
<![CDATA[
bb43:580 %zext_ln36_21 = zext i6 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln36_21"/></StgValue>
</operation>

<operation id="687" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:581 %padded_0_0_addr_6 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_6"/></StgValue>
</operation>

<operation id="688" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:594 %padded_0_1_addr_6 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_6"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:599 %padded_0_2_addr_6 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_6"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:604 %padded_0_3_addr_6 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_6"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:609 %padded_1_0_addr_6 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_6"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:614 %padded_1_1_addr_6 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_6"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:619 %padded_1_2_addr_6 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_6"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:624 %padded_1_3_addr_6 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_6"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:629 %padded_2_0_addr_6 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_6"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:634 %padded_2_1_addr_6 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_6"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:639 %padded_2_2_addr_6 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_6"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:644 %padded_2_3_addr_6 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_6"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:649 %padded_3_0_addr_6 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_6"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:654 %padded_3_1_addr_6 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_6"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:659 %padded_3_2_addr_6 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_6"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:664 %padded_3_3_addr_6 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_21

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_6"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="6">
<![CDATA[
bb43:672 %padded_0_0_load_4 = load i6 %padded_0_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_0_load_4"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="6">
<![CDATA[
bb43:673 %padded_0_1_load_4 = load i6 %padded_0_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_1_load_4"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="6">
<![CDATA[
bb43:674 %padded_0_2_load_4 = load i6 %padded_0_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_2_load_4"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
bb43:675 %padded_0_3_load_4 = load i6 %padded_0_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_3_load_4"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6">
<![CDATA[
bb43:676 %padded_1_0_load_4 = load i6 %padded_1_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_0_load_4"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
bb43:677 %padded_1_1_load_4 = load i6 %padded_1_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_1_load_4"/></StgValue>
</operation>

<operation id="709" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
bb43:678 %padded_1_2_load_4 = load i6 %padded_1_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_2_load_4"/></StgValue>
</operation>

<operation id="710" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="6">
<![CDATA[
bb43:679 %padded_1_3_load_4 = load i6 %padded_1_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_3_load_4"/></StgValue>
</operation>

<operation id="711" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="6">
<![CDATA[
bb43:680 %padded_2_0_load_4 = load i6 %padded_2_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_0_load_4"/></StgValue>
</operation>

<operation id="712" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="6">
<![CDATA[
bb43:681 %padded_2_1_load_4 = load i6 %padded_2_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_1_load_4"/></StgValue>
</operation>

<operation id="713" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="6">
<![CDATA[
bb43:682 %padded_2_2_load_4 = load i6 %padded_2_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_2_load_4"/></StgValue>
</operation>

<operation id="714" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="6">
<![CDATA[
bb43:683 %padded_2_3_load_4 = load i6 %padded_2_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_3_load_4"/></StgValue>
</operation>

<operation id="715" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="6">
<![CDATA[
bb43:684 %padded_3_0_load_4 = load i6 %padded_3_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_0_load_4"/></StgValue>
</operation>

<operation id="716" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="6">
<![CDATA[
bb43:685 %padded_3_1_load_4 = load i6 %padded_3_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_1_load_4"/></StgValue>
</operation>

<operation id="717" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6">
<![CDATA[
bb43:686 %padded_3_2_load_4 = load i6 %padded_3_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_2_load_4"/></StgValue>
</operation>

<operation id="718" st_id="18" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="6">
<![CDATA[
bb43:687 %padded_3_3_load_4 = load i6 %padded_3_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_3_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="719" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43.preheader:11 %add_ln36_28 = add i3, i3 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_28"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:86 %add_ln36_31 = add i3, i3 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_31"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:87 %select_ln28_10 = select i1 %icmp_ln29, i3, i3 %add_ln36_28

]]></Node>
<StgValue><ssdm name="select_ln28_10"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:88 %select_ln29_4 = select i1 %and_ln28, i3 %add_ln36_31, i3 %select_ln28_10

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:120 %tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="6">
<![CDATA[
bb43:121 %zext_ln36_2 = zext i6 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:122 %padded_0_0_addr_7 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_7"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:133 %padded_0_1_addr_7 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_7"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:138 %padded_0_2_addr_7 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_7"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:143 %padded_0_3_addr_7 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_7"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:148 %padded_1_0_addr_7 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_7"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:153 %padded_1_1_addr_7 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_7"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:158 %padded_1_2_addr_7 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_7"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:163 %padded_1_3_addr_7 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_7"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:168 %padded_2_0_addr_7 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_7"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:173 %padded_2_1_addr_7 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_7"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:178 %padded_2_2_addr_7 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_7"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:183 %padded_2_3_addr_7 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_7"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:188 %padded_3_0_addr_7 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_7"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:193 %padded_3_1_addr_7 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_7"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:198 %padded_3_2_addr_7 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_7"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:203 %padded_3_3_addr_7 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_7"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:230 %mul = fmul i32 %bitcast_ln36, i32 %conv1_weights_0_0_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:345 %mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:460 %mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32">
<![CDATA[
bb43:574 %bitcast_ln36_3 = bitcast i32 %tmp_22

]]></Node>
<StgValue><ssdm name="bitcast_ln36_3"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:575 %mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:577 %add_ln36_7 = add i5, i5 %select_ln29

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:669 %tmp_69 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln36_7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="748" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:670 %or_ln36_4 = or i2 %trunc_ln36_3, i2 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln36_4"/></StgValue>
</operation>

<operation id="749" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:671 %add_ln36_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_19, i2 %or_ln36_4

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>

<operation id="750" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="6">
<![CDATA[
bb43:672 %padded_0_0_load_4 = load i6 %padded_0_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_0_load_4"/></StgValue>
</operation>

<operation id="751" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="6">
<![CDATA[
bb43:673 %padded_0_1_load_4 = load i6 %padded_0_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_1_load_4"/></StgValue>
</operation>

<operation id="752" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="6">
<![CDATA[
bb43:674 %padded_0_2_load_4 = load i6 %padded_0_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_2_load_4"/></StgValue>
</operation>

<operation id="753" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="6">
<![CDATA[
bb43:675 %padded_0_3_load_4 = load i6 %padded_0_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_0_3_load_4"/></StgValue>
</operation>

<operation id="754" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="6">
<![CDATA[
bb43:676 %padded_1_0_load_4 = load i6 %padded_1_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_0_load_4"/></StgValue>
</operation>

<operation id="755" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="6">
<![CDATA[
bb43:677 %padded_1_1_load_4 = load i6 %padded_1_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_1_load_4"/></StgValue>
</operation>

<operation id="756" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="6">
<![CDATA[
bb43:678 %padded_1_2_load_4 = load i6 %padded_1_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_2_load_4"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="6">
<![CDATA[
bb43:679 %padded_1_3_load_4 = load i6 %padded_1_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_1_3_load_4"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="6">
<![CDATA[
bb43:680 %padded_2_0_load_4 = load i6 %padded_2_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_0_load_4"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="6">
<![CDATA[
bb43:681 %padded_2_1_load_4 = load i6 %padded_2_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_1_load_4"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="6">
<![CDATA[
bb43:682 %padded_2_2_load_4 = load i6 %padded_2_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_2_load_4"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="6">
<![CDATA[
bb43:683 %padded_2_3_load_4 = load i6 %padded_2_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_2_3_load_4"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="6">
<![CDATA[
bb43:684 %padded_3_0_load_4 = load i6 %padded_3_0_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_0_load_4"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="6">
<![CDATA[
bb43:685 %padded_3_1_load_4 = load i6 %padded_3_1_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_1_load_4"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="6">
<![CDATA[
bb43:686 %padded_3_2_load_4 = load i6 %padded_3_2_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_2_load_4"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="6">
<![CDATA[
bb43:687 %padded_3_3_load_4 = load i6 %padded_3_3_addr_6

]]></Node>
<StgValue><ssdm name="padded_3_3_load_4"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:688 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_4, i32 %padded_0_1_load_4, i32 %padded_0_2_load_4, i32 %padded_0_3_load_4, i32 %padded_1_0_load_4, i32 %padded_1_1_load_4, i32 %padded_1_2_load_4, i32 %padded_1_3_load_4, i32 %padded_2_0_load_4, i32 %padded_2_1_load_4, i32 %padded_2_2_load_4, i32 %padded_2_3_load_4, i32 %padded_3_0_load_4, i32 %padded_3_1_load_4, i32 %padded_3_2_load_4, i32 %padded_3_3_load_4, i5 %add_ln36_8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="6">
<![CDATA[
bb43:696 %padded_0_0_load_5 = load i6 %padded_0_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_0_load_5"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="6">
<![CDATA[
bb43:697 %padded_0_1_load_5 = load i6 %padded_0_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_1_load_5"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="6">
<![CDATA[
bb43:698 %padded_0_2_load_5 = load i6 %padded_0_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_2_load_5"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="6">
<![CDATA[
bb43:699 %padded_0_3_load_5 = load i6 %padded_0_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_3_load_5"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="6">
<![CDATA[
bb43:700 %padded_1_0_load_5 = load i6 %padded_1_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_0_load_5"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="6">
<![CDATA[
bb43:701 %padded_1_1_load_5 = load i6 %padded_1_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_1_load_5"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="6">
<![CDATA[
bb43:702 %padded_1_2_load_5 = load i6 %padded_1_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_2_load_5"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="6">
<![CDATA[
bb43:703 %padded_1_3_load_5 = load i6 %padded_1_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_3_load_5"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="6">
<![CDATA[
bb43:704 %padded_2_0_load_5 = load i6 %padded_2_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_0_load_5"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="6">
<![CDATA[
bb43:705 %padded_2_1_load_5 = load i6 %padded_2_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_1_load_5"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="6">
<![CDATA[
bb43:706 %padded_2_2_load_5 = load i6 %padded_2_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_2_load_5"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="6">
<![CDATA[
bb43:707 %padded_2_3_load_5 = load i6 %padded_2_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_3_load_5"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="6">
<![CDATA[
bb43:708 %padded_3_0_load_5 = load i6 %padded_3_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_0_load_5"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="6">
<![CDATA[
bb43:709 %padded_3_1_load_5 = load i6 %padded_3_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_1_load_5"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
bb43:710 %padded_3_2_load_5 = load i6 %padded_3_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_2_load_5"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="6">
<![CDATA[
bb43:711 %padded_3_3_load_5 = load i6 %padded_3_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_3_load_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="783" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43.preheader:10 %empty_49 = add i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43.preheader:12 %tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_49, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43.preheader:13 %and_ln36_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_8, i2

]]></Node>
<StgValue><ssdm name="and_ln36_1"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:64 %select_ln28_5 = select i1 %icmp_ln29, i4, i4 %and_ln36_1

]]></Node>
<StgValue><ssdm name="select_ln28_5"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:85 %p_mid112 = add i5, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:89 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid112, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43:90 %and_ln36_1_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_10, i2

]]></Node>
<StgValue><ssdm name="and_ln36_1_mid1"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:91 %select_ln29_5 = select i1 %and_ln28, i4 %and_ln36_1_mid1, i4 %select_ln28_5

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:231 %sum_4 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:237 %tmp_47 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="6">
<![CDATA[
bb43:238 %zext_ln36_7 = zext i6 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln36_7"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:239 %padded_0_0_addr_8 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_8"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:250 %padded_0_1_addr_8 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_8"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:255 %padded_0_2_addr_8 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_8"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:260 %padded_0_3_addr_8 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_8"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:265 %padded_1_0_addr_8 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_8"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:270 %padded_1_1_addr_8 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_8"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:275 %padded_1_2_addr_8 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_8"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:280 %padded_1_3_addr_8 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_8"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:285 %padded_2_0_addr_8 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_8"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:290 %padded_2_1_addr_8 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_8"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:295 %padded_2_2_addr_8 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_8"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:300 %padded_2_3_addr_8 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_8"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:305 %padded_3_0_addr_8 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_8"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:310 %padded_3_1_addr_8 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_8"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:315 %padded_3_2_addr_8 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_8"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:320 %padded_3_3_addr_8 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_7

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_8"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:345 %mul_0_1 = fmul i32 %bitcast_ln36_1, i32 %conv1_weights_0_1_0_load

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:460 %mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:575 %mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32">
<![CDATA[
bb43:689 %bitcast_ln36_4 = bitcast i32 %tmp_23

]]></Node>
<StgValue><ssdm name="bitcast_ln36_4"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:690 %mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="2" op_0_bw="4">
<![CDATA[
bb43:692 %trunc_ln36_4 = trunc i4 %select_ln29_5

]]></Node>
<StgValue><ssdm name="trunc_ln36_4"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:693 %or_ln36_5 = or i2 %trunc_ln36_4, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln36_5"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:694 %tmp_70 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_5, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:695 %add_ln36_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_5

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="6">
<![CDATA[
bb43:696 %padded_0_0_load_5 = load i6 %padded_0_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_0_load_5"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="6">
<![CDATA[
bb43:697 %padded_0_1_load_5 = load i6 %padded_0_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_1_load_5"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="6">
<![CDATA[
bb43:698 %padded_0_2_load_5 = load i6 %padded_0_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_2_load_5"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="6">
<![CDATA[
bb43:699 %padded_0_3_load_5 = load i6 %padded_0_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_0_3_load_5"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="6">
<![CDATA[
bb43:700 %padded_1_0_load_5 = load i6 %padded_1_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_0_load_5"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="6">
<![CDATA[
bb43:701 %padded_1_1_load_5 = load i6 %padded_1_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_1_load_5"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="6">
<![CDATA[
bb43:702 %padded_1_2_load_5 = load i6 %padded_1_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_2_load_5"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="6">
<![CDATA[
bb43:703 %padded_1_3_load_5 = load i6 %padded_1_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_1_3_load_5"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="6">
<![CDATA[
bb43:704 %padded_2_0_load_5 = load i6 %padded_2_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_0_load_5"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="6">
<![CDATA[
bb43:705 %padded_2_1_load_5 = load i6 %padded_2_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_1_load_5"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="6">
<![CDATA[
bb43:706 %padded_2_2_load_5 = load i6 %padded_2_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_2_load_5"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="6">
<![CDATA[
bb43:707 %padded_2_3_load_5 = load i6 %padded_2_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_2_3_load_5"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="6">
<![CDATA[
bb43:708 %padded_3_0_load_5 = load i6 %padded_3_0_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_0_load_5"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="6">
<![CDATA[
bb43:709 %padded_3_1_load_5 = load i6 %padded_3_1_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_1_load_5"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="6">
<![CDATA[
bb43:710 %padded_3_2_load_5 = load i6 %padded_3_2_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_2_load_5"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="6">
<![CDATA[
bb43:711 %padded_3_3_load_5 = load i6 %padded_3_3_addr_7

]]></Node>
<StgValue><ssdm name="padded_3_3_load_5"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:712 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_5, i32 %padded_0_1_load_5, i32 %padded_0_2_load_5, i32 %padded_0_3_load_5, i32 %padded_1_0_load_5, i32 %padded_1_1_load_5, i32 %padded_1_2_load_5, i32 %padded_1_3_load_5, i32 %padded_2_0_load_5, i32 %padded_2_1_load_5, i32 %padded_2_2_load_5, i32 %padded_2_3_load_5, i32 %padded_3_0_load_5, i32 %padded_3_1_load_5, i32 %padded_3_2_load_5, i32 %padded_3_3_load_5, i5 %add_ln36_9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="6">
<![CDATA[
bb43:718 %padded_0_0_load_6 = load i6 %padded_0_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_0_load_6"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6">
<![CDATA[
bb43:719 %padded_0_1_load_6 = load i6 %padded_0_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_1_load_6"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="6">
<![CDATA[
bb43:720 %padded_0_2_load_6 = load i6 %padded_0_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_2_load_6"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="6">
<![CDATA[
bb43:721 %padded_0_3_load_6 = load i6 %padded_0_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_3_load_6"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="6">
<![CDATA[
bb43:722 %padded_1_0_load_6 = load i6 %padded_1_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_0_load_6"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="6">
<![CDATA[
bb43:723 %padded_1_1_load_6 = load i6 %padded_1_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_1_load_6"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="6">
<![CDATA[
bb43:724 %padded_1_2_load_6 = load i6 %padded_1_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_2_load_6"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="6">
<![CDATA[
bb43:725 %padded_1_3_load_6 = load i6 %padded_1_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_3_load_6"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="6">
<![CDATA[
bb43:726 %padded_2_0_load_6 = load i6 %padded_2_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_0_load_6"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="6">
<![CDATA[
bb43:727 %padded_2_1_load_6 = load i6 %padded_2_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_1_load_6"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="6">
<![CDATA[
bb43:728 %padded_2_2_load_6 = load i6 %padded_2_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_2_load_6"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="6">
<![CDATA[
bb43:729 %padded_2_3_load_6 = load i6 %padded_2_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_3_load_6"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="6">
<![CDATA[
bb43:730 %padded_3_0_load_6 = load i6 %padded_3_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_0_load_6"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6">
<![CDATA[
bb43:731 %padded_3_1_load_6 = load i6 %padded_3_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_1_load_6"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="6">
<![CDATA[
bb43:732 %padded_3_2_load_6 = load i6 %padded_3_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_2_load_6"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="6">
<![CDATA[
bb43:733 %padded_3_3_load_6 = load i6 %padded_3_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_3_load_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="852" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:231 %sum_4 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:352 %tmp_53 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="6">
<![CDATA[
bb43:353 %zext_ln36_12 = zext i6 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln36_12"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:354 %padded_0_0_addr_9 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_9"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:365 %padded_0_1_addr_9 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_9"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:370 %padded_0_2_addr_9 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_9"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:375 %padded_0_3_addr_9 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_9"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:380 %padded_1_0_addr_9 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_9"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:385 %padded_1_1_addr_9 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_9"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:390 %padded_1_2_addr_9 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_9"/></StgValue>
</operation>

<operation id="862" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:395 %padded_1_3_addr_9 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_9"/></StgValue>
</operation>

<operation id="863" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:400 %padded_2_0_addr_9 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_9"/></StgValue>
</operation>

<operation id="864" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:405 %padded_2_1_addr_9 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_9"/></StgValue>
</operation>

<operation id="865" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:410 %padded_2_2_addr_9 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_9"/></StgValue>
</operation>

<operation id="866" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:415 %padded_2_3_addr_9 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_9"/></StgValue>
</operation>

<operation id="867" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:420 %padded_3_0_addr_9 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_9"/></StgValue>
</operation>

<operation id="868" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:425 %padded_3_1_addr_9 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_9"/></StgValue>
</operation>

<operation id="869" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:430 %padded_3_2_addr_9 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_9"/></StgValue>
</operation>

<operation id="870" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:435 %padded_3_3_addr_9 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_12

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_9"/></StgValue>
</operation>

<operation id="871" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:460 %mul_0_2 = fmul i32 %bitcast_ln36_2, i32 %conv1_weights_0_2_0_load

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:575 %mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:690 %mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32">
<![CDATA[
bb43:713 %bitcast_ln36_5 = bitcast i32 %tmp_24

]]></Node>
<StgValue><ssdm name="bitcast_ln36_5"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:714 %mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:716 %or_ln36_6 = or i2 %trunc_ln36_4, i2 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln36_6"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:717 %add_ln36_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_6

]]></Node>
<StgValue><ssdm name="add_ln36_s"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="6">
<![CDATA[
bb43:718 %padded_0_0_load_6 = load i6 %padded_0_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_0_load_6"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="6">
<![CDATA[
bb43:719 %padded_0_1_load_6 = load i6 %padded_0_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_1_load_6"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="6">
<![CDATA[
bb43:720 %padded_0_2_load_6 = load i6 %padded_0_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_2_load_6"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="6">
<![CDATA[
bb43:721 %padded_0_3_load_6 = load i6 %padded_0_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_0_3_load_6"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="6">
<![CDATA[
bb43:722 %padded_1_0_load_6 = load i6 %padded_1_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_0_load_6"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="6">
<![CDATA[
bb43:723 %padded_1_1_load_6 = load i6 %padded_1_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_1_load_6"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="6">
<![CDATA[
bb43:724 %padded_1_2_load_6 = load i6 %padded_1_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_2_load_6"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="6">
<![CDATA[
bb43:725 %padded_1_3_load_6 = load i6 %padded_1_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_1_3_load_6"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="6">
<![CDATA[
bb43:726 %padded_2_0_load_6 = load i6 %padded_2_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_0_load_6"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="6">
<![CDATA[
bb43:727 %padded_2_1_load_6 = load i6 %padded_2_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_1_load_6"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="6">
<![CDATA[
bb43:728 %padded_2_2_load_6 = load i6 %padded_2_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_2_load_6"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="6">
<![CDATA[
bb43:729 %padded_2_3_load_6 = load i6 %padded_2_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_2_3_load_6"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="6">
<![CDATA[
bb43:730 %padded_3_0_load_6 = load i6 %padded_3_0_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_0_load_6"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="6">
<![CDATA[
bb43:731 %padded_3_1_load_6 = load i6 %padded_3_1_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_1_load_6"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="6">
<![CDATA[
bb43:732 %padded_3_2_load_6 = load i6 %padded_3_2_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_2_load_6"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="6">
<![CDATA[
bb43:733 %padded_3_3_load_6 = load i6 %padded_3_3_addr_8

]]></Node>
<StgValue><ssdm name="padded_3_3_load_6"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:734 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_6, i32 %padded_0_1_load_6, i32 %padded_0_2_load_6, i32 %padded_0_3_load_6, i32 %padded_1_0_load_6, i32 %padded_1_1_load_6, i32 %padded_1_2_load_6, i32 %padded_1_3_load_6, i32 %padded_2_0_load_6, i32 %padded_2_1_load_6, i32 %padded_2_2_load_6, i32 %padded_2_3_load_6, i32 %padded_3_0_load_6, i32 %padded_3_1_load_6, i32 %padded_3_2_load_6, i32 %padded_3_3_load_6, i5 %add_ln36_s

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="6">
<![CDATA[
bb43:740 %padded_0_0_load_7 = load i6 %padded_0_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_0_load_7"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6">
<![CDATA[
bb43:741 %padded_0_1_load_7 = load i6 %padded_0_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_1_load_7"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
bb43:742 %padded_0_2_load_7 = load i6 %padded_0_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_2_load_7"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="6">
<![CDATA[
bb43:743 %padded_0_3_load_7 = load i6 %padded_0_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_3_load_7"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="6">
<![CDATA[
bb43:744 %padded_1_0_load_7 = load i6 %padded_1_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_0_load_7"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="6">
<![CDATA[
bb43:745 %padded_1_1_load_7 = load i6 %padded_1_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_1_load_7"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="6">
<![CDATA[
bb43:746 %padded_1_2_load_7 = load i6 %padded_1_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_2_load_7"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="6">
<![CDATA[
bb43:747 %padded_1_3_load_7 = load i6 %padded_1_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_3_load_7"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="6">
<![CDATA[
bb43:748 %padded_2_0_load_7 = load i6 %padded_2_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_0_load_7"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6">
<![CDATA[
bb43:749 %padded_2_1_load_7 = load i6 %padded_2_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_1_load_7"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="6">
<![CDATA[
bb43:750 %padded_2_2_load_7 = load i6 %padded_2_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_2_load_7"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6">
<![CDATA[
bb43:751 %padded_2_3_load_7 = load i6 %padded_2_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_3_load_7"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
bb43:752 %padded_3_0_load_7 = load i6 %padded_3_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_0_load_7"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
bb43:753 %padded_3_1_load_7 = load i6 %padded_3_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_1_load_7"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="6">
<![CDATA[
bb43:754 %padded_3_2_load_7 = load i6 %padded_3_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_2_load_7"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="6">
<![CDATA[
bb43:755 %padded_3_3_load_7 = load i6 %padded_3_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_3_load_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="911" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:231 %sum_4 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="912" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:467 %tmp_59 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %add_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="913" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="6">
<![CDATA[
bb43:468 %zext_ln36_17 = zext i6 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln36_17"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:469 %padded_0_0_addr_10 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_10"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:480 %padded_0_1_addr_10 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_10"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:485 %padded_0_2_addr_10 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_10"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:490 %padded_0_3_addr_10 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_10"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:495 %padded_1_0_addr_10 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_10"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:500 %padded_1_1_addr_10 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_10"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:505 %padded_1_2_addr_10 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_10"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:510 %padded_1_3_addr_10 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_10"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:515 %padded_2_0_addr_10 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_10"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:520 %padded_2_1_addr_10 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_10"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:525 %padded_2_2_addr_10 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_10"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:530 %padded_2_3_addr_10 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_10"/></StgValue>
</operation>

<operation id="926" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:535 %padded_3_0_addr_10 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_10"/></StgValue>
</operation>

<operation id="927" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:540 %padded_3_1_addr_10 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_10"/></StgValue>
</operation>

<operation id="928" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:545 %padded_3_2_addr_10 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_10"/></StgValue>
</operation>

<operation id="929" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:550 %padded_3_3_addr_10 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_17

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_10"/></StgValue>
</operation>

<operation id="930" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:575 %mul_0_3 = fmul i32 %bitcast_ln36_3, i32 %conv1_weights_0_3_0_load

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="931" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:690 %mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="932" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:714 %mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="933" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32">
<![CDATA[
bb43:735 %bitcast_ln36_6 = bitcast i32 %tmp_25

]]></Node>
<StgValue><ssdm name="bitcast_ln36_6"/></StgValue>
</operation>

<operation id="934" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:736 %mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="935" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:738 %or_ln36_7 = or i2 %trunc_ln36_4, i2 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln36_7"/></StgValue>
</operation>

<operation id="936" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:739 %add_ln36_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_7

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>

<operation id="937" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="6">
<![CDATA[
bb43:740 %padded_0_0_load_7 = load i6 %padded_0_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_0_load_7"/></StgValue>
</operation>

<operation id="938" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="6">
<![CDATA[
bb43:741 %padded_0_1_load_7 = load i6 %padded_0_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_1_load_7"/></StgValue>
</operation>

<operation id="939" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="6">
<![CDATA[
bb43:742 %padded_0_2_load_7 = load i6 %padded_0_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_2_load_7"/></StgValue>
</operation>

<operation id="940" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="6">
<![CDATA[
bb43:743 %padded_0_3_load_7 = load i6 %padded_0_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_0_3_load_7"/></StgValue>
</operation>

<operation id="941" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="6">
<![CDATA[
bb43:744 %padded_1_0_load_7 = load i6 %padded_1_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_0_load_7"/></StgValue>
</operation>

<operation id="942" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="6">
<![CDATA[
bb43:745 %padded_1_1_load_7 = load i6 %padded_1_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_1_load_7"/></StgValue>
</operation>

<operation id="943" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="6">
<![CDATA[
bb43:746 %padded_1_2_load_7 = load i6 %padded_1_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_2_load_7"/></StgValue>
</operation>

<operation id="944" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="6">
<![CDATA[
bb43:747 %padded_1_3_load_7 = load i6 %padded_1_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_1_3_load_7"/></StgValue>
</operation>

<operation id="945" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="6">
<![CDATA[
bb43:748 %padded_2_0_load_7 = load i6 %padded_2_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_0_load_7"/></StgValue>
</operation>

<operation id="946" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6">
<![CDATA[
bb43:749 %padded_2_1_load_7 = load i6 %padded_2_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_1_load_7"/></StgValue>
</operation>

<operation id="947" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="6">
<![CDATA[
bb43:750 %padded_2_2_load_7 = load i6 %padded_2_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_2_load_7"/></StgValue>
</operation>

<operation id="948" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="6">
<![CDATA[
bb43:751 %padded_2_3_load_7 = load i6 %padded_2_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_2_3_load_7"/></StgValue>
</operation>

<operation id="949" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="6">
<![CDATA[
bb43:752 %padded_3_0_load_7 = load i6 %padded_3_0_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_0_load_7"/></StgValue>
</operation>

<operation id="950" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="6">
<![CDATA[
bb43:753 %padded_3_1_load_7 = load i6 %padded_3_1_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_1_load_7"/></StgValue>
</operation>

<operation id="951" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="6">
<![CDATA[
bb43:754 %padded_3_2_load_7 = load i6 %padded_3_2_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_2_load_7"/></StgValue>
</operation>

<operation id="952" st_id="22" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="6">
<![CDATA[
bb43:755 %padded_3_3_load_7 = load i6 %padded_3_3_addr_9

]]></Node>
<StgValue><ssdm name="padded_3_3_load_7"/></StgValue>
</operation>

<operation id="953" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:756 %tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_7, i32 %padded_0_1_load_7, i32 %padded_0_2_load_7, i32 %padded_0_3_load_7, i32 %padded_1_0_load_7, i32 %padded_1_1_load_7, i32 %padded_1_2_load_7, i32 %padded_1_3_load_7, i32 %padded_2_0_load_7, i32 %padded_2_1_load_7, i32 %padded_2_2_load_7, i32 %padded_2_3_load_7, i32 %padded_3_0_load_7, i32 %padded_3_1_load_7, i32 %padded_3_2_load_7, i32 %padded_3_3_load_7, i5 %add_ln36_10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="954" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="6">
<![CDATA[
bb43:762 %padded_0_0_load_8 = load i6 %padded_0_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_0_load_8"/></StgValue>
</operation>

<operation id="955" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="6">
<![CDATA[
bb43:763 %padded_0_1_load_8 = load i6 %padded_0_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_1_load_8"/></StgValue>
</operation>

<operation id="956" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
bb43:764 %padded_0_2_load_8 = load i6 %padded_0_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_2_load_8"/></StgValue>
</operation>

<operation id="957" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="6">
<![CDATA[
bb43:765 %padded_0_3_load_8 = load i6 %padded_0_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_3_load_8"/></StgValue>
</operation>

<operation id="958" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="6">
<![CDATA[
bb43:766 %padded_1_0_load_8 = load i6 %padded_1_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_0_load_8"/></StgValue>
</operation>

<operation id="959" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6">
<![CDATA[
bb43:767 %padded_1_1_load_8 = load i6 %padded_1_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_1_load_8"/></StgValue>
</operation>

<operation id="960" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="6">
<![CDATA[
bb43:768 %padded_1_2_load_8 = load i6 %padded_1_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_2_load_8"/></StgValue>
</operation>

<operation id="961" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="6">
<![CDATA[
bb43:769 %padded_1_3_load_8 = load i6 %padded_1_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_3_load_8"/></StgValue>
</operation>

<operation id="962" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
bb43:770 %padded_2_0_load_8 = load i6 %padded_2_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_0_load_8"/></StgValue>
</operation>

<operation id="963" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="6">
<![CDATA[
bb43:771 %padded_2_1_load_8 = load i6 %padded_2_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_1_load_8"/></StgValue>
</operation>

<operation id="964" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="6">
<![CDATA[
bb43:772 %padded_2_2_load_8 = load i6 %padded_2_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_2_load_8"/></StgValue>
</operation>

<operation id="965" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="6">
<![CDATA[
bb43:773 %padded_2_3_load_8 = load i6 %padded_2_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_3_load_8"/></StgValue>
</operation>

<operation id="966" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="6">
<![CDATA[
bb43:774 %padded_3_0_load_8 = load i6 %padded_3_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_0_load_8"/></StgValue>
</operation>

<operation id="967" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6">
<![CDATA[
bb43:775 %padded_3_1_load_8 = load i6 %padded_3_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_1_load_8"/></StgValue>
</operation>

<operation id="968" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="6">
<![CDATA[
bb43:776 %padded_3_2_load_8 = load i6 %padded_3_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_2_load_8"/></StgValue>
</operation>

<operation id="969" st_id="22" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
bb43:777 %padded_3_3_load_8 = load i6 %padded_3_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_3_load_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="970" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:231 %sum_4 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="971" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:582 %tmp_65 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_4, i3 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="972" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="6">
<![CDATA[
bb43:583 %zext_ln36_22 = zext i6 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln36_22"/></StgValue>
</operation>

<operation id="973" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:584 %padded_0_0_addr_11 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_11"/></StgValue>
</operation>

<operation id="974" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:595 %padded_0_1_addr_11 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_11"/></StgValue>
</operation>

<operation id="975" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:600 %padded_0_2_addr_11 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_11"/></StgValue>
</operation>

<operation id="976" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:605 %padded_0_3_addr_11 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_11"/></StgValue>
</operation>

<operation id="977" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:610 %padded_1_0_addr_11 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_11"/></StgValue>
</operation>

<operation id="978" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:615 %padded_1_1_addr_11 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_11"/></StgValue>
</operation>

<operation id="979" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:620 %padded_1_2_addr_11 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_11"/></StgValue>
</operation>

<operation id="980" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:625 %padded_1_3_addr_11 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_11"/></StgValue>
</operation>

<operation id="981" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:630 %padded_2_0_addr_11 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_11"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:635 %padded_2_1_addr_11 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_11"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:640 %padded_2_2_addr_11 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_11"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:645 %padded_2_3_addr_11 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_11"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:650 %padded_3_0_addr_11 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_11"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:655 %padded_3_1_addr_11 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_11"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:660 %padded_3_2_addr_11 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_11"/></StgValue>
</operation>

<operation id="988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:665 %padded_3_3_addr_11 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_22

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_11"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:690 %mul_0_4 = fmul i32 %bitcast_ln36_4, i32 %conv1_weights_0_4_0_load

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:714 %mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:736 %mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="992" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32">
<![CDATA[
bb43:757 %bitcast_ln36_7 = bitcast i32 %tmp_26

]]></Node>
<StgValue><ssdm name="bitcast_ln36_7"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:758 %mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:760 %or_ln36_8 = or i2 %trunc_ln36_4, i2 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln36_8"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:761 %add_ln36_11 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_8

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>

<operation id="996" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="6">
<![CDATA[
bb43:762 %padded_0_0_load_8 = load i6 %padded_0_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_0_load_8"/></StgValue>
</operation>

<operation id="997" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="6">
<![CDATA[
bb43:763 %padded_0_1_load_8 = load i6 %padded_0_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_1_load_8"/></StgValue>
</operation>

<operation id="998" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="6">
<![CDATA[
bb43:764 %padded_0_2_load_8 = load i6 %padded_0_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_2_load_8"/></StgValue>
</operation>

<operation id="999" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="6">
<![CDATA[
bb43:765 %padded_0_3_load_8 = load i6 %padded_0_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_0_3_load_8"/></StgValue>
</operation>

<operation id="1000" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="6">
<![CDATA[
bb43:766 %padded_1_0_load_8 = load i6 %padded_1_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_0_load_8"/></StgValue>
</operation>

<operation id="1001" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="6">
<![CDATA[
bb43:767 %padded_1_1_load_8 = load i6 %padded_1_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_1_load_8"/></StgValue>
</operation>

<operation id="1002" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="6">
<![CDATA[
bb43:768 %padded_1_2_load_8 = load i6 %padded_1_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_2_load_8"/></StgValue>
</operation>

<operation id="1003" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="6">
<![CDATA[
bb43:769 %padded_1_3_load_8 = load i6 %padded_1_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_1_3_load_8"/></StgValue>
</operation>

<operation id="1004" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="6">
<![CDATA[
bb43:770 %padded_2_0_load_8 = load i6 %padded_2_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_0_load_8"/></StgValue>
</operation>

<operation id="1005" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="6">
<![CDATA[
bb43:771 %padded_2_1_load_8 = load i6 %padded_2_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_1_load_8"/></StgValue>
</operation>

<operation id="1006" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="6">
<![CDATA[
bb43:772 %padded_2_2_load_8 = load i6 %padded_2_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_2_load_8"/></StgValue>
</operation>

<operation id="1007" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="6">
<![CDATA[
bb43:773 %padded_2_3_load_8 = load i6 %padded_2_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_2_3_load_8"/></StgValue>
</operation>

<operation id="1008" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="6">
<![CDATA[
bb43:774 %padded_3_0_load_8 = load i6 %padded_3_0_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_0_load_8"/></StgValue>
</operation>

<operation id="1009" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6">
<![CDATA[
bb43:775 %padded_3_1_load_8 = load i6 %padded_3_1_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_1_load_8"/></StgValue>
</operation>

<operation id="1010" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="6">
<![CDATA[
bb43:776 %padded_3_2_load_8 = load i6 %padded_3_2_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_2_load_8"/></StgValue>
</operation>

<operation id="1011" st_id="23" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="6">
<![CDATA[
bb43:777 %padded_3_3_load_8 = load i6 %padded_3_3_addr_10

]]></Node>
<StgValue><ssdm name="padded_3_3_load_8"/></StgValue>
</operation>

<operation id="1012" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:778 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_8, i32 %padded_0_1_load_8, i32 %padded_0_2_load_8, i32 %padded_0_3_load_8, i32 %padded_1_0_load_8, i32 %padded_1_1_load_8, i32 %padded_1_2_load_8, i32 %padded_1_3_load_8, i32 %padded_2_0_load_8, i32 %padded_2_1_load_8, i32 %padded_2_2_load_8, i32 %padded_2_3_load_8, i32 %padded_3_0_load_8, i32 %padded_3_1_load_8, i32 %padded_3_2_load_8, i32 %padded_3_3_load_8, i5 %add_ln36_11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1013" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="6">
<![CDATA[
bb43:784 %padded_0_0_load_9 = load i6 %padded_0_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_0_load_9"/></StgValue>
</operation>

<operation id="1014" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="6">
<![CDATA[
bb43:785 %padded_0_1_load_9 = load i6 %padded_0_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_1_load_9"/></StgValue>
</operation>

<operation id="1015" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="6">
<![CDATA[
bb43:786 %padded_0_2_load_9 = load i6 %padded_0_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_2_load_9"/></StgValue>
</operation>

<operation id="1016" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="6">
<![CDATA[
bb43:787 %padded_0_3_load_9 = load i6 %padded_0_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_3_load_9"/></StgValue>
</operation>

<operation id="1017" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="6">
<![CDATA[
bb43:788 %padded_1_0_load_9 = load i6 %padded_1_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_0_load_9"/></StgValue>
</operation>

<operation id="1018" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="6">
<![CDATA[
bb43:789 %padded_1_1_load_9 = load i6 %padded_1_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_1_load_9"/></StgValue>
</operation>

<operation id="1019" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="6">
<![CDATA[
bb43:790 %padded_1_2_load_9 = load i6 %padded_1_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_2_load_9"/></StgValue>
</operation>

<operation id="1020" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="6">
<![CDATA[
bb43:791 %padded_1_3_load_9 = load i6 %padded_1_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_3_load_9"/></StgValue>
</operation>

<operation id="1021" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
bb43:792 %padded_2_0_load_9 = load i6 %padded_2_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_0_load_9"/></StgValue>
</operation>

<operation id="1022" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
bb43:793 %padded_2_1_load_9 = load i6 %padded_2_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_1_load_9"/></StgValue>
</operation>

<operation id="1023" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="6">
<![CDATA[
bb43:794 %padded_2_2_load_9 = load i6 %padded_2_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_2_load_9"/></StgValue>
</operation>

<operation id="1024" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="6">
<![CDATA[
bb43:795 %padded_2_3_load_9 = load i6 %padded_2_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_3_load_9"/></StgValue>
</operation>

<operation id="1025" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="6">
<![CDATA[
bb43:796 %padded_3_0_load_9 = load i6 %padded_3_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_0_load_9"/></StgValue>
</operation>

<operation id="1026" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6">
<![CDATA[
bb43:797 %padded_3_1_load_9 = load i6 %padded_3_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_1_load_9"/></StgValue>
</operation>

<operation id="1027" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="6">
<![CDATA[
bb43:798 %padded_3_2_load_9 = load i6 %padded_3_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_2_load_9"/></StgValue>
</operation>

<operation id="1028" st_id="23" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="6">
<![CDATA[
bb43:799 %padded_3_3_load_9 = load i6 %padded_3_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_3_load_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1029" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43.preheader:15 %add_ln36_29 = add i3, i3 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_29"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:93 %add_ln36_34 = add i3, i3 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_34"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:94 %select_ln28_11 = select i1 %icmp_ln29, i3, i3 %add_ln36_29

]]></Node>
<StgValue><ssdm name="select_ln28_11"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:95 %select_ln29_6 = select i1 %and_ln28, i3 %add_ln36_34, i3 %select_ln28_11

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:123 %tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="6">
<![CDATA[
bb43:124 %zext_ln36_3 = zext i6 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:125 %padded_0_0_addr_12 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_12"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:134 %padded_0_1_addr_12 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_12"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:139 %padded_0_2_addr_12 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_12"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:144 %padded_0_3_addr_12 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_12"/></StgValue>
</operation>

<operation id="1039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:149 %padded_1_0_addr_12 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_12"/></StgValue>
</operation>

<operation id="1040" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:154 %padded_1_1_addr_12 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_12"/></StgValue>
</operation>

<operation id="1041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:159 %padded_1_2_addr_12 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_12"/></StgValue>
</operation>

<operation id="1042" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:164 %padded_1_3_addr_12 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_12"/></StgValue>
</operation>

<operation id="1043" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:169 %padded_2_0_addr_12 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_12"/></StgValue>
</operation>

<operation id="1044" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:174 %padded_2_1_addr_12 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_12"/></StgValue>
</operation>

<operation id="1045" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:179 %padded_2_2_addr_12 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_12"/></StgValue>
</operation>

<operation id="1046" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:184 %padded_2_3_addr_12 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_12"/></StgValue>
</operation>

<operation id="1047" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:189 %padded_3_0_addr_12 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_12"/></StgValue>
</operation>

<operation id="1048" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:194 %padded_3_1_addr_12 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_12"/></StgValue>
</operation>

<operation id="1049" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:199 %padded_3_2_addr_12 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_12"/></StgValue>
</operation>

<operation id="1050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:204 %padded_3_3_addr_12 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_12"/></StgValue>
</operation>

<operation id="1051" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:231 %sum_4 = fadd i32 %mul, i32

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1052" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:714 %mul_1 = fmul i32 %bitcast_ln36_5, i32 %conv1_weights_1_0_0_load

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="1053" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:736 %mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="1054" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:758 %mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32">
<![CDATA[
bb43:779 %bitcast_ln36_8 = bitcast i32 %tmp_27

]]></Node>
<StgValue><ssdm name="bitcast_ln36_8"/></StgValue>
</operation>

<operation id="1056" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:780 %mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1057" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:782 %or_ln36_9 = or i2 %trunc_ln36_4, i2 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln36_9"/></StgValue>
</operation>

<operation id="1058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:783 %add_ln36_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_70, i2 %or_ln36_9

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>

<operation id="1059" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="6">
<![CDATA[
bb43:784 %padded_0_0_load_9 = load i6 %padded_0_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_0_load_9"/></StgValue>
</operation>

<operation id="1060" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="6">
<![CDATA[
bb43:785 %padded_0_1_load_9 = load i6 %padded_0_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_1_load_9"/></StgValue>
</operation>

<operation id="1061" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="6">
<![CDATA[
bb43:786 %padded_0_2_load_9 = load i6 %padded_0_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_2_load_9"/></StgValue>
</operation>

<operation id="1062" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="6">
<![CDATA[
bb43:787 %padded_0_3_load_9 = load i6 %padded_0_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_0_3_load_9"/></StgValue>
</operation>

<operation id="1063" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="6">
<![CDATA[
bb43:788 %padded_1_0_load_9 = load i6 %padded_1_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_0_load_9"/></StgValue>
</operation>

<operation id="1064" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="6">
<![CDATA[
bb43:789 %padded_1_1_load_9 = load i6 %padded_1_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_1_load_9"/></StgValue>
</operation>

<operation id="1065" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="6">
<![CDATA[
bb43:790 %padded_1_2_load_9 = load i6 %padded_1_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_2_load_9"/></StgValue>
</operation>

<operation id="1066" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="6">
<![CDATA[
bb43:791 %padded_1_3_load_9 = load i6 %padded_1_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_1_3_load_9"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="6">
<![CDATA[
bb43:792 %padded_2_0_load_9 = load i6 %padded_2_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_0_load_9"/></StgValue>
</operation>

<operation id="1068" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="6">
<![CDATA[
bb43:793 %padded_2_1_load_9 = load i6 %padded_2_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_1_load_9"/></StgValue>
</operation>

<operation id="1069" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="6">
<![CDATA[
bb43:794 %padded_2_2_load_9 = load i6 %padded_2_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_2_load_9"/></StgValue>
</operation>

<operation id="1070" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="6">
<![CDATA[
bb43:795 %padded_2_3_load_9 = load i6 %padded_2_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_2_3_load_9"/></StgValue>
</operation>

<operation id="1071" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="6">
<![CDATA[
bb43:796 %padded_3_0_load_9 = load i6 %padded_3_0_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_0_load_9"/></StgValue>
</operation>

<operation id="1072" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6">
<![CDATA[
bb43:797 %padded_3_1_load_9 = load i6 %padded_3_1_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_1_load_9"/></StgValue>
</operation>

<operation id="1073" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="6">
<![CDATA[
bb43:798 %padded_3_2_load_9 = load i6 %padded_3_2_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_2_load_9"/></StgValue>
</operation>

<operation id="1074" st_id="24" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="6">
<![CDATA[
bb43:799 %padded_3_3_load_9 = load i6 %padded_3_3_addr_11

]]></Node>
<StgValue><ssdm name="padded_3_3_load_9"/></StgValue>
</operation>

<operation id="1075" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:800 %tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_9, i32 %padded_0_1_load_9, i32 %padded_0_2_load_9, i32 %padded_0_3_load_9, i32 %padded_1_0_load_9, i32 %padded_1_1_load_9, i32 %padded_1_2_load_9, i32 %padded_1_3_load_9, i32 %padded_2_0_load_9, i32 %padded_2_1_load_9, i32 %padded_2_2_load_9, i32 %padded_2_3_load_9, i32 %padded_3_0_load_9, i32 %padded_3_1_load_9, i32 %padded_3_2_load_9, i32 %padded_3_3_load_9, i5 %add_ln36_12

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1076" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="6">
<![CDATA[
bb43:808 %padded_0_0_load_10 = load i6 %padded_0_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_0_load_10"/></StgValue>
</operation>

<operation id="1077" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="6">
<![CDATA[
bb43:809 %padded_0_1_load_10 = load i6 %padded_0_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_1_load_10"/></StgValue>
</operation>

<operation id="1078" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="6">
<![CDATA[
bb43:810 %padded_0_2_load_10 = load i6 %padded_0_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_2_load_10"/></StgValue>
</operation>

<operation id="1079" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="6">
<![CDATA[
bb43:811 %padded_0_3_load_10 = load i6 %padded_0_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_3_load_10"/></StgValue>
</operation>

<operation id="1080" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="6">
<![CDATA[
bb43:812 %padded_1_0_load_10 = load i6 %padded_1_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_0_load_10"/></StgValue>
</operation>

<operation id="1081" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="6">
<![CDATA[
bb43:813 %padded_1_1_load_10 = load i6 %padded_1_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_1_load_10"/></StgValue>
</operation>

<operation id="1082" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="6">
<![CDATA[
bb43:814 %padded_1_2_load_10 = load i6 %padded_1_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_2_load_10"/></StgValue>
</operation>

<operation id="1083" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
bb43:815 %padded_1_3_load_10 = load i6 %padded_1_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_3_load_10"/></StgValue>
</operation>

<operation id="1084" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
bb43:816 %padded_2_0_load_10 = load i6 %padded_2_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_0_load_10"/></StgValue>
</operation>

<operation id="1085" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="6">
<![CDATA[
bb43:817 %padded_2_1_load_10 = load i6 %padded_2_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_1_load_10"/></StgValue>
</operation>

<operation id="1086" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="6">
<![CDATA[
bb43:818 %padded_2_2_load_10 = load i6 %padded_2_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_2_load_10"/></StgValue>
</operation>

<operation id="1087" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="6">
<![CDATA[
bb43:819 %padded_2_3_load_10 = load i6 %padded_2_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_3_load_10"/></StgValue>
</operation>

<operation id="1088" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
bb43:820 %padded_3_0_load_10 = load i6 %padded_3_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_0_load_10"/></StgValue>
</operation>

<operation id="1089" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="6">
<![CDATA[
bb43:821 %padded_3_1_load_10 = load i6 %padded_3_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_1_load_10"/></StgValue>
</operation>

<operation id="1090" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
bb43:822 %padded_3_2_load_10 = load i6 %padded_3_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_2_load_10"/></StgValue>
</operation>

<operation id="1091" st_id="24" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6">
<![CDATA[
bb43:823 %padded_3_3_load_10 = load i6 %padded_3_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_3_load_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1092" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43.preheader:14 %empty_50 = add i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1093" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43.preheader:16 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_50, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1094" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43.preheader:17 %and_ln36_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_9, i2

]]></Node>
<StgValue><ssdm name="and_ln36_2"/></StgValue>
</operation>

<operation id="1095" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:65 %select_ln28_6 = select i1 %icmp_ln29, i4, i4 %and_ln36_2

]]></Node>
<StgValue><ssdm name="select_ln28_6"/></StgValue>
</operation>

<operation id="1096" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:92 %p_mid114 = add i5, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:96 %tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid114, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43:97 %and_ln36_2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_11, i2

]]></Node>
<StgValue><ssdm name="and_ln36_2_mid1"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:98 %select_ln29_7 = select i1 %and_ln28, i4 %and_ln36_2_mid1, i4 %select_ln28_6

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:240 %tmp_48 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="6">
<![CDATA[
bb43:241 %zext_ln36_8 = zext i6 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln36_8"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:242 %padded_0_0_addr_13 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_13"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:251 %padded_0_1_addr_13 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_13"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:256 %padded_0_2_addr_13 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_13"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:261 %padded_0_3_addr_13 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_13"/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:266 %padded_1_0_addr_13 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_13"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:271 %padded_1_1_addr_13 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_13"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:276 %padded_1_2_addr_13 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_13"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:281 %padded_1_3_addr_13 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_13"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:286 %padded_2_0_addr_13 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_13"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:291 %padded_2_1_addr_13 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_13"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:296 %padded_2_2_addr_13 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_13"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:301 %padded_2_3_addr_13 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_13"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:306 %padded_3_0_addr_13 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_13"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:311 %padded_3_1_addr_13 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_13"/></StgValue>
</operation>

<operation id="1116" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:316 %padded_3_2_addr_13 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_13"/></StgValue>
</operation>

<operation id="1117" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:321 %padded_3_3_addr_13 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_8

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_13"/></StgValue>
</operation>

<operation id="1118" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:346 %sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1119" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:736 %mul_1_1 = fmul i32 %bitcast_ln36_6, i32 %conv1_weights_1_1_0_load

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="1120" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:758 %mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1121" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:780 %mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1122" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32">
<![CDATA[
bb43:801 %bitcast_ln36_9 = bitcast i32 %tmp_28

]]></Node>
<StgValue><ssdm name="bitcast_ln36_9"/></StgValue>
</operation>

<operation id="1123" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:802 %mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="2" op_0_bw="4">
<![CDATA[
bb43:804 %trunc_ln36_5 = trunc i4 %select_ln29_7

]]></Node>
<StgValue><ssdm name="trunc_ln36_5"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:805 %or_ln36_10 = or i2 %trunc_ln36_5, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln36_10"/></StgValue>
</operation>

<operation id="1126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:806 %tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_7, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1127" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:807 %add_ln36_13 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_10

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>

<operation id="1128" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="6">
<![CDATA[
bb43:808 %padded_0_0_load_10 = load i6 %padded_0_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_0_load_10"/></StgValue>
</operation>

<operation id="1129" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="6">
<![CDATA[
bb43:809 %padded_0_1_load_10 = load i6 %padded_0_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_1_load_10"/></StgValue>
</operation>

<operation id="1130" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="6">
<![CDATA[
bb43:810 %padded_0_2_load_10 = load i6 %padded_0_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_2_load_10"/></StgValue>
</operation>

<operation id="1131" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="6">
<![CDATA[
bb43:811 %padded_0_3_load_10 = load i6 %padded_0_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_0_3_load_10"/></StgValue>
</operation>

<operation id="1132" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="6">
<![CDATA[
bb43:812 %padded_1_0_load_10 = load i6 %padded_1_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_0_load_10"/></StgValue>
</operation>

<operation id="1133" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="6">
<![CDATA[
bb43:813 %padded_1_1_load_10 = load i6 %padded_1_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_1_load_10"/></StgValue>
</operation>

<operation id="1134" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="6">
<![CDATA[
bb43:814 %padded_1_2_load_10 = load i6 %padded_1_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_2_load_10"/></StgValue>
</operation>

<operation id="1135" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="6">
<![CDATA[
bb43:815 %padded_1_3_load_10 = load i6 %padded_1_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_1_3_load_10"/></StgValue>
</operation>

<operation id="1136" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="6">
<![CDATA[
bb43:816 %padded_2_0_load_10 = load i6 %padded_2_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_0_load_10"/></StgValue>
</operation>

<operation id="1137" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="6">
<![CDATA[
bb43:817 %padded_2_1_load_10 = load i6 %padded_2_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_1_load_10"/></StgValue>
</operation>

<operation id="1138" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="6">
<![CDATA[
bb43:818 %padded_2_2_load_10 = load i6 %padded_2_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_2_load_10"/></StgValue>
</operation>

<operation id="1139" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="6">
<![CDATA[
bb43:819 %padded_2_3_load_10 = load i6 %padded_2_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_2_3_load_10"/></StgValue>
</operation>

<operation id="1140" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="6">
<![CDATA[
bb43:820 %padded_3_0_load_10 = load i6 %padded_3_0_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_0_load_10"/></StgValue>
</operation>

<operation id="1141" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="6">
<![CDATA[
bb43:821 %padded_3_1_load_10 = load i6 %padded_3_1_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_1_load_10"/></StgValue>
</operation>

<operation id="1142" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6">
<![CDATA[
bb43:822 %padded_3_2_load_10 = load i6 %padded_3_2_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_2_load_10"/></StgValue>
</operation>

<operation id="1143" st_id="25" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6">
<![CDATA[
bb43:823 %padded_3_3_load_10 = load i6 %padded_3_3_addr_12

]]></Node>
<StgValue><ssdm name="padded_3_3_load_10"/></StgValue>
</operation>

<operation id="1144" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:824 %tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_10, i32 %padded_0_1_load_10, i32 %padded_0_2_load_10, i32 %padded_0_3_load_10, i32 %padded_1_0_load_10, i32 %padded_1_1_load_10, i32 %padded_1_2_load_10, i32 %padded_1_3_load_10, i32 %padded_2_0_load_10, i32 %padded_2_1_load_10, i32 %padded_2_2_load_10, i32 %padded_2_3_load_10, i32 %padded_3_0_load_10, i32 %padded_3_1_load_10, i32 %padded_3_2_load_10, i32 %padded_3_3_load_10, i5 %add_ln36_13

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1145" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="6">
<![CDATA[
bb43:830 %padded_0_0_load_11 = load i6 %padded_0_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_0_load_11"/></StgValue>
</operation>

<operation id="1146" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="6">
<![CDATA[
bb43:831 %padded_0_1_load_11 = load i6 %padded_0_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_1_load_11"/></StgValue>
</operation>

<operation id="1147" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="6">
<![CDATA[
bb43:832 %padded_0_2_load_11 = load i6 %padded_0_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_2_load_11"/></StgValue>
</operation>

<operation id="1148" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="6">
<![CDATA[
bb43:833 %padded_0_3_load_11 = load i6 %padded_0_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_3_load_11"/></StgValue>
</operation>

<operation id="1149" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="6">
<![CDATA[
bb43:834 %padded_1_0_load_11 = load i6 %padded_1_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_0_load_11"/></StgValue>
</operation>

<operation id="1150" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="6">
<![CDATA[
bb43:835 %padded_1_1_load_11 = load i6 %padded_1_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_1_load_11"/></StgValue>
</operation>

<operation id="1151" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="6">
<![CDATA[
bb43:836 %padded_1_2_load_11 = load i6 %padded_1_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_2_load_11"/></StgValue>
</operation>

<operation id="1152" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
bb43:837 %padded_1_3_load_11 = load i6 %padded_1_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_3_load_11"/></StgValue>
</operation>

<operation id="1153" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="6">
<![CDATA[
bb43:838 %padded_2_0_load_11 = load i6 %padded_2_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_0_load_11"/></StgValue>
</operation>

<operation id="1154" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="6">
<![CDATA[
bb43:839 %padded_2_1_load_11 = load i6 %padded_2_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_1_load_11"/></StgValue>
</operation>

<operation id="1155" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="6">
<![CDATA[
bb43:840 %padded_2_2_load_11 = load i6 %padded_2_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_2_load_11"/></StgValue>
</operation>

<operation id="1156" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="6">
<![CDATA[
bb43:841 %padded_2_3_load_11 = load i6 %padded_2_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_3_load_11"/></StgValue>
</operation>

<operation id="1157" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="6">
<![CDATA[
bb43:842 %padded_3_0_load_11 = load i6 %padded_3_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_0_load_11"/></StgValue>
</operation>

<operation id="1158" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="6">
<![CDATA[
bb43:843 %padded_3_1_load_11 = load i6 %padded_3_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_1_load_11"/></StgValue>
</operation>

<operation id="1159" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="6">
<![CDATA[
bb43:844 %padded_3_2_load_11 = load i6 %padded_3_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_2_load_11"/></StgValue>
</operation>

<operation id="1160" st_id="25" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="6">
<![CDATA[
bb43:845 %padded_3_3_load_11 = load i6 %padded_3_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_3_load_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1161" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:346 %sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1162" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:355 %tmp_54 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1163" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="6">
<![CDATA[
bb43:356 %zext_ln36_13 = zext i6 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln36_13"/></StgValue>
</operation>

<operation id="1164" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:357 %padded_0_0_addr_14 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_14"/></StgValue>
</operation>

<operation id="1165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:366 %padded_0_1_addr_14 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_14"/></StgValue>
</operation>

<operation id="1166" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:371 %padded_0_2_addr_14 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_14"/></StgValue>
</operation>

<operation id="1167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:376 %padded_0_3_addr_14 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_14"/></StgValue>
</operation>

<operation id="1168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:381 %padded_1_0_addr_14 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_14"/></StgValue>
</operation>

<operation id="1169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:386 %padded_1_1_addr_14 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_14"/></StgValue>
</operation>

<operation id="1170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:391 %padded_1_2_addr_14 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_14"/></StgValue>
</operation>

<operation id="1171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:396 %padded_1_3_addr_14 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_14"/></StgValue>
</operation>

<operation id="1172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:401 %padded_2_0_addr_14 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_14"/></StgValue>
</operation>

<operation id="1173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:406 %padded_2_1_addr_14 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_14"/></StgValue>
</operation>

<operation id="1174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:411 %padded_2_2_addr_14 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_14"/></StgValue>
</operation>

<operation id="1175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:416 %padded_2_3_addr_14 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_14"/></StgValue>
</operation>

<operation id="1176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:421 %padded_3_0_addr_14 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_14"/></StgValue>
</operation>

<operation id="1177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:426 %padded_3_1_addr_14 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_14"/></StgValue>
</operation>

<operation id="1178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:431 %padded_3_2_addr_14 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_14"/></StgValue>
</operation>

<operation id="1179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:436 %padded_3_3_addr_14 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_13

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_14"/></StgValue>
</operation>

<operation id="1180" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:758 %mul_1_2 = fmul i32 %bitcast_ln36_7, i32 %conv1_weights_1_2_0_load

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="1181" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:780 %mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1182" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:802 %mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32">
<![CDATA[
bb43:825 %bitcast_ln36_10 = bitcast i32 %tmp_29

]]></Node>
<StgValue><ssdm name="bitcast_ln36_10"/></StgValue>
</operation>

<operation id="1184" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:826 %mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1185" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:828 %or_ln36_11 = or i2 %trunc_ln36_5, i2 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln36_11"/></StgValue>
</operation>

<operation id="1186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:829 %add_ln36_14 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_11

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>

<operation id="1187" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="6">
<![CDATA[
bb43:830 %padded_0_0_load_11 = load i6 %padded_0_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_0_load_11"/></StgValue>
</operation>

<operation id="1188" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="6">
<![CDATA[
bb43:831 %padded_0_1_load_11 = load i6 %padded_0_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_1_load_11"/></StgValue>
</operation>

<operation id="1189" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="6">
<![CDATA[
bb43:832 %padded_0_2_load_11 = load i6 %padded_0_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_2_load_11"/></StgValue>
</operation>

<operation id="1190" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="6">
<![CDATA[
bb43:833 %padded_0_3_load_11 = load i6 %padded_0_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_0_3_load_11"/></StgValue>
</operation>

<operation id="1191" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="6">
<![CDATA[
bb43:834 %padded_1_0_load_11 = load i6 %padded_1_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_0_load_11"/></StgValue>
</operation>

<operation id="1192" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="6">
<![CDATA[
bb43:835 %padded_1_1_load_11 = load i6 %padded_1_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_1_load_11"/></StgValue>
</operation>

<operation id="1193" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="6">
<![CDATA[
bb43:836 %padded_1_2_load_11 = load i6 %padded_1_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_2_load_11"/></StgValue>
</operation>

<operation id="1194" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="6">
<![CDATA[
bb43:837 %padded_1_3_load_11 = load i6 %padded_1_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_1_3_load_11"/></StgValue>
</operation>

<operation id="1195" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="6">
<![CDATA[
bb43:838 %padded_2_0_load_11 = load i6 %padded_2_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_0_load_11"/></StgValue>
</operation>

<operation id="1196" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="6">
<![CDATA[
bb43:839 %padded_2_1_load_11 = load i6 %padded_2_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_1_load_11"/></StgValue>
</operation>

<operation id="1197" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="6">
<![CDATA[
bb43:840 %padded_2_2_load_11 = load i6 %padded_2_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_2_load_11"/></StgValue>
</operation>

<operation id="1198" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="6">
<![CDATA[
bb43:841 %padded_2_3_load_11 = load i6 %padded_2_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_2_3_load_11"/></StgValue>
</operation>

<operation id="1199" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="6">
<![CDATA[
bb43:842 %padded_3_0_load_11 = load i6 %padded_3_0_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_0_load_11"/></StgValue>
</operation>

<operation id="1200" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="6">
<![CDATA[
bb43:843 %padded_3_1_load_11 = load i6 %padded_3_1_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_1_load_11"/></StgValue>
</operation>

<operation id="1201" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="6">
<![CDATA[
bb43:844 %padded_3_2_load_11 = load i6 %padded_3_2_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_2_load_11"/></StgValue>
</operation>

<operation id="1202" st_id="26" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="6">
<![CDATA[
bb43:845 %padded_3_3_load_11 = load i6 %padded_3_3_addr_13

]]></Node>
<StgValue><ssdm name="padded_3_3_load_11"/></StgValue>
</operation>

<operation id="1203" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:846 %tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_11, i32 %padded_0_1_load_11, i32 %padded_0_2_load_11, i32 %padded_0_3_load_11, i32 %padded_1_0_load_11, i32 %padded_1_1_load_11, i32 %padded_1_2_load_11, i32 %padded_1_3_load_11, i32 %padded_2_0_load_11, i32 %padded_2_1_load_11, i32 %padded_2_2_load_11, i32 %padded_2_3_load_11, i32 %padded_3_0_load_11, i32 %padded_3_1_load_11, i32 %padded_3_2_load_11, i32 %padded_3_3_load_11, i5 %add_ln36_14

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1204" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
bb43:852 %padded_0_0_load_12 = load i6 %padded_0_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_0_load_12"/></StgValue>
</operation>

<operation id="1205" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
bb43:853 %padded_0_1_load_12 = load i6 %padded_0_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_1_load_12"/></StgValue>
</operation>

<operation id="1206" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="6">
<![CDATA[
bb43:854 %padded_0_2_load_12 = load i6 %padded_0_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_2_load_12"/></StgValue>
</operation>

<operation id="1207" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
bb43:855 %padded_0_3_load_12 = load i6 %padded_0_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_3_load_12"/></StgValue>
</operation>

<operation id="1208" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="6">
<![CDATA[
bb43:856 %padded_1_0_load_12 = load i6 %padded_1_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_0_load_12"/></StgValue>
</operation>

<operation id="1209" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="6">
<![CDATA[
bb43:857 %padded_1_1_load_12 = load i6 %padded_1_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_1_load_12"/></StgValue>
</operation>

<operation id="1210" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="6">
<![CDATA[
bb43:858 %padded_1_2_load_12 = load i6 %padded_1_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_2_load_12"/></StgValue>
</operation>

<operation id="1211" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="6">
<![CDATA[
bb43:859 %padded_1_3_load_12 = load i6 %padded_1_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_3_load_12"/></StgValue>
</operation>

<operation id="1212" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="6">
<![CDATA[
bb43:860 %padded_2_0_load_12 = load i6 %padded_2_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_0_load_12"/></StgValue>
</operation>

<operation id="1213" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="6">
<![CDATA[
bb43:861 %padded_2_1_load_12 = load i6 %padded_2_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_1_load_12"/></StgValue>
</operation>

<operation id="1214" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="6">
<![CDATA[
bb43:862 %padded_2_2_load_12 = load i6 %padded_2_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_2_load_12"/></StgValue>
</operation>

<operation id="1215" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="6">
<![CDATA[
bb43:863 %padded_2_3_load_12 = load i6 %padded_2_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_3_load_12"/></StgValue>
</operation>

<operation id="1216" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="6">
<![CDATA[
bb43:864 %padded_3_0_load_12 = load i6 %padded_3_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_0_load_12"/></StgValue>
</operation>

<operation id="1217" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="6">
<![CDATA[
bb43:865 %padded_3_1_load_12 = load i6 %padded_3_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_1_load_12"/></StgValue>
</operation>

<operation id="1218" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
bb43:866 %padded_3_2_load_12 = load i6 %padded_3_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_2_load_12"/></StgValue>
</operation>

<operation id="1219" st_id="26" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="6">
<![CDATA[
bb43:867 %padded_3_3_load_12 = load i6 %padded_3_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_3_load_12"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1220" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:346 %sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:470 %tmp_60 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %add_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="6">
<![CDATA[
bb43:471 %zext_ln36_18 = zext i6 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln36_18"/></StgValue>
</operation>

<operation id="1223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:472 %padded_0_0_addr_15 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_15"/></StgValue>
</operation>

<operation id="1224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:481 %padded_0_1_addr_15 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_15"/></StgValue>
</operation>

<operation id="1225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:486 %padded_0_2_addr_15 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_15"/></StgValue>
</operation>

<operation id="1226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:491 %padded_0_3_addr_15 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_15"/></StgValue>
</operation>

<operation id="1227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:496 %padded_1_0_addr_15 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_15"/></StgValue>
</operation>

<operation id="1228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:501 %padded_1_1_addr_15 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_15"/></StgValue>
</operation>

<operation id="1229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:506 %padded_1_2_addr_15 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_15"/></StgValue>
</operation>

<operation id="1230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:511 %padded_1_3_addr_15 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_15"/></StgValue>
</operation>

<operation id="1231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:516 %padded_2_0_addr_15 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_15"/></StgValue>
</operation>

<operation id="1232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:521 %padded_2_1_addr_15 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_15"/></StgValue>
</operation>

<operation id="1233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:526 %padded_2_2_addr_15 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_15"/></StgValue>
</operation>

<operation id="1234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:531 %padded_2_3_addr_15 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_15"/></StgValue>
</operation>

<operation id="1235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:536 %padded_3_0_addr_15 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_15"/></StgValue>
</operation>

<operation id="1236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:541 %padded_3_1_addr_15 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_15"/></StgValue>
</operation>

<operation id="1237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:546 %padded_3_2_addr_15 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_15"/></StgValue>
</operation>

<operation id="1238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:551 %padded_3_3_addr_15 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_18

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_15"/></StgValue>
</operation>

<operation id="1239" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:780 %mul_1_3 = fmul i32 %bitcast_ln36_8, i32 %conv1_weights_1_3_0_load

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="1240" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:802 %mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1241" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:826 %mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32">
<![CDATA[
bb43:847 %bitcast_ln36_11 = bitcast i32 %tmp_30

]]></Node>
<StgValue><ssdm name="bitcast_ln36_11"/></StgValue>
</operation>

<operation id="1243" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:848 %mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="1244" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:850 %or_ln36_12 = or i2 %trunc_ln36_5, i2 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln36_12"/></StgValue>
</operation>

<operation id="1245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:851 %add_ln36_15 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_12

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>

<operation id="1246" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="6">
<![CDATA[
bb43:852 %padded_0_0_load_12 = load i6 %padded_0_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_0_load_12"/></StgValue>
</operation>

<operation id="1247" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="6">
<![CDATA[
bb43:853 %padded_0_1_load_12 = load i6 %padded_0_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_1_load_12"/></StgValue>
</operation>

<operation id="1248" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="6">
<![CDATA[
bb43:854 %padded_0_2_load_12 = load i6 %padded_0_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_2_load_12"/></StgValue>
</operation>

<operation id="1249" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="6">
<![CDATA[
bb43:855 %padded_0_3_load_12 = load i6 %padded_0_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_0_3_load_12"/></StgValue>
</operation>

<operation id="1250" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="6">
<![CDATA[
bb43:856 %padded_1_0_load_12 = load i6 %padded_1_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_0_load_12"/></StgValue>
</operation>

<operation id="1251" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="6">
<![CDATA[
bb43:857 %padded_1_1_load_12 = load i6 %padded_1_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_1_load_12"/></StgValue>
</operation>

<operation id="1252" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="6">
<![CDATA[
bb43:858 %padded_1_2_load_12 = load i6 %padded_1_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_2_load_12"/></StgValue>
</operation>

<operation id="1253" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="6">
<![CDATA[
bb43:859 %padded_1_3_load_12 = load i6 %padded_1_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_1_3_load_12"/></StgValue>
</operation>

<operation id="1254" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="6">
<![CDATA[
bb43:860 %padded_2_0_load_12 = load i6 %padded_2_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_0_load_12"/></StgValue>
</operation>

<operation id="1255" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="6">
<![CDATA[
bb43:861 %padded_2_1_load_12 = load i6 %padded_2_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_1_load_12"/></StgValue>
</operation>

<operation id="1256" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="6">
<![CDATA[
bb43:862 %padded_2_2_load_12 = load i6 %padded_2_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_2_load_12"/></StgValue>
</operation>

<operation id="1257" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="6">
<![CDATA[
bb43:863 %padded_2_3_load_12 = load i6 %padded_2_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_2_3_load_12"/></StgValue>
</operation>

<operation id="1258" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="6">
<![CDATA[
bb43:864 %padded_3_0_load_12 = load i6 %padded_3_0_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_0_load_12"/></StgValue>
</operation>

<operation id="1259" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="6">
<![CDATA[
bb43:865 %padded_3_1_load_12 = load i6 %padded_3_1_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_1_load_12"/></StgValue>
</operation>

<operation id="1260" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="6">
<![CDATA[
bb43:866 %padded_3_2_load_12 = load i6 %padded_3_2_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_2_load_12"/></StgValue>
</operation>

<operation id="1261" st_id="27" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="6">
<![CDATA[
bb43:867 %padded_3_3_load_12 = load i6 %padded_3_3_addr_14

]]></Node>
<StgValue><ssdm name="padded_3_3_load_12"/></StgValue>
</operation>

<operation id="1262" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:868 %tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_12, i32 %padded_0_1_load_12, i32 %padded_0_2_load_12, i32 %padded_0_3_load_12, i32 %padded_1_0_load_12, i32 %padded_1_1_load_12, i32 %padded_1_2_load_12, i32 %padded_1_3_load_12, i32 %padded_2_0_load_12, i32 %padded_2_1_load_12, i32 %padded_2_2_load_12, i32 %padded_2_3_load_12, i32 %padded_3_0_load_12, i32 %padded_3_1_load_12, i32 %padded_3_2_load_12, i32 %padded_3_3_load_12, i5 %add_ln36_15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1263" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="6">
<![CDATA[
bb43:874 %padded_0_0_load_13 = load i6 %padded_0_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_0_load_13"/></StgValue>
</operation>

<operation id="1264" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="6">
<![CDATA[
bb43:875 %padded_0_1_load_13 = load i6 %padded_0_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_1_load_13"/></StgValue>
</operation>

<operation id="1265" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="6">
<![CDATA[
bb43:876 %padded_0_2_load_13 = load i6 %padded_0_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_2_load_13"/></StgValue>
</operation>

<operation id="1266" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="6">
<![CDATA[
bb43:877 %padded_0_3_load_13 = load i6 %padded_0_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_3_load_13"/></StgValue>
</operation>

<operation id="1267" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="6">
<![CDATA[
bb43:878 %padded_1_0_load_13 = load i6 %padded_1_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_0_load_13"/></StgValue>
</operation>

<operation id="1268" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="6">
<![CDATA[
bb43:879 %padded_1_1_load_13 = load i6 %padded_1_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_1_load_13"/></StgValue>
</operation>

<operation id="1269" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="6">
<![CDATA[
bb43:880 %padded_1_2_load_13 = load i6 %padded_1_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_2_load_13"/></StgValue>
</operation>

<operation id="1270" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="6">
<![CDATA[
bb43:881 %padded_1_3_load_13 = load i6 %padded_1_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_3_load_13"/></StgValue>
</operation>

<operation id="1271" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="6">
<![CDATA[
bb43:882 %padded_2_0_load_13 = load i6 %padded_2_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_0_load_13"/></StgValue>
</operation>

<operation id="1272" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="6">
<![CDATA[
bb43:883 %padded_2_1_load_13 = load i6 %padded_2_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_1_load_13"/></StgValue>
</operation>

<operation id="1273" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="6">
<![CDATA[
bb43:884 %padded_2_2_load_13 = load i6 %padded_2_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_2_load_13"/></StgValue>
</operation>

<operation id="1274" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="6">
<![CDATA[
bb43:885 %padded_2_3_load_13 = load i6 %padded_2_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_3_load_13"/></StgValue>
</operation>

<operation id="1275" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
bb43:886 %padded_3_0_load_13 = load i6 %padded_3_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_0_load_13"/></StgValue>
</operation>

<operation id="1276" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="6">
<![CDATA[
bb43:887 %padded_3_1_load_13 = load i6 %padded_3_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_1_load_13"/></StgValue>
</operation>

<operation id="1277" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="6">
<![CDATA[
bb43:888 %padded_3_2_load_13 = load i6 %padded_3_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_2_load_13"/></StgValue>
</operation>

<operation id="1278" st_id="27" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="6">
<![CDATA[
bb43:889 %padded_3_3_load_13 = load i6 %padded_3_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_3_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1279" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:346 %sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:585 %tmp_66 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_6, i3 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="6">
<![CDATA[
bb43:586 %zext_ln36_23 = zext i6 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln36_23"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:587 %padded_0_0_addr_16 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_16"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:596 %padded_0_1_addr_16 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_16"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:601 %padded_0_2_addr_16 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_16"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:606 %padded_0_3_addr_16 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_16"/></StgValue>
</operation>

<operation id="1286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:611 %padded_1_0_addr_16 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_16"/></StgValue>
</operation>

<operation id="1287" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:616 %padded_1_1_addr_16 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_16"/></StgValue>
</operation>

<operation id="1288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:621 %padded_1_2_addr_16 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_16"/></StgValue>
</operation>

<operation id="1289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:626 %padded_1_3_addr_16 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_16"/></StgValue>
</operation>

<operation id="1290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:631 %padded_2_0_addr_16 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_16"/></StgValue>
</operation>

<operation id="1291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:636 %padded_2_1_addr_16 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_16"/></StgValue>
</operation>

<operation id="1292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:641 %padded_2_2_addr_16 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_16"/></StgValue>
</operation>

<operation id="1293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:646 %padded_2_3_addr_16 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_16"/></StgValue>
</operation>

<operation id="1294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:651 %padded_3_0_addr_16 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_16"/></StgValue>
</operation>

<operation id="1295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:656 %padded_3_1_addr_16 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_16"/></StgValue>
</operation>

<operation id="1296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:661 %padded_3_2_addr_16 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_16"/></StgValue>
</operation>

<operation id="1297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:666 %padded_3_3_addr_16 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_23

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_16"/></StgValue>
</operation>

<operation id="1298" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:802 %mul_1_4 = fmul i32 %bitcast_ln36_9, i32 %conv1_weights_1_4_0_load

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="1299" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:826 %mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1300" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:848 %mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="1301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32">
<![CDATA[
bb43:869 %bitcast_ln36_12 = bitcast i32 %tmp_31

]]></Node>
<StgValue><ssdm name="bitcast_ln36_12"/></StgValue>
</operation>

<operation id="1302" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:870 %mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="1303" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:872 %or_ln36_13 = or i2 %trunc_ln36_5, i2 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln36_13"/></StgValue>
</operation>

<operation id="1304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:873 %add_ln36_16 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_13

]]></Node>
<StgValue><ssdm name="add_ln36_16"/></StgValue>
</operation>

<operation id="1305" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="6">
<![CDATA[
bb43:874 %padded_0_0_load_13 = load i6 %padded_0_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_0_load_13"/></StgValue>
</operation>

<operation id="1306" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="6">
<![CDATA[
bb43:875 %padded_0_1_load_13 = load i6 %padded_0_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_1_load_13"/></StgValue>
</operation>

<operation id="1307" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="6">
<![CDATA[
bb43:876 %padded_0_2_load_13 = load i6 %padded_0_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_2_load_13"/></StgValue>
</operation>

<operation id="1308" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="6">
<![CDATA[
bb43:877 %padded_0_3_load_13 = load i6 %padded_0_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_0_3_load_13"/></StgValue>
</operation>

<operation id="1309" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="6">
<![CDATA[
bb43:878 %padded_1_0_load_13 = load i6 %padded_1_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_0_load_13"/></StgValue>
</operation>

<operation id="1310" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="6">
<![CDATA[
bb43:879 %padded_1_1_load_13 = load i6 %padded_1_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_1_load_13"/></StgValue>
</operation>

<operation id="1311" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="6">
<![CDATA[
bb43:880 %padded_1_2_load_13 = load i6 %padded_1_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_2_load_13"/></StgValue>
</operation>

<operation id="1312" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="6">
<![CDATA[
bb43:881 %padded_1_3_load_13 = load i6 %padded_1_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_1_3_load_13"/></StgValue>
</operation>

<operation id="1313" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="6">
<![CDATA[
bb43:882 %padded_2_0_load_13 = load i6 %padded_2_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_0_load_13"/></StgValue>
</operation>

<operation id="1314" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="6">
<![CDATA[
bb43:883 %padded_2_1_load_13 = load i6 %padded_2_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_1_load_13"/></StgValue>
</operation>

<operation id="1315" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="6">
<![CDATA[
bb43:884 %padded_2_2_load_13 = load i6 %padded_2_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_2_load_13"/></StgValue>
</operation>

<operation id="1316" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="6">
<![CDATA[
bb43:885 %padded_2_3_load_13 = load i6 %padded_2_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_2_3_load_13"/></StgValue>
</operation>

<operation id="1317" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="6">
<![CDATA[
bb43:886 %padded_3_0_load_13 = load i6 %padded_3_0_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_0_load_13"/></StgValue>
</operation>

<operation id="1318" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="6">
<![CDATA[
bb43:887 %padded_3_1_load_13 = load i6 %padded_3_1_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_1_load_13"/></StgValue>
</operation>

<operation id="1319" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="6">
<![CDATA[
bb43:888 %padded_3_2_load_13 = load i6 %padded_3_2_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_2_load_13"/></StgValue>
</operation>

<operation id="1320" st_id="28" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="6">
<![CDATA[
bb43:889 %padded_3_3_load_13 = load i6 %padded_3_3_addr_15

]]></Node>
<StgValue><ssdm name="padded_3_3_load_13"/></StgValue>
</operation>

<operation id="1321" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:890 %tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_13, i32 %padded_0_1_load_13, i32 %padded_0_2_load_13, i32 %padded_0_3_load_13, i32 %padded_1_0_load_13, i32 %padded_1_1_load_13, i32 %padded_1_2_load_13, i32 %padded_1_3_load_13, i32 %padded_2_0_load_13, i32 %padded_2_1_load_13, i32 %padded_2_2_load_13, i32 %padded_2_3_load_13, i32 %padded_3_0_load_13, i32 %padded_3_1_load_13, i32 %padded_3_2_load_13, i32 %padded_3_3_load_13, i5 %add_ln36_16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1322" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="6">
<![CDATA[
bb43:896 %padded_0_0_load_14 = load i6 %padded_0_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_0_load_14"/></StgValue>
</operation>

<operation id="1323" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="6">
<![CDATA[
bb43:897 %padded_0_1_load_14 = load i6 %padded_0_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_1_load_14"/></StgValue>
</operation>

<operation id="1324" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
bb43:898 %padded_0_2_load_14 = load i6 %padded_0_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_2_load_14"/></StgValue>
</operation>

<operation id="1325" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="6">
<![CDATA[
bb43:899 %padded_0_3_load_14 = load i6 %padded_0_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_3_load_14"/></StgValue>
</operation>

<operation id="1326" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
bb43:900 %padded_1_0_load_14 = load i6 %padded_1_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_0_load_14"/></StgValue>
</operation>

<operation id="1327" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="6">
<![CDATA[
bb43:901 %padded_1_1_load_14 = load i6 %padded_1_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_1_load_14"/></StgValue>
</operation>

<operation id="1328" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="6">
<![CDATA[
bb43:902 %padded_1_2_load_14 = load i6 %padded_1_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_2_load_14"/></StgValue>
</operation>

<operation id="1329" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="6">
<![CDATA[
bb43:903 %padded_1_3_load_14 = load i6 %padded_1_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_3_load_14"/></StgValue>
</operation>

<operation id="1330" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="6">
<![CDATA[
bb43:904 %padded_2_0_load_14 = load i6 %padded_2_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_0_load_14"/></StgValue>
</operation>

<operation id="1331" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="6">
<![CDATA[
bb43:905 %padded_2_1_load_14 = load i6 %padded_2_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_1_load_14"/></StgValue>
</operation>

<operation id="1332" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="6">
<![CDATA[
bb43:906 %padded_2_2_load_14 = load i6 %padded_2_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_2_load_14"/></StgValue>
</operation>

<operation id="1333" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="6">
<![CDATA[
bb43:907 %padded_2_3_load_14 = load i6 %padded_2_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_3_load_14"/></StgValue>
</operation>

<operation id="1334" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="6">
<![CDATA[
bb43:908 %padded_3_0_load_14 = load i6 %padded_3_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_0_load_14"/></StgValue>
</operation>

<operation id="1335" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="6">
<![CDATA[
bb43:909 %padded_3_1_load_14 = load i6 %padded_3_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_1_load_14"/></StgValue>
</operation>

<operation id="1336" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="6">
<![CDATA[
bb43:910 %padded_3_2_load_14 = load i6 %padded_3_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_2_load_14"/></StgValue>
</operation>

<operation id="1337" st_id="28" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="6">
<![CDATA[
bb43:911 %padded_3_3_load_14 = load i6 %padded_3_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_3_load_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1338" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43.preheader:19 %add_ln36_30 = add i3, i3 %trunc_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_30"/></StgValue>
</operation>

<operation id="1339" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43.preheader:23 %xor_ln36 = xor i3 %trunc_ln36, i3

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="1340" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:100 %add_ln36_35 = add i3, i3 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_35"/></StgValue>
</operation>

<operation id="1341" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:101 %select_ln28_12 = select i1 %icmp_ln29, i3, i3 %add_ln36_30

]]></Node>
<StgValue><ssdm name="select_ln28_12"/></StgValue>
</operation>

<operation id="1342" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:102 %select_ln29_8 = select i1 %and_ln28, i3 %add_ln36_35, i3 %select_ln28_12

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="1343" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
bb43:107 %xor_ln36_2 = xor i3 %trunc_ln36_1, i3

]]></Node>
<StgValue><ssdm name="xor_ln36_2"/></StgValue>
</operation>

<operation id="1344" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:108 %select_ln28_13 = select i1 %icmp_ln29, i3, i3 %xor_ln36

]]></Node>
<StgValue><ssdm name="select_ln28_13"/></StgValue>
</operation>

<operation id="1345" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:109 %select_ln29_10 = select i1 %and_ln28, i3 %xor_ln36_2, i3 %select_ln28_13

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="1346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:126 %tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="6">
<![CDATA[
bb43:127 %zext_ln36_4 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln36_4"/></StgValue>
</operation>

<operation id="1348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:128 %padded_0_0_addr_17 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_17"/></StgValue>
</operation>

<operation id="1349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:135 %padded_0_1_addr_17 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_17"/></StgValue>
</operation>

<operation id="1350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:140 %padded_0_2_addr_17 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_17"/></StgValue>
</operation>

<operation id="1351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:145 %padded_0_3_addr_17 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_17"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:150 %padded_1_0_addr_17 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_17"/></StgValue>
</operation>

<operation id="1353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:155 %padded_1_1_addr_17 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_17"/></StgValue>
</operation>

<operation id="1354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:160 %padded_1_2_addr_17 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_17"/></StgValue>
</operation>

<operation id="1355" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:165 %padded_1_3_addr_17 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_17"/></StgValue>
</operation>

<operation id="1356" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:170 %padded_2_0_addr_17 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_17"/></StgValue>
</operation>

<operation id="1357" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:175 %padded_2_1_addr_17 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_17"/></StgValue>
</operation>

<operation id="1358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:180 %padded_2_2_addr_17 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_17"/></StgValue>
</operation>

<operation id="1359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:185 %padded_2_3_addr_17 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_17"/></StgValue>
</operation>

<operation id="1360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:190 %padded_3_0_addr_17 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_17"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:195 %padded_3_1_addr_17 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_17"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:200 %padded_3_2_addr_17 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_17"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:205 %padded_3_3_addr_17 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_4

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_17"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:346 %sum_4_0_1 = fadd i32 %sum_4, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:826 %mul_2 = fmul i32 %bitcast_ln36_10, i32 %conv1_weights_2_0_0_load

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:848 %mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:870 %mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="1368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32">
<![CDATA[
bb43:891 %bitcast_ln36_13 = bitcast i32 %tmp_32

]]></Node>
<StgValue><ssdm name="bitcast_ln36_13"/></StgValue>
</operation>

<operation id="1369" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:892 %mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="1370" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:894 %or_ln36_14 = or i2 %trunc_ln36_5, i2 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln36_14"/></StgValue>
</operation>

<operation id="1371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:895 %add_ln36_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_71, i2 %or_ln36_14

]]></Node>
<StgValue><ssdm name="add_ln36_17"/></StgValue>
</operation>

<operation id="1372" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="6">
<![CDATA[
bb43:896 %padded_0_0_load_14 = load i6 %padded_0_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_0_load_14"/></StgValue>
</operation>

<operation id="1373" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="6">
<![CDATA[
bb43:897 %padded_0_1_load_14 = load i6 %padded_0_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_1_load_14"/></StgValue>
</operation>

<operation id="1374" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="6">
<![CDATA[
bb43:898 %padded_0_2_load_14 = load i6 %padded_0_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_2_load_14"/></StgValue>
</operation>

<operation id="1375" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="6">
<![CDATA[
bb43:899 %padded_0_3_load_14 = load i6 %padded_0_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_0_3_load_14"/></StgValue>
</operation>

<operation id="1376" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="6">
<![CDATA[
bb43:900 %padded_1_0_load_14 = load i6 %padded_1_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_0_load_14"/></StgValue>
</operation>

<operation id="1377" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="6">
<![CDATA[
bb43:901 %padded_1_1_load_14 = load i6 %padded_1_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_1_load_14"/></StgValue>
</operation>

<operation id="1378" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="6">
<![CDATA[
bb43:902 %padded_1_2_load_14 = load i6 %padded_1_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_2_load_14"/></StgValue>
</operation>

<operation id="1379" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="6">
<![CDATA[
bb43:903 %padded_1_3_load_14 = load i6 %padded_1_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_1_3_load_14"/></StgValue>
</operation>

<operation id="1380" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="6">
<![CDATA[
bb43:904 %padded_2_0_load_14 = load i6 %padded_2_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_0_load_14"/></StgValue>
</operation>

<operation id="1381" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="6">
<![CDATA[
bb43:905 %padded_2_1_load_14 = load i6 %padded_2_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_1_load_14"/></StgValue>
</operation>

<operation id="1382" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="6">
<![CDATA[
bb43:906 %padded_2_2_load_14 = load i6 %padded_2_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_2_load_14"/></StgValue>
</operation>

<operation id="1383" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="6">
<![CDATA[
bb43:907 %padded_2_3_load_14 = load i6 %padded_2_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_2_3_load_14"/></StgValue>
</operation>

<operation id="1384" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="6">
<![CDATA[
bb43:908 %padded_3_0_load_14 = load i6 %padded_3_0_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_0_load_14"/></StgValue>
</operation>

<operation id="1385" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="6">
<![CDATA[
bb43:909 %padded_3_1_load_14 = load i6 %padded_3_1_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_1_load_14"/></StgValue>
</operation>

<operation id="1386" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="6">
<![CDATA[
bb43:910 %padded_3_2_load_14 = load i6 %padded_3_2_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_2_load_14"/></StgValue>
</operation>

<operation id="1387" st_id="29" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="6">
<![CDATA[
bb43:911 %padded_3_3_load_14 = load i6 %padded_3_3_addr_16

]]></Node>
<StgValue><ssdm name="padded_3_3_load_14"/></StgValue>
</operation>

<operation id="1388" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:912 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_14, i32 %padded_0_1_load_14, i32 %padded_0_2_load_14, i32 %padded_0_3_load_14, i32 %padded_1_0_load_14, i32 %padded_1_1_load_14, i32 %padded_1_2_load_14, i32 %padded_1_3_load_14, i32 %padded_2_0_load_14, i32 %padded_2_1_load_14, i32 %padded_2_2_load_14, i32 %padded_2_3_load_14, i32 %padded_3_0_load_14, i32 %padded_3_1_load_14, i32 %padded_3_2_load_14, i32 %padded_3_3_load_14, i5 %add_ln36_17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1389" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="6">
<![CDATA[
bb43:920 %padded_0_0_load_15 = load i6 %padded_0_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_0_load_15"/></StgValue>
</operation>

<operation id="1390" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="6">
<![CDATA[
bb43:921 %padded_0_1_load_15 = load i6 %padded_0_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_1_load_15"/></StgValue>
</operation>

<operation id="1391" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="6">
<![CDATA[
bb43:922 %padded_0_2_load_15 = load i6 %padded_0_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_2_load_15"/></StgValue>
</operation>

<operation id="1392" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="6">
<![CDATA[
bb43:923 %padded_0_3_load_15 = load i6 %padded_0_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_3_load_15"/></StgValue>
</operation>

<operation id="1393" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="6">
<![CDATA[
bb43:924 %padded_1_0_load_15 = load i6 %padded_1_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_0_load_15"/></StgValue>
</operation>

<operation id="1394" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="6">
<![CDATA[
bb43:925 %padded_1_1_load_15 = load i6 %padded_1_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_1_load_15"/></StgValue>
</operation>

<operation id="1395" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="6">
<![CDATA[
bb43:926 %padded_1_2_load_15 = load i6 %padded_1_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_2_load_15"/></StgValue>
</operation>

<operation id="1396" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="6">
<![CDATA[
bb43:927 %padded_1_3_load_15 = load i6 %padded_1_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_3_load_15"/></StgValue>
</operation>

<operation id="1397" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="6">
<![CDATA[
bb43:928 %padded_2_0_load_15 = load i6 %padded_2_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_0_load_15"/></StgValue>
</operation>

<operation id="1398" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="6">
<![CDATA[
bb43:929 %padded_2_1_load_15 = load i6 %padded_2_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_1_load_15"/></StgValue>
</operation>

<operation id="1399" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="6">
<![CDATA[
bb43:930 %padded_2_2_load_15 = load i6 %padded_2_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_2_load_15"/></StgValue>
</operation>

<operation id="1400" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="6">
<![CDATA[
bb43:931 %padded_2_3_load_15 = load i6 %padded_2_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_3_load_15"/></StgValue>
</operation>

<operation id="1401" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="6">
<![CDATA[
bb43:932 %padded_3_0_load_15 = load i6 %padded_3_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_0_load_15"/></StgValue>
</operation>

<operation id="1402" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="6">
<![CDATA[
bb43:933 %padded_3_1_load_15 = load i6 %padded_3_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_1_load_15"/></StgValue>
</operation>

<operation id="1403" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="6">
<![CDATA[
bb43:934 %padded_3_2_load_15 = load i6 %padded_3_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_2_load_15"/></StgValue>
</operation>

<operation id="1404" st_id="29" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="6">
<![CDATA[
bb43:935 %padded_3_3_load_15 = load i6 %padded_3_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_3_load_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1405" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43.preheader:18 %empty_51 = add i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1406" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43.preheader:20 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_51, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1407" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43.preheader:21 %and_ln36_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_2, i2

]]></Node>
<StgValue><ssdm name="and_ln36_3"/></StgValue>
</operation>

<operation id="1408" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:66 %select_ln28_7 = select i1 %icmp_ln29, i4, i4 %and_ln36_3

]]></Node>
<StgValue><ssdm name="select_ln28_7"/></StgValue>
</operation>

<operation id="1409" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:99 %p_mid116 = add i5, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="1410" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:103 %tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid116, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43:104 %and_ln36_3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_12, i2

]]></Node>
<StgValue><ssdm name="and_ln36_3_mid1"/></StgValue>
</operation>

<operation id="1412" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:105 %select_ln29_9 = select i1 %and_ln28, i4 %and_ln36_3_mid1, i4 %select_ln28_7

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="1413" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:243 %tmp_49 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="6">
<![CDATA[
bb43:244 %zext_ln36_9 = zext i6 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln36_9"/></StgValue>
</operation>

<operation id="1415" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:245 %padded_0_0_addr_18 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_18"/></StgValue>
</operation>

<operation id="1416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:252 %padded_0_1_addr_18 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_18"/></StgValue>
</operation>

<operation id="1417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:257 %padded_0_2_addr_18 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_18"/></StgValue>
</operation>

<operation id="1418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:262 %padded_0_3_addr_18 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_18"/></StgValue>
</operation>

<operation id="1419" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:267 %padded_1_0_addr_18 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_18"/></StgValue>
</operation>

<operation id="1420" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:272 %padded_1_1_addr_18 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_18"/></StgValue>
</operation>

<operation id="1421" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:277 %padded_1_2_addr_18 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_18"/></StgValue>
</operation>

<operation id="1422" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:282 %padded_1_3_addr_18 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_18"/></StgValue>
</operation>

<operation id="1423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:287 %padded_2_0_addr_18 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_18"/></StgValue>
</operation>

<operation id="1424" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:292 %padded_2_1_addr_18 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_18"/></StgValue>
</operation>

<operation id="1425" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:297 %padded_2_2_addr_18 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_18"/></StgValue>
</operation>

<operation id="1426" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:302 %padded_2_3_addr_18 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_18"/></StgValue>
</operation>

<operation id="1427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:307 %padded_3_0_addr_18 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_18"/></StgValue>
</operation>

<operation id="1428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:312 %padded_3_1_addr_18 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_18"/></StgValue>
</operation>

<operation id="1429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:317 %padded_3_2_addr_18 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_18"/></StgValue>
</operation>

<operation id="1430" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:322 %padded_3_3_addr_18 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_9

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_18"/></StgValue>
</operation>

<operation id="1431" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:461 %sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="1432" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:848 %mul_2_1 = fmul i32 %bitcast_ln36_11, i32 %conv1_weights_2_1_0_load

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="1433" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:870 %mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="1434" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:892 %mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="1435" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32">
<![CDATA[
bb43:913 %bitcast_ln36_14 = bitcast i32 %tmp_33

]]></Node>
<StgValue><ssdm name="bitcast_ln36_14"/></StgValue>
</operation>

<operation id="1436" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:914 %mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="1437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="2" op_0_bw="4">
<![CDATA[
bb43:916 %trunc_ln36_6 = trunc i4 %select_ln29_9

]]></Node>
<StgValue><ssdm name="trunc_ln36_6"/></StgValue>
</operation>

<operation id="1438" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:917 %or_ln36_15 = or i2 %trunc_ln36_6, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln36_15"/></StgValue>
</operation>

<operation id="1439" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:918 %tmp_72 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_9, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:919 %add_ln36_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_15

]]></Node>
<StgValue><ssdm name="add_ln36_18"/></StgValue>
</operation>

<operation id="1441" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="6">
<![CDATA[
bb43:920 %padded_0_0_load_15 = load i6 %padded_0_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_0_load_15"/></StgValue>
</operation>

<operation id="1442" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="6">
<![CDATA[
bb43:921 %padded_0_1_load_15 = load i6 %padded_0_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_1_load_15"/></StgValue>
</operation>

<operation id="1443" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="6">
<![CDATA[
bb43:922 %padded_0_2_load_15 = load i6 %padded_0_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_2_load_15"/></StgValue>
</operation>

<operation id="1444" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="6">
<![CDATA[
bb43:923 %padded_0_3_load_15 = load i6 %padded_0_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_0_3_load_15"/></StgValue>
</operation>

<operation id="1445" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="6">
<![CDATA[
bb43:924 %padded_1_0_load_15 = load i6 %padded_1_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_0_load_15"/></StgValue>
</operation>

<operation id="1446" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="6">
<![CDATA[
bb43:925 %padded_1_1_load_15 = load i6 %padded_1_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_1_load_15"/></StgValue>
</operation>

<operation id="1447" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="6">
<![CDATA[
bb43:926 %padded_1_2_load_15 = load i6 %padded_1_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_2_load_15"/></StgValue>
</operation>

<operation id="1448" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="6">
<![CDATA[
bb43:927 %padded_1_3_load_15 = load i6 %padded_1_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_1_3_load_15"/></StgValue>
</operation>

<operation id="1449" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="6">
<![CDATA[
bb43:928 %padded_2_0_load_15 = load i6 %padded_2_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_0_load_15"/></StgValue>
</operation>

<operation id="1450" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="6">
<![CDATA[
bb43:929 %padded_2_1_load_15 = load i6 %padded_2_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_1_load_15"/></StgValue>
</operation>

<operation id="1451" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="6">
<![CDATA[
bb43:930 %padded_2_2_load_15 = load i6 %padded_2_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_2_load_15"/></StgValue>
</operation>

<operation id="1452" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="6">
<![CDATA[
bb43:931 %padded_2_3_load_15 = load i6 %padded_2_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_2_3_load_15"/></StgValue>
</operation>

<operation id="1453" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="6">
<![CDATA[
bb43:932 %padded_3_0_load_15 = load i6 %padded_3_0_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_0_load_15"/></StgValue>
</operation>

<operation id="1454" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="6">
<![CDATA[
bb43:933 %padded_3_1_load_15 = load i6 %padded_3_1_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_1_load_15"/></StgValue>
</operation>

<operation id="1455" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="6">
<![CDATA[
bb43:934 %padded_3_2_load_15 = load i6 %padded_3_2_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_2_load_15"/></StgValue>
</operation>

<operation id="1456" st_id="30" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="6">
<![CDATA[
bb43:935 %padded_3_3_load_15 = load i6 %padded_3_3_addr_17

]]></Node>
<StgValue><ssdm name="padded_3_3_load_15"/></StgValue>
</operation>

<operation id="1457" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:936 %tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_15, i32 %padded_0_1_load_15, i32 %padded_0_2_load_15, i32 %padded_0_3_load_15, i32 %padded_1_0_load_15, i32 %padded_1_1_load_15, i32 %padded_1_2_load_15, i32 %padded_1_3_load_15, i32 %padded_2_0_load_15, i32 %padded_2_1_load_15, i32 %padded_2_2_load_15, i32 %padded_2_3_load_15, i32 %padded_3_0_load_15, i32 %padded_3_1_load_15, i32 %padded_3_2_load_15, i32 %padded_3_3_load_15, i5 %add_ln36_18

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1458" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="6">
<![CDATA[
bb43:942 %padded_0_0_load_16 = load i6 %padded_0_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_0_load_16"/></StgValue>
</operation>

<operation id="1459" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="6">
<![CDATA[
bb43:943 %padded_0_1_load_16 = load i6 %padded_0_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_1_load_16"/></StgValue>
</operation>

<operation id="1460" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="6">
<![CDATA[
bb43:944 %padded_0_2_load_16 = load i6 %padded_0_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_2_load_16"/></StgValue>
</operation>

<operation id="1461" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="6">
<![CDATA[
bb43:945 %padded_0_3_load_16 = load i6 %padded_0_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_3_load_16"/></StgValue>
</operation>

<operation id="1462" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
bb43:946 %padded_1_0_load_16 = load i6 %padded_1_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_0_load_16"/></StgValue>
</operation>

<operation id="1463" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="6">
<![CDATA[
bb43:947 %padded_1_1_load_16 = load i6 %padded_1_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_1_load_16"/></StgValue>
</operation>

<operation id="1464" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="6">
<![CDATA[
bb43:948 %padded_1_2_load_16 = load i6 %padded_1_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_2_load_16"/></StgValue>
</operation>

<operation id="1465" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="6">
<![CDATA[
bb43:949 %padded_1_3_load_16 = load i6 %padded_1_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_3_load_16"/></StgValue>
</operation>

<operation id="1466" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="6">
<![CDATA[
bb43:950 %padded_2_0_load_16 = load i6 %padded_2_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_0_load_16"/></StgValue>
</operation>

<operation id="1467" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="6">
<![CDATA[
bb43:951 %padded_2_1_load_16 = load i6 %padded_2_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_1_load_16"/></StgValue>
</operation>

<operation id="1468" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="6">
<![CDATA[
bb43:952 %padded_2_2_load_16 = load i6 %padded_2_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_2_load_16"/></StgValue>
</operation>

<operation id="1469" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="6">
<![CDATA[
bb43:953 %padded_2_3_load_16 = load i6 %padded_2_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_3_load_16"/></StgValue>
</operation>

<operation id="1470" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="6">
<![CDATA[
bb43:954 %padded_3_0_load_16 = load i6 %padded_3_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_0_load_16"/></StgValue>
</operation>

<operation id="1471" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="6">
<![CDATA[
bb43:955 %padded_3_1_load_16 = load i6 %padded_3_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_1_load_16"/></StgValue>
</operation>

<operation id="1472" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="6">
<![CDATA[
bb43:956 %padded_3_2_load_16 = load i6 %padded_3_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_2_load_16"/></StgValue>
</operation>

<operation id="1473" st_id="30" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="6">
<![CDATA[
bb43:957 %padded_3_3_load_16 = load i6 %padded_3_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_3_load_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:358 %tmp_55 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="6">
<![CDATA[
bb43:359 %zext_ln36_14 = zext i6 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln36_14"/></StgValue>
</operation>

<operation id="1476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:360 %padded_0_0_addr_19 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_19"/></StgValue>
</operation>

<operation id="1477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:367 %padded_0_1_addr_19 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_19"/></StgValue>
</operation>

<operation id="1478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:372 %padded_0_2_addr_19 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_19"/></StgValue>
</operation>

<operation id="1479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:377 %padded_0_3_addr_19 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_19"/></StgValue>
</operation>

<operation id="1480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:382 %padded_1_0_addr_19 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_19"/></StgValue>
</operation>

<operation id="1481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:387 %padded_1_1_addr_19 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_19"/></StgValue>
</operation>

<operation id="1482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:392 %padded_1_2_addr_19 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_19"/></StgValue>
</operation>

<operation id="1483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:397 %padded_1_3_addr_19 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_19"/></StgValue>
</operation>

<operation id="1484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:402 %padded_2_0_addr_19 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_19"/></StgValue>
</operation>

<operation id="1485" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:407 %padded_2_1_addr_19 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_19"/></StgValue>
</operation>

<operation id="1486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:412 %padded_2_2_addr_19 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_19"/></StgValue>
</operation>

<operation id="1487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:417 %padded_2_3_addr_19 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_19"/></StgValue>
</operation>

<operation id="1488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:422 %padded_3_0_addr_19 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_19"/></StgValue>
</operation>

<operation id="1489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:427 %padded_3_1_addr_19 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_19"/></StgValue>
</operation>

<operation id="1490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:432 %padded_3_2_addr_19 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_19"/></StgValue>
</operation>

<operation id="1491" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:437 %padded_3_3_addr_19 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_14

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_19"/></StgValue>
</operation>

<operation id="1492" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:461 %sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="1493" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:870 %mul_2_2 = fmul i32 %bitcast_ln36_12, i32 %conv1_weights_2_2_0_load

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="1494" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:892 %mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="1495" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:914 %mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="1496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32">
<![CDATA[
bb43:937 %bitcast_ln36_15 = bitcast i32 %tmp_34

]]></Node>
<StgValue><ssdm name="bitcast_ln36_15"/></StgValue>
</operation>

<operation id="1497" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:938 %mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1498" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:940 %or_ln36_16 = or i2 %trunc_ln36_6, i2 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln36_16"/></StgValue>
</operation>

<operation id="1499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:941 %add_ln36_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_16

]]></Node>
<StgValue><ssdm name="add_ln36_19"/></StgValue>
</operation>

<operation id="1500" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="6">
<![CDATA[
bb43:942 %padded_0_0_load_16 = load i6 %padded_0_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_0_load_16"/></StgValue>
</operation>

<operation id="1501" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="6">
<![CDATA[
bb43:943 %padded_0_1_load_16 = load i6 %padded_0_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_1_load_16"/></StgValue>
</operation>

<operation id="1502" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="6">
<![CDATA[
bb43:944 %padded_0_2_load_16 = load i6 %padded_0_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_2_load_16"/></StgValue>
</operation>

<operation id="1503" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="6">
<![CDATA[
bb43:945 %padded_0_3_load_16 = load i6 %padded_0_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_0_3_load_16"/></StgValue>
</operation>

<operation id="1504" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
bb43:946 %padded_1_0_load_16 = load i6 %padded_1_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_0_load_16"/></StgValue>
</operation>

<operation id="1505" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="6">
<![CDATA[
bb43:947 %padded_1_1_load_16 = load i6 %padded_1_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_1_load_16"/></StgValue>
</operation>

<operation id="1506" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="6">
<![CDATA[
bb43:948 %padded_1_2_load_16 = load i6 %padded_1_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_2_load_16"/></StgValue>
</operation>

<operation id="1507" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="6">
<![CDATA[
bb43:949 %padded_1_3_load_16 = load i6 %padded_1_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_1_3_load_16"/></StgValue>
</operation>

<operation id="1508" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="6">
<![CDATA[
bb43:950 %padded_2_0_load_16 = load i6 %padded_2_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_0_load_16"/></StgValue>
</operation>

<operation id="1509" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="6">
<![CDATA[
bb43:951 %padded_2_1_load_16 = load i6 %padded_2_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_1_load_16"/></StgValue>
</operation>

<operation id="1510" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="6">
<![CDATA[
bb43:952 %padded_2_2_load_16 = load i6 %padded_2_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_2_load_16"/></StgValue>
</operation>

<operation id="1511" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="6">
<![CDATA[
bb43:953 %padded_2_3_load_16 = load i6 %padded_2_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_2_3_load_16"/></StgValue>
</operation>

<operation id="1512" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="6">
<![CDATA[
bb43:954 %padded_3_0_load_16 = load i6 %padded_3_0_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_0_load_16"/></StgValue>
</operation>

<operation id="1513" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="6">
<![CDATA[
bb43:955 %padded_3_1_load_16 = load i6 %padded_3_1_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_1_load_16"/></StgValue>
</operation>

<operation id="1514" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="6">
<![CDATA[
bb43:956 %padded_3_2_load_16 = load i6 %padded_3_2_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_2_load_16"/></StgValue>
</operation>

<operation id="1515" st_id="31" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="6">
<![CDATA[
bb43:957 %padded_3_3_load_16 = load i6 %padded_3_3_addr_18

]]></Node>
<StgValue><ssdm name="padded_3_3_load_16"/></StgValue>
</operation>

<operation id="1516" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:958 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_16, i32 %padded_0_1_load_16, i32 %padded_0_2_load_16, i32 %padded_0_3_load_16, i32 %padded_1_0_load_16, i32 %padded_1_1_load_16, i32 %padded_1_2_load_16, i32 %padded_1_3_load_16, i32 %padded_2_0_load_16, i32 %padded_2_1_load_16, i32 %padded_2_2_load_16, i32 %padded_2_3_load_16, i32 %padded_3_0_load_16, i32 %padded_3_1_load_16, i32 %padded_3_2_load_16, i32 %padded_3_3_load_16, i5 %add_ln36_19

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1517" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="6">
<![CDATA[
bb43:964 %padded_0_0_load_17 = load i6 %padded_0_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_0_load_17"/></StgValue>
</operation>

<operation id="1518" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="6">
<![CDATA[
bb43:965 %padded_0_1_load_17 = load i6 %padded_0_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_1_load_17"/></StgValue>
</operation>

<operation id="1519" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="6">
<![CDATA[
bb43:966 %padded_0_2_load_17 = load i6 %padded_0_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_2_load_17"/></StgValue>
</operation>

<operation id="1520" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="6">
<![CDATA[
bb43:967 %padded_0_3_load_17 = load i6 %padded_0_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_3_load_17"/></StgValue>
</operation>

<operation id="1521" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="6">
<![CDATA[
bb43:968 %padded_1_0_load_17 = load i6 %padded_1_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_0_load_17"/></StgValue>
</operation>

<operation id="1522" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="6">
<![CDATA[
bb43:969 %padded_1_1_load_17 = load i6 %padded_1_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_1_load_17"/></StgValue>
</operation>

<operation id="1523" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
bb43:970 %padded_1_2_load_17 = load i6 %padded_1_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_2_load_17"/></StgValue>
</operation>

<operation id="1524" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="6">
<![CDATA[
bb43:971 %padded_1_3_load_17 = load i6 %padded_1_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_3_load_17"/></StgValue>
</operation>

<operation id="1525" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="6">
<![CDATA[
bb43:972 %padded_2_0_load_17 = load i6 %padded_2_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_0_load_17"/></StgValue>
</operation>

<operation id="1526" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
bb43:973 %padded_2_1_load_17 = load i6 %padded_2_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_1_load_17"/></StgValue>
</operation>

<operation id="1527" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="6">
<![CDATA[
bb43:974 %padded_2_2_load_17 = load i6 %padded_2_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_2_load_17"/></StgValue>
</operation>

<operation id="1528" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="6">
<![CDATA[
bb43:975 %padded_2_3_load_17 = load i6 %padded_2_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_3_load_17"/></StgValue>
</operation>

<operation id="1529" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
bb43:976 %padded_3_0_load_17 = load i6 %padded_3_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_0_load_17"/></StgValue>
</operation>

<operation id="1530" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="6">
<![CDATA[
bb43:977 %padded_3_1_load_17 = load i6 %padded_3_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_1_load_17"/></StgValue>
</operation>

<operation id="1531" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="6">
<![CDATA[
bb43:978 %padded_3_2_load_17 = load i6 %padded_3_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_2_load_17"/></StgValue>
</operation>

<operation id="1532" st_id="31" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="6">
<![CDATA[
bb43:979 %padded_3_3_load_17 = load i6 %padded_3_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_3_load_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1533" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:461 %sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="1534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:473 %tmp_61 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %add_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="6">
<![CDATA[
bb43:474 %zext_ln36_19 = zext i6 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln36_19"/></StgValue>
</operation>

<operation id="1536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:475 %padded_0_0_addr_20 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_20"/></StgValue>
</operation>

<operation id="1537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:482 %padded_0_1_addr_20 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_20"/></StgValue>
</operation>

<operation id="1538" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:487 %padded_0_2_addr_20 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_20"/></StgValue>
</operation>

<operation id="1539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:492 %padded_0_3_addr_20 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_20"/></StgValue>
</operation>

<operation id="1540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:497 %padded_1_0_addr_20 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_20"/></StgValue>
</operation>

<operation id="1541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:502 %padded_1_1_addr_20 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_20"/></StgValue>
</operation>

<operation id="1542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:507 %padded_1_2_addr_20 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_20"/></StgValue>
</operation>

<operation id="1543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:512 %padded_1_3_addr_20 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_20"/></StgValue>
</operation>

<operation id="1544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:517 %padded_2_0_addr_20 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_20"/></StgValue>
</operation>

<operation id="1545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:522 %padded_2_1_addr_20 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_20"/></StgValue>
</operation>

<operation id="1546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:527 %padded_2_2_addr_20 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_20"/></StgValue>
</operation>

<operation id="1547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:532 %padded_2_3_addr_20 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_20"/></StgValue>
</operation>

<operation id="1548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:537 %padded_3_0_addr_20 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_20"/></StgValue>
</operation>

<operation id="1549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:542 %padded_3_1_addr_20 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_20"/></StgValue>
</operation>

<operation id="1550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:547 %padded_3_2_addr_20 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_20"/></StgValue>
</operation>

<operation id="1551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:552 %padded_3_3_addr_20 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_19

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_20"/></StgValue>
</operation>

<operation id="1552" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:892 %mul_2_3 = fmul i32 %bitcast_ln36_13, i32 %conv1_weights_2_3_0_load

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="1553" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:914 %mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="1554" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:938 %mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1555" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32">
<![CDATA[
bb43:959 %bitcast_ln36_16 = bitcast i32 %tmp_35

]]></Node>
<StgValue><ssdm name="bitcast_ln36_16"/></StgValue>
</operation>

<operation id="1556" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:960 %mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1557" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:962 %or_ln36_17 = or i2 %trunc_ln36_6, i2 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln36_17"/></StgValue>
</operation>

<operation id="1558" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:963 %add_ln36_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_17

]]></Node>
<StgValue><ssdm name="add_ln36_20"/></StgValue>
</operation>

<operation id="1559" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="6">
<![CDATA[
bb43:964 %padded_0_0_load_17 = load i6 %padded_0_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_0_load_17"/></StgValue>
</operation>

<operation id="1560" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="6">
<![CDATA[
bb43:965 %padded_0_1_load_17 = load i6 %padded_0_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_1_load_17"/></StgValue>
</operation>

<operation id="1561" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="6">
<![CDATA[
bb43:966 %padded_0_2_load_17 = load i6 %padded_0_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_2_load_17"/></StgValue>
</operation>

<operation id="1562" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="6">
<![CDATA[
bb43:967 %padded_0_3_load_17 = load i6 %padded_0_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_0_3_load_17"/></StgValue>
</operation>

<operation id="1563" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="6">
<![CDATA[
bb43:968 %padded_1_0_load_17 = load i6 %padded_1_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_0_load_17"/></StgValue>
</operation>

<operation id="1564" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="6">
<![CDATA[
bb43:969 %padded_1_1_load_17 = load i6 %padded_1_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_1_load_17"/></StgValue>
</operation>

<operation id="1565" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="6">
<![CDATA[
bb43:970 %padded_1_2_load_17 = load i6 %padded_1_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_2_load_17"/></StgValue>
</operation>

<operation id="1566" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="6">
<![CDATA[
bb43:971 %padded_1_3_load_17 = load i6 %padded_1_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_1_3_load_17"/></StgValue>
</operation>

<operation id="1567" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="6">
<![CDATA[
bb43:972 %padded_2_0_load_17 = load i6 %padded_2_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_0_load_17"/></StgValue>
</operation>

<operation id="1568" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="6">
<![CDATA[
bb43:973 %padded_2_1_load_17 = load i6 %padded_2_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_1_load_17"/></StgValue>
</operation>

<operation id="1569" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="6">
<![CDATA[
bb43:974 %padded_2_2_load_17 = load i6 %padded_2_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_2_load_17"/></StgValue>
</operation>

<operation id="1570" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="6">
<![CDATA[
bb43:975 %padded_2_3_load_17 = load i6 %padded_2_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_2_3_load_17"/></StgValue>
</operation>

<operation id="1571" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="6">
<![CDATA[
bb43:976 %padded_3_0_load_17 = load i6 %padded_3_0_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_0_load_17"/></StgValue>
</operation>

<operation id="1572" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="6">
<![CDATA[
bb43:977 %padded_3_1_load_17 = load i6 %padded_3_1_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_1_load_17"/></StgValue>
</operation>

<operation id="1573" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="6">
<![CDATA[
bb43:978 %padded_3_2_load_17 = load i6 %padded_3_2_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_2_load_17"/></StgValue>
</operation>

<operation id="1574" st_id="32" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="6">
<![CDATA[
bb43:979 %padded_3_3_load_17 = load i6 %padded_3_3_addr_19

]]></Node>
<StgValue><ssdm name="padded_3_3_load_17"/></StgValue>
</operation>

<operation id="1575" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:980 %tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_17, i32 %padded_0_1_load_17, i32 %padded_0_2_load_17, i32 %padded_0_3_load_17, i32 %padded_1_0_load_17, i32 %padded_1_1_load_17, i32 %padded_1_2_load_17, i32 %padded_1_3_load_17, i32 %padded_2_0_load_17, i32 %padded_2_1_load_17, i32 %padded_2_2_load_17, i32 %padded_2_3_load_17, i32 %padded_3_0_load_17, i32 %padded_3_1_load_17, i32 %padded_3_2_load_17, i32 %padded_3_3_load_17, i5 %add_ln36_20

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1576" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="6">
<![CDATA[
bb43:986 %padded_0_0_load_18 = load i6 %padded_0_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_0_load_18"/></StgValue>
</operation>

<operation id="1577" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="6">
<![CDATA[
bb43:987 %padded_0_1_load_18 = load i6 %padded_0_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_1_load_18"/></StgValue>
</operation>

<operation id="1578" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="6">
<![CDATA[
bb43:988 %padded_0_2_load_18 = load i6 %padded_0_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_2_load_18"/></StgValue>
</operation>

<operation id="1579" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="6">
<![CDATA[
bb43:989 %padded_0_3_load_18 = load i6 %padded_0_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_3_load_18"/></StgValue>
</operation>

<operation id="1580" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="6">
<![CDATA[
bb43:990 %padded_1_0_load_18 = load i6 %padded_1_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_0_load_18"/></StgValue>
</operation>

<operation id="1581" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="6">
<![CDATA[
bb43:991 %padded_1_1_load_18 = load i6 %padded_1_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_1_load_18"/></StgValue>
</operation>

<operation id="1582" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="6">
<![CDATA[
bb43:992 %padded_1_2_load_18 = load i6 %padded_1_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_2_load_18"/></StgValue>
</operation>

<operation id="1583" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="6">
<![CDATA[
bb43:993 %padded_1_3_load_18 = load i6 %padded_1_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_3_load_18"/></StgValue>
</operation>

<operation id="1584" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="6">
<![CDATA[
bb43:994 %padded_2_0_load_18 = load i6 %padded_2_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_0_load_18"/></StgValue>
</operation>

<operation id="1585" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6">
<![CDATA[
bb43:995 %padded_2_1_load_18 = load i6 %padded_2_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_1_load_18"/></StgValue>
</operation>

<operation id="1586" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="6">
<![CDATA[
bb43:996 %padded_2_2_load_18 = load i6 %padded_2_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_2_load_18"/></StgValue>
</operation>

<operation id="1587" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6">
<![CDATA[
bb43:997 %padded_2_3_load_18 = load i6 %padded_2_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_3_load_18"/></StgValue>
</operation>

<operation id="1588" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="6">
<![CDATA[
bb43:998 %padded_3_0_load_18 = load i6 %padded_3_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_0_load_18"/></StgValue>
</operation>

<operation id="1589" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="6">
<![CDATA[
bb43:999 %padded_3_1_load_18 = load i6 %padded_3_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_1_load_18"/></StgValue>
</operation>

<operation id="1590" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="6">
<![CDATA[
bb43:1000 %padded_3_2_load_18 = load i6 %padded_3_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_2_load_18"/></StgValue>
</operation>

<operation id="1591" st_id="32" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="6">
<![CDATA[
bb43:1001 %padded_3_3_load_18 = load i6 %padded_3_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_3_load_18"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1592" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:461 %sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="1593" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:588 %tmp_67 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_8, i3 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1594" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="6">
<![CDATA[
bb43:589 %zext_ln36_24 = zext i6 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln36_24"/></StgValue>
</operation>

<operation id="1595" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:590 %padded_0_0_addr_21 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_21"/></StgValue>
</operation>

<operation id="1596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:597 %padded_0_1_addr_21 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_21"/></StgValue>
</operation>

<operation id="1597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:602 %padded_0_2_addr_21 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_21"/></StgValue>
</operation>

<operation id="1598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:607 %padded_0_3_addr_21 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_21"/></StgValue>
</operation>

<operation id="1599" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:612 %padded_1_0_addr_21 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_21"/></StgValue>
</operation>

<operation id="1600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:617 %padded_1_1_addr_21 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_21"/></StgValue>
</operation>

<operation id="1601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:622 %padded_1_2_addr_21 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_21"/></StgValue>
</operation>

<operation id="1602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:627 %padded_1_3_addr_21 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_21"/></StgValue>
</operation>

<operation id="1603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:632 %padded_2_0_addr_21 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_21"/></StgValue>
</operation>

<operation id="1604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:637 %padded_2_1_addr_21 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_21"/></StgValue>
</operation>

<operation id="1605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:642 %padded_2_2_addr_21 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_21"/></StgValue>
</operation>

<operation id="1606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:647 %padded_2_3_addr_21 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_21"/></StgValue>
</operation>

<operation id="1607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:652 %padded_3_0_addr_21 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_21"/></StgValue>
</operation>

<operation id="1608" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:657 %padded_3_1_addr_21 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_21"/></StgValue>
</operation>

<operation id="1609" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:662 %padded_3_2_addr_21 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_21"/></StgValue>
</operation>

<operation id="1610" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:667 %padded_3_3_addr_21 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_24

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_21"/></StgValue>
</operation>

<operation id="1611" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:914 %mul_2_4 = fmul i32 %bitcast_ln36_14, i32 %conv1_weights_2_4_0_load

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="1612" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:938 %mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1613" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:960 %mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32">
<![CDATA[
bb43:981 %bitcast_ln36_17 = bitcast i32 %tmp_36

]]></Node>
<StgValue><ssdm name="bitcast_ln36_17"/></StgValue>
</operation>

<operation id="1615" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:982 %mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1616" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:984 %or_ln36_18 = or i2 %trunc_ln36_6, i2 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln36_18"/></StgValue>
</operation>

<operation id="1617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:985 %add_ln36_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_18

]]></Node>
<StgValue><ssdm name="add_ln36_21"/></StgValue>
</operation>

<operation id="1618" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="6">
<![CDATA[
bb43:986 %padded_0_0_load_18 = load i6 %padded_0_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_0_load_18"/></StgValue>
</operation>

<operation id="1619" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="6">
<![CDATA[
bb43:987 %padded_0_1_load_18 = load i6 %padded_0_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_1_load_18"/></StgValue>
</operation>

<operation id="1620" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="6">
<![CDATA[
bb43:988 %padded_0_2_load_18 = load i6 %padded_0_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_2_load_18"/></StgValue>
</operation>

<operation id="1621" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="6">
<![CDATA[
bb43:989 %padded_0_3_load_18 = load i6 %padded_0_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_0_3_load_18"/></StgValue>
</operation>

<operation id="1622" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="6">
<![CDATA[
bb43:990 %padded_1_0_load_18 = load i6 %padded_1_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_0_load_18"/></StgValue>
</operation>

<operation id="1623" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="6">
<![CDATA[
bb43:991 %padded_1_1_load_18 = load i6 %padded_1_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_1_load_18"/></StgValue>
</operation>

<operation id="1624" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="6">
<![CDATA[
bb43:992 %padded_1_2_load_18 = load i6 %padded_1_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_2_load_18"/></StgValue>
</operation>

<operation id="1625" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="6">
<![CDATA[
bb43:993 %padded_1_3_load_18 = load i6 %padded_1_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_1_3_load_18"/></StgValue>
</operation>

<operation id="1626" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="6">
<![CDATA[
bb43:994 %padded_2_0_load_18 = load i6 %padded_2_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_0_load_18"/></StgValue>
</operation>

<operation id="1627" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6">
<![CDATA[
bb43:995 %padded_2_1_load_18 = load i6 %padded_2_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_1_load_18"/></StgValue>
</operation>

<operation id="1628" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="6">
<![CDATA[
bb43:996 %padded_2_2_load_18 = load i6 %padded_2_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_2_load_18"/></StgValue>
</operation>

<operation id="1629" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6">
<![CDATA[
bb43:997 %padded_2_3_load_18 = load i6 %padded_2_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_2_3_load_18"/></StgValue>
</operation>

<operation id="1630" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="6">
<![CDATA[
bb43:998 %padded_3_0_load_18 = load i6 %padded_3_0_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_0_load_18"/></StgValue>
</operation>

<operation id="1631" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="6">
<![CDATA[
bb43:999 %padded_3_1_load_18 = load i6 %padded_3_1_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_1_load_18"/></StgValue>
</operation>

<operation id="1632" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="6">
<![CDATA[
bb43:1000 %padded_3_2_load_18 = load i6 %padded_3_2_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_2_load_18"/></StgValue>
</operation>

<operation id="1633" st_id="33" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="6">
<![CDATA[
bb43:1001 %padded_3_3_load_18 = load i6 %padded_3_3_addr_20

]]></Node>
<StgValue><ssdm name="padded_3_3_load_18"/></StgValue>
</operation>

<operation id="1634" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1002 %tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_18, i32 %padded_0_1_load_18, i32 %padded_0_2_load_18, i32 %padded_0_3_load_18, i32 %padded_1_0_load_18, i32 %padded_1_1_load_18, i32 %padded_1_2_load_18, i32 %padded_1_3_load_18, i32 %padded_2_0_load_18, i32 %padded_2_1_load_18, i32 %padded_2_2_load_18, i32 %padded_2_3_load_18, i32 %padded_3_0_load_18, i32 %padded_3_1_load_18, i32 %padded_3_2_load_18, i32 %padded_3_3_load_18, i5 %add_ln36_21

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1635" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="6">
<![CDATA[
bb43:1008 %padded_0_0_load_19 = load i6 %padded_0_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_0_load_19"/></StgValue>
</operation>

<operation id="1636" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="6">
<![CDATA[
bb43:1009 %padded_0_1_load_19 = load i6 %padded_0_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_1_load_19"/></StgValue>
</operation>

<operation id="1637" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="6">
<![CDATA[
bb43:1010 %padded_0_2_load_19 = load i6 %padded_0_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_2_load_19"/></StgValue>
</operation>

<operation id="1638" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="6">
<![CDATA[
bb43:1011 %padded_0_3_load_19 = load i6 %padded_0_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_3_load_19"/></StgValue>
</operation>

<operation id="1639" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="6">
<![CDATA[
bb43:1012 %padded_1_0_load_19 = load i6 %padded_1_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_0_load_19"/></StgValue>
</operation>

<operation id="1640" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="6">
<![CDATA[
bb43:1013 %padded_1_1_load_19 = load i6 %padded_1_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_1_load_19"/></StgValue>
</operation>

<operation id="1641" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="6">
<![CDATA[
bb43:1014 %padded_1_2_load_19 = load i6 %padded_1_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_2_load_19"/></StgValue>
</operation>

<operation id="1642" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="6">
<![CDATA[
bb43:1015 %padded_1_3_load_19 = load i6 %padded_1_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_3_load_19"/></StgValue>
</operation>

<operation id="1643" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="6">
<![CDATA[
bb43:1016 %padded_2_0_load_19 = load i6 %padded_2_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_0_load_19"/></StgValue>
</operation>

<operation id="1644" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="6">
<![CDATA[
bb43:1017 %padded_2_1_load_19 = load i6 %padded_2_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_1_load_19"/></StgValue>
</operation>

<operation id="1645" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6">
<![CDATA[
bb43:1018 %padded_2_2_load_19 = load i6 %padded_2_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_2_load_19"/></StgValue>
</operation>

<operation id="1646" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
bb43:1019 %padded_2_3_load_19 = load i6 %padded_2_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_3_load_19"/></StgValue>
</operation>

<operation id="1647" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
bb43:1020 %padded_3_0_load_19 = load i6 %padded_3_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_0_load_19"/></StgValue>
</operation>

<operation id="1648" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="6">
<![CDATA[
bb43:1021 %padded_3_1_load_19 = load i6 %padded_3_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_1_load_19"/></StgValue>
</operation>

<operation id="1649" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="6">
<![CDATA[
bb43:1022 %padded_3_2_load_19 = load i6 %padded_3_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_2_load_19"/></StgValue>
</operation>

<operation id="1650" st_id="33" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="6">
<![CDATA[
bb43:1023 %padded_3_3_load_19 = load i6 %padded_3_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_3_load_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1651" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:129 %tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %trunc_ln36_2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1652" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="6">
<![CDATA[
bb43:130 %zext_ln36_5 = zext i6 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln36_5"/></StgValue>
</operation>

<operation id="1653" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:131 %padded_0_0_addr_22 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_22"/></StgValue>
</operation>

<operation id="1654" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:136 %padded_0_1_addr_22 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_22"/></StgValue>
</operation>

<operation id="1655" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:141 %padded_0_2_addr_22 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_22"/></StgValue>
</operation>

<operation id="1656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:146 %padded_0_3_addr_22 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_22"/></StgValue>
</operation>

<operation id="1657" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:151 %padded_1_0_addr_22 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_22"/></StgValue>
</operation>

<operation id="1658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:156 %padded_1_1_addr_22 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_22"/></StgValue>
</operation>

<operation id="1659" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:161 %padded_1_2_addr_22 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_22"/></StgValue>
</operation>

<operation id="1660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:166 %padded_1_3_addr_22 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_22"/></StgValue>
</operation>

<operation id="1661" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:171 %padded_2_0_addr_22 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_22"/></StgValue>
</operation>

<operation id="1662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:176 %padded_2_1_addr_22 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_22"/></StgValue>
</operation>

<operation id="1663" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:181 %padded_2_2_addr_22 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_22"/></StgValue>
</operation>

<operation id="1664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:186 %padded_2_3_addr_22 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_22"/></StgValue>
</operation>

<operation id="1665" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:191 %padded_3_0_addr_22 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_22"/></StgValue>
</operation>

<operation id="1666" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:196 %padded_3_1_addr_22 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_22"/></StgValue>
</operation>

<operation id="1667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:201 %padded_3_2_addr_22 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_22"/></StgValue>
</operation>

<operation id="1668" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:206 %padded_3_3_addr_22 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_5

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_22"/></StgValue>
</operation>

<operation id="1669" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:461 %sum_4_0_2 = fadd i32 %sum_4_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="1670" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:938 %mul_3 = fmul i32 %bitcast_ln36_15, i32 %conv1_weights_3_0_0_load

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="1671" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:960 %mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1672" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:982 %mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1673" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32">
<![CDATA[
bb43:1003 %bitcast_ln36_18 = bitcast i32 %tmp_37

]]></Node>
<StgValue><ssdm name="bitcast_ln36_18"/></StgValue>
</operation>

<operation id="1674" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1004 %mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="1675" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1006 %or_ln36_19 = or i2 %trunc_ln36_6, i2 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln36_19"/></StgValue>
</operation>

<operation id="1676" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1007 %add_ln36_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_72, i2 %or_ln36_19

]]></Node>
<StgValue><ssdm name="add_ln36_22"/></StgValue>
</operation>

<operation id="1677" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="6">
<![CDATA[
bb43:1008 %padded_0_0_load_19 = load i6 %padded_0_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_0_load_19"/></StgValue>
</operation>

<operation id="1678" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="6">
<![CDATA[
bb43:1009 %padded_0_1_load_19 = load i6 %padded_0_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_1_load_19"/></StgValue>
</operation>

<operation id="1679" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="6">
<![CDATA[
bb43:1010 %padded_0_2_load_19 = load i6 %padded_0_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_2_load_19"/></StgValue>
</operation>

<operation id="1680" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="6">
<![CDATA[
bb43:1011 %padded_0_3_load_19 = load i6 %padded_0_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_0_3_load_19"/></StgValue>
</operation>

<operation id="1681" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="6">
<![CDATA[
bb43:1012 %padded_1_0_load_19 = load i6 %padded_1_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_0_load_19"/></StgValue>
</operation>

<operation id="1682" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="6">
<![CDATA[
bb43:1013 %padded_1_1_load_19 = load i6 %padded_1_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_1_load_19"/></StgValue>
</operation>

<operation id="1683" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="6">
<![CDATA[
bb43:1014 %padded_1_2_load_19 = load i6 %padded_1_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_2_load_19"/></StgValue>
</operation>

<operation id="1684" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="6">
<![CDATA[
bb43:1015 %padded_1_3_load_19 = load i6 %padded_1_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_1_3_load_19"/></StgValue>
</operation>

<operation id="1685" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="6">
<![CDATA[
bb43:1016 %padded_2_0_load_19 = load i6 %padded_2_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_0_load_19"/></StgValue>
</operation>

<operation id="1686" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="6">
<![CDATA[
bb43:1017 %padded_2_1_load_19 = load i6 %padded_2_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_1_load_19"/></StgValue>
</operation>

<operation id="1687" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6">
<![CDATA[
bb43:1018 %padded_2_2_load_19 = load i6 %padded_2_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_2_load_19"/></StgValue>
</operation>

<operation id="1688" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="6">
<![CDATA[
bb43:1019 %padded_2_3_load_19 = load i6 %padded_2_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_2_3_load_19"/></StgValue>
</operation>

<operation id="1689" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
bb43:1020 %padded_3_0_load_19 = load i6 %padded_3_0_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_0_load_19"/></StgValue>
</operation>

<operation id="1690" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="6">
<![CDATA[
bb43:1021 %padded_3_1_load_19 = load i6 %padded_3_1_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_1_load_19"/></StgValue>
</operation>

<operation id="1691" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="6">
<![CDATA[
bb43:1022 %padded_3_2_load_19 = load i6 %padded_3_2_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_2_load_19"/></StgValue>
</operation>

<operation id="1692" st_id="34" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="6">
<![CDATA[
bb43:1023 %padded_3_3_load_19 = load i6 %padded_3_3_addr_21

]]></Node>
<StgValue><ssdm name="padded_3_3_load_19"/></StgValue>
</operation>

<operation id="1693" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1024 %tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_19, i32 %padded_0_1_load_19, i32 %padded_0_2_load_19, i32 %padded_0_3_load_19, i32 %padded_1_0_load_19, i32 %padded_1_1_load_19, i32 %padded_1_2_load_19, i32 %padded_1_3_load_19, i32 %padded_2_0_load_19, i32 %padded_2_1_load_19, i32 %padded_2_2_load_19, i32 %padded_2_3_load_19, i32 %padded_3_0_load_19, i32 %padded_3_1_load_19, i32 %padded_3_2_load_19, i32 %padded_3_3_load_19, i5 %add_ln36_22

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1694" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="6">
<![CDATA[
bb43:1032 %padded_0_0_load_20 = load i6 %padded_0_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_0_load_20"/></StgValue>
</operation>

<operation id="1695" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="6">
<![CDATA[
bb43:1033 %padded_0_1_load_20 = load i6 %padded_0_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_1_load_20"/></StgValue>
</operation>

<operation id="1696" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="6">
<![CDATA[
bb43:1034 %padded_0_2_load_20 = load i6 %padded_0_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_2_load_20"/></StgValue>
</operation>

<operation id="1697" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="6">
<![CDATA[
bb43:1035 %padded_0_3_load_20 = load i6 %padded_0_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_3_load_20"/></StgValue>
</operation>

<operation id="1698" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="6">
<![CDATA[
bb43:1036 %padded_1_0_load_20 = load i6 %padded_1_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_0_load_20"/></StgValue>
</operation>

<operation id="1699" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="6">
<![CDATA[
bb43:1037 %padded_1_1_load_20 = load i6 %padded_1_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_1_load_20"/></StgValue>
</operation>

<operation id="1700" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="6">
<![CDATA[
bb43:1038 %padded_1_2_load_20 = load i6 %padded_1_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_2_load_20"/></StgValue>
</operation>

<operation id="1701" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="6">
<![CDATA[
bb43:1039 %padded_1_3_load_20 = load i6 %padded_1_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_3_load_20"/></StgValue>
</operation>

<operation id="1702" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="6">
<![CDATA[
bb43:1040 %padded_2_0_load_20 = load i6 %padded_2_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_0_load_20"/></StgValue>
</operation>

<operation id="1703" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="6">
<![CDATA[
bb43:1041 %padded_2_1_load_20 = load i6 %padded_2_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_1_load_20"/></StgValue>
</operation>

<operation id="1704" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
bb43:1042 %padded_2_2_load_20 = load i6 %padded_2_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_2_load_20"/></StgValue>
</operation>

<operation id="1705" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="6">
<![CDATA[
bb43:1043 %padded_2_3_load_20 = load i6 %padded_2_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_3_load_20"/></StgValue>
</operation>

<operation id="1706" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="6">
<![CDATA[
bb43:1044 %padded_3_0_load_20 = load i6 %padded_3_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_0_load_20"/></StgValue>
</operation>

<operation id="1707" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
bb43:1045 %padded_3_1_load_20 = load i6 %padded_3_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_1_load_20"/></StgValue>
</operation>

<operation id="1708" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="6">
<![CDATA[
bb43:1046 %padded_3_2_load_20 = load i6 %padded_3_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_2_load_20"/></StgValue>
</operation>

<operation id="1709" st_id="34" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="6">
<![CDATA[
bb43:1047 %padded_3_3_load_20 = load i6 %padded_3_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_3_load_20"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1710" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43.preheader:22 %empty_52 = add i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1711" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43.preheader:24 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty_52, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1712" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43.preheader:25 %and_ln36_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_3, i2

]]></Node>
<StgValue><ssdm name="and_ln36_4"/></StgValue>
</operation>

<operation id="1713" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:67 %select_ln28_8 = select i1 %icmp_ln29, i4, i4 %and_ln36_4

]]></Node>
<StgValue><ssdm name="select_ln28_8"/></StgValue>
</operation>

<operation id="1714" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb43:106 %p_mid118 = add i5, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="p_mid118"/></StgValue>
</operation>

<operation id="1715" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:110 %tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %p_mid118, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1716" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
bb43:111 %and_ln36_4_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_13, i2

]]></Node>
<StgValue><ssdm name="and_ln36_4_mid1"/></StgValue>
</operation>

<operation id="1717" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb43:112 %select_ln29_11 = select i1 %and_ln28, i4 %and_ln36_4_mid1, i4 %select_ln28_8

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="1718" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:246 %tmp_50 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1719" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="6">
<![CDATA[
bb43:247 %zext_ln36_10 = zext i6 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln36_10"/></StgValue>
</operation>

<operation id="1720" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:248 %padded_0_0_addr_23 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_23"/></StgValue>
</operation>

<operation id="1721" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:253 %padded_0_1_addr_23 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_23"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:258 %padded_0_2_addr_23 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_23"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:263 %padded_0_3_addr_23 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_23"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:268 %padded_1_0_addr_23 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_23"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:273 %padded_1_1_addr_23 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_23"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:278 %padded_1_2_addr_23 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_23"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:283 %padded_1_3_addr_23 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_23"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:288 %padded_2_0_addr_23 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_23"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:293 %padded_2_1_addr_23 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_23"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:298 %padded_2_2_addr_23 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_23"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:303 %padded_2_3_addr_23 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_23"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:308 %padded_3_0_addr_23 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_23"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:313 %padded_3_1_addr_23 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_23"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:318 %padded_3_2_addr_23 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_23"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:323 %padded_3_3_addr_23 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_10

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_23"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:576 %sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="1737" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:960 %mul_3_1 = fmul i32 %bitcast_ln36_16, i32 %conv1_weights_3_1_0_load

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="1738" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:982 %mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1739" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1004 %mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="1740" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32">
<![CDATA[
bb43:1025 %bitcast_ln36_19 = bitcast i32 %tmp_38

]]></Node>
<StgValue><ssdm name="bitcast_ln36_19"/></StgValue>
</operation>

<operation id="1741" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1026 %mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1742" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="2" op_0_bw="4">
<![CDATA[
bb43:1028 %trunc_ln36_7 = trunc i4 %select_ln29_11

]]></Node>
<StgValue><ssdm name="trunc_ln36_7"/></StgValue>
</operation>

<operation id="1743" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1029 %or_ln36_20 = or i2 %trunc_ln36_7, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln36_20"/></StgValue>
</operation>

<operation id="1744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:1030 %tmp_73 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln29_11, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1745" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1031 %add_ln36_23 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_20

]]></Node>
<StgValue><ssdm name="add_ln36_23"/></StgValue>
</operation>

<operation id="1746" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="6">
<![CDATA[
bb43:1032 %padded_0_0_load_20 = load i6 %padded_0_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_0_load_20"/></StgValue>
</operation>

<operation id="1747" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="6">
<![CDATA[
bb43:1033 %padded_0_1_load_20 = load i6 %padded_0_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_1_load_20"/></StgValue>
</operation>

<operation id="1748" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="6">
<![CDATA[
bb43:1034 %padded_0_2_load_20 = load i6 %padded_0_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_2_load_20"/></StgValue>
</operation>

<operation id="1749" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="6">
<![CDATA[
bb43:1035 %padded_0_3_load_20 = load i6 %padded_0_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_0_3_load_20"/></StgValue>
</operation>

<operation id="1750" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="6">
<![CDATA[
bb43:1036 %padded_1_0_load_20 = load i6 %padded_1_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_0_load_20"/></StgValue>
</operation>

<operation id="1751" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="6">
<![CDATA[
bb43:1037 %padded_1_1_load_20 = load i6 %padded_1_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_1_load_20"/></StgValue>
</operation>

<operation id="1752" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="6">
<![CDATA[
bb43:1038 %padded_1_2_load_20 = load i6 %padded_1_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_2_load_20"/></StgValue>
</operation>

<operation id="1753" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="6">
<![CDATA[
bb43:1039 %padded_1_3_load_20 = load i6 %padded_1_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_1_3_load_20"/></StgValue>
</operation>

<operation id="1754" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="6">
<![CDATA[
bb43:1040 %padded_2_0_load_20 = load i6 %padded_2_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_0_load_20"/></StgValue>
</operation>

<operation id="1755" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="6">
<![CDATA[
bb43:1041 %padded_2_1_load_20 = load i6 %padded_2_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_1_load_20"/></StgValue>
</operation>

<operation id="1756" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="6">
<![CDATA[
bb43:1042 %padded_2_2_load_20 = load i6 %padded_2_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_2_load_20"/></StgValue>
</operation>

<operation id="1757" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="6">
<![CDATA[
bb43:1043 %padded_2_3_load_20 = load i6 %padded_2_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_2_3_load_20"/></StgValue>
</operation>

<operation id="1758" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="6">
<![CDATA[
bb43:1044 %padded_3_0_load_20 = load i6 %padded_3_0_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_0_load_20"/></StgValue>
</operation>

<operation id="1759" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
bb43:1045 %padded_3_1_load_20 = load i6 %padded_3_1_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_1_load_20"/></StgValue>
</operation>

<operation id="1760" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="6">
<![CDATA[
bb43:1046 %padded_3_2_load_20 = load i6 %padded_3_2_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_2_load_20"/></StgValue>
</operation>

<operation id="1761" st_id="35" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="6">
<![CDATA[
bb43:1047 %padded_3_3_load_20 = load i6 %padded_3_3_addr_22

]]></Node>
<StgValue><ssdm name="padded_3_3_load_20"/></StgValue>
</operation>

<operation id="1762" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1048 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_20, i32 %padded_0_1_load_20, i32 %padded_0_2_load_20, i32 %padded_0_3_load_20, i32 %padded_1_0_load_20, i32 %padded_1_1_load_20, i32 %padded_1_2_load_20, i32 %padded_1_3_load_20, i32 %padded_2_0_load_20, i32 %padded_2_1_load_20, i32 %padded_2_2_load_20, i32 %padded_2_3_load_20, i32 %padded_3_0_load_20, i32 %padded_3_1_load_20, i32 %padded_3_2_load_20, i32 %padded_3_3_load_20, i5 %add_ln36_23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1763" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1052 %or_ln36_21 = or i2 %trunc_ln36_7, i2 %tmp_51

]]></Node>
<StgValue><ssdm name="or_ln36_21"/></StgValue>
</operation>

<operation id="1764" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="6">
<![CDATA[
bb43:1054 %padded_0_0_load_21 = load i6 %padded_0_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_0_load_21"/></StgValue>
</operation>

<operation id="1765" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="6">
<![CDATA[
bb43:1055 %padded_0_1_load_21 = load i6 %padded_0_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_1_load_21"/></StgValue>
</operation>

<operation id="1766" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="6">
<![CDATA[
bb43:1056 %padded_0_2_load_21 = load i6 %padded_0_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_2_load_21"/></StgValue>
</operation>

<operation id="1767" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="6">
<![CDATA[
bb43:1057 %padded_0_3_load_21 = load i6 %padded_0_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_3_load_21"/></StgValue>
</operation>

<operation id="1768" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="6">
<![CDATA[
bb43:1058 %padded_1_0_load_21 = load i6 %padded_1_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_0_load_21"/></StgValue>
</operation>

<operation id="1769" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="6">
<![CDATA[
bb43:1059 %padded_1_1_load_21 = load i6 %padded_1_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_1_load_21"/></StgValue>
</operation>

<operation id="1770" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="6">
<![CDATA[
bb43:1060 %padded_1_2_load_21 = load i6 %padded_1_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_2_load_21"/></StgValue>
</operation>

<operation id="1771" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="6">
<![CDATA[
bb43:1061 %padded_1_3_load_21 = load i6 %padded_1_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_3_load_21"/></StgValue>
</operation>

<operation id="1772" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="6">
<![CDATA[
bb43:1062 %padded_2_0_load_21 = load i6 %padded_2_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_0_load_21"/></StgValue>
</operation>

<operation id="1773" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="6">
<![CDATA[
bb43:1063 %padded_2_1_load_21 = load i6 %padded_2_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_1_load_21"/></StgValue>
</operation>

<operation id="1774" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="6">
<![CDATA[
bb43:1064 %padded_2_2_load_21 = load i6 %padded_2_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_2_load_21"/></StgValue>
</operation>

<operation id="1775" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
bb43:1065 %padded_2_3_load_21 = load i6 %padded_2_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_3_load_21"/></StgValue>
</operation>

<operation id="1776" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="6">
<![CDATA[
bb43:1066 %padded_3_0_load_21 = load i6 %padded_3_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_0_load_21"/></StgValue>
</operation>

<operation id="1777" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="6">
<![CDATA[
bb43:1067 %padded_3_1_load_21 = load i6 %padded_3_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_1_load_21"/></StgValue>
</operation>

<operation id="1778" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="6">
<![CDATA[
bb43:1068 %padded_3_2_load_21 = load i6 %padded_3_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_2_load_21"/></StgValue>
</operation>

<operation id="1779" st_id="35" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
bb43:1069 %padded_3_3_load_21 = load i6 %padded_3_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_3_load_21"/></StgValue>
</operation>

<operation id="1780" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1074 %or_ln36_22 = or i2 %trunc_ln36_7, i2 %tmp_57

]]></Node>
<StgValue><ssdm name="or_ln36_22"/></StgValue>
</operation>

<operation id="1781" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1096 %or_ln36_23 = or i2 %trunc_ln36_7, i2 %tmp_63

]]></Node>
<StgValue><ssdm name="or_ln36_23"/></StgValue>
</operation>

<operation id="1782" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb43:1118 %or_ln36_24 = or i2 %trunc_ln36_7, i2 %tmp_69

]]></Node>
<StgValue><ssdm name="or_ln36_24"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:361 %tmp_56 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36_32

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1784" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="6">
<![CDATA[
bb43:362 %zext_ln36_15 = zext i6 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln36_15"/></StgValue>
</operation>

<operation id="1785" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:363 %padded_0_0_addr_24 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_24"/></StgValue>
</operation>

<operation id="1786" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:368 %padded_0_1_addr_24 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_24"/></StgValue>
</operation>

<operation id="1787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:373 %padded_0_2_addr_24 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_24"/></StgValue>
</operation>

<operation id="1788" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:378 %padded_0_3_addr_24 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_24"/></StgValue>
</operation>

<operation id="1789" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:383 %padded_1_0_addr_24 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_24"/></StgValue>
</operation>

<operation id="1790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:388 %padded_1_1_addr_24 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_24"/></StgValue>
</operation>

<operation id="1791" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:393 %padded_1_2_addr_24 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_24"/></StgValue>
</operation>

<operation id="1792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:398 %padded_1_3_addr_24 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_24"/></StgValue>
</operation>

<operation id="1793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:403 %padded_2_0_addr_24 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_24"/></StgValue>
</operation>

<operation id="1794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:408 %padded_2_1_addr_24 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_24"/></StgValue>
</operation>

<operation id="1795" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:413 %padded_2_2_addr_24 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_24"/></StgValue>
</operation>

<operation id="1796" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:418 %padded_2_3_addr_24 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_24"/></StgValue>
</operation>

<operation id="1797" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:423 %padded_3_0_addr_24 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_24"/></StgValue>
</operation>

<operation id="1798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:428 %padded_3_1_addr_24 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_24"/></StgValue>
</operation>

<operation id="1799" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:433 %padded_3_2_addr_24 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_24"/></StgValue>
</operation>

<operation id="1800" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:438 %padded_3_3_addr_24 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_15

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_24"/></StgValue>
</operation>

<operation id="1801" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:576 %sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="1802" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:982 %mul_3_2 = fmul i32 %bitcast_ln36_17, i32 %conv1_weights_3_2_0_load

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="1803" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1004 %mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="1804" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1026 %mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1805" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32">
<![CDATA[
bb43:1049 %bitcast_ln36_20 = bitcast i32 %tmp_39

]]></Node>
<StgValue><ssdm name="bitcast_ln36_20"/></StgValue>
</operation>

<operation id="1806" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1050 %mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1807" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1053 %add_ln36_24 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_21

]]></Node>
<StgValue><ssdm name="add_ln36_24"/></StgValue>
</operation>

<operation id="1808" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="6">
<![CDATA[
bb43:1054 %padded_0_0_load_21 = load i6 %padded_0_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_0_load_21"/></StgValue>
</operation>

<operation id="1809" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="6">
<![CDATA[
bb43:1055 %padded_0_1_load_21 = load i6 %padded_0_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_1_load_21"/></StgValue>
</operation>

<operation id="1810" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="6">
<![CDATA[
bb43:1056 %padded_0_2_load_21 = load i6 %padded_0_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_2_load_21"/></StgValue>
</operation>

<operation id="1811" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="6">
<![CDATA[
bb43:1057 %padded_0_3_load_21 = load i6 %padded_0_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_0_3_load_21"/></StgValue>
</operation>

<operation id="1812" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="6">
<![CDATA[
bb43:1058 %padded_1_0_load_21 = load i6 %padded_1_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_0_load_21"/></StgValue>
</operation>

<operation id="1813" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="6">
<![CDATA[
bb43:1059 %padded_1_1_load_21 = load i6 %padded_1_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_1_load_21"/></StgValue>
</operation>

<operation id="1814" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="6">
<![CDATA[
bb43:1060 %padded_1_2_load_21 = load i6 %padded_1_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_2_load_21"/></StgValue>
</operation>

<operation id="1815" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="6">
<![CDATA[
bb43:1061 %padded_1_3_load_21 = load i6 %padded_1_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_1_3_load_21"/></StgValue>
</operation>

<operation id="1816" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="6">
<![CDATA[
bb43:1062 %padded_2_0_load_21 = load i6 %padded_2_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_0_load_21"/></StgValue>
</operation>

<operation id="1817" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="6">
<![CDATA[
bb43:1063 %padded_2_1_load_21 = load i6 %padded_2_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_1_load_21"/></StgValue>
</operation>

<operation id="1818" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="6">
<![CDATA[
bb43:1064 %padded_2_2_load_21 = load i6 %padded_2_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_2_load_21"/></StgValue>
</operation>

<operation id="1819" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="6">
<![CDATA[
bb43:1065 %padded_2_3_load_21 = load i6 %padded_2_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_2_3_load_21"/></StgValue>
</operation>

<operation id="1820" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="6">
<![CDATA[
bb43:1066 %padded_3_0_load_21 = load i6 %padded_3_0_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_0_load_21"/></StgValue>
</operation>

<operation id="1821" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="6">
<![CDATA[
bb43:1067 %padded_3_1_load_21 = load i6 %padded_3_1_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_1_load_21"/></StgValue>
</operation>

<operation id="1822" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="6">
<![CDATA[
bb43:1068 %padded_3_2_load_21 = load i6 %padded_3_2_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_2_load_21"/></StgValue>
</operation>

<operation id="1823" st_id="36" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="6">
<![CDATA[
bb43:1069 %padded_3_3_load_21 = load i6 %padded_3_3_addr_23

]]></Node>
<StgValue><ssdm name="padded_3_3_load_21"/></StgValue>
</operation>

<operation id="1824" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1070 %tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_21, i32 %padded_0_1_load_21, i32 %padded_0_2_load_21, i32 %padded_0_3_load_21, i32 %padded_1_0_load_21, i32 %padded_1_1_load_21, i32 %padded_1_2_load_21, i32 %padded_1_3_load_21, i32 %padded_2_0_load_21, i32 %padded_2_1_load_21, i32 %padded_2_2_load_21, i32 %padded_2_3_load_21, i32 %padded_3_0_load_21, i32 %padded_3_1_load_21, i32 %padded_3_2_load_21, i32 %padded_3_3_load_21, i5 %add_ln36_24

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1825" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="6">
<![CDATA[
bb43:1076 %padded_0_0_load_22 = load i6 %padded_0_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_0_load_22"/></StgValue>
</operation>

<operation id="1826" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="6">
<![CDATA[
bb43:1077 %padded_0_1_load_22 = load i6 %padded_0_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_1_load_22"/></StgValue>
</operation>

<operation id="1827" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="6">
<![CDATA[
bb43:1078 %padded_0_2_load_22 = load i6 %padded_0_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_2_load_22"/></StgValue>
</operation>

<operation id="1828" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="6">
<![CDATA[
bb43:1079 %padded_0_3_load_22 = load i6 %padded_0_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_3_load_22"/></StgValue>
</operation>

<operation id="1829" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="6">
<![CDATA[
bb43:1080 %padded_1_0_load_22 = load i6 %padded_1_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_0_load_22"/></StgValue>
</operation>

<operation id="1830" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6">
<![CDATA[
bb43:1081 %padded_1_1_load_22 = load i6 %padded_1_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_1_load_22"/></StgValue>
</operation>

<operation id="1831" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="6">
<![CDATA[
bb43:1082 %padded_1_2_load_22 = load i6 %padded_1_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_2_load_22"/></StgValue>
</operation>

<operation id="1832" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="6">
<![CDATA[
bb43:1083 %padded_1_3_load_22 = load i6 %padded_1_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_3_load_22"/></StgValue>
</operation>

<operation id="1833" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
bb43:1084 %padded_2_0_load_22 = load i6 %padded_2_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_0_load_22"/></StgValue>
</operation>

<operation id="1834" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="6">
<![CDATA[
bb43:1085 %padded_2_1_load_22 = load i6 %padded_2_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_1_load_22"/></StgValue>
</operation>

<operation id="1835" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="6">
<![CDATA[
bb43:1086 %padded_2_2_load_22 = load i6 %padded_2_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_2_load_22"/></StgValue>
</operation>

<operation id="1836" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="6">
<![CDATA[
bb43:1087 %padded_2_3_load_22 = load i6 %padded_2_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_3_load_22"/></StgValue>
</operation>

<operation id="1837" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="6">
<![CDATA[
bb43:1088 %padded_3_0_load_22 = load i6 %padded_3_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_0_load_22"/></StgValue>
</operation>

<operation id="1838" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="6">
<![CDATA[
bb43:1089 %padded_3_1_load_22 = load i6 %padded_3_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_1_load_22"/></StgValue>
</operation>

<operation id="1839" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="6">
<![CDATA[
bb43:1090 %padded_3_2_load_22 = load i6 %padded_3_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_2_load_22"/></StgValue>
</operation>

<operation id="1840" st_id="36" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="6">
<![CDATA[
bb43:1091 %padded_3_3_load_22 = load i6 %padded_3_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_3_load_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1841" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:476 %tmp_62 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %add_ln36_33

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1842" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="6">
<![CDATA[
bb43:477 %zext_ln36_20 = zext i6 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln36_20"/></StgValue>
</operation>

<operation id="1843" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:478 %padded_0_0_addr_25 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_25"/></StgValue>
</operation>

<operation id="1844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:483 %padded_0_1_addr_25 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_25"/></StgValue>
</operation>

<operation id="1845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:488 %padded_0_2_addr_25 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_25"/></StgValue>
</operation>

<operation id="1846" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:493 %padded_0_3_addr_25 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_25"/></StgValue>
</operation>

<operation id="1847" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:498 %padded_1_0_addr_25 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_25"/></StgValue>
</operation>

<operation id="1848" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:503 %padded_1_1_addr_25 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_25"/></StgValue>
</operation>

<operation id="1849" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:508 %padded_1_2_addr_25 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_25"/></StgValue>
</operation>

<operation id="1850" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:513 %padded_1_3_addr_25 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_25"/></StgValue>
</operation>

<operation id="1851" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:518 %padded_2_0_addr_25 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_25"/></StgValue>
</operation>

<operation id="1852" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:523 %padded_2_1_addr_25 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_25"/></StgValue>
</operation>

<operation id="1853" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:528 %padded_2_2_addr_25 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_25"/></StgValue>
</operation>

<operation id="1854" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:533 %padded_2_3_addr_25 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_25"/></StgValue>
</operation>

<operation id="1855" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:538 %padded_3_0_addr_25 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_25"/></StgValue>
</operation>

<operation id="1856" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:543 %padded_3_1_addr_25 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_25"/></StgValue>
</operation>

<operation id="1857" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:548 %padded_3_2_addr_25 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_25"/></StgValue>
</operation>

<operation id="1858" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:553 %padded_3_3_addr_25 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_20

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_25"/></StgValue>
</operation>

<operation id="1859" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:576 %sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="1860" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1004 %mul_3_3 = fmul i32 %bitcast_ln36_18, i32 %conv1_weights_3_3_0_load

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="1861" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1026 %mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1862" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1050 %mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1863" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32">
<![CDATA[
bb43:1071 %bitcast_ln36_21 = bitcast i32 %tmp_40

]]></Node>
<StgValue><ssdm name="bitcast_ln36_21"/></StgValue>
</operation>

<operation id="1864" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1072 %mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1865" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1075 %add_ln36_25 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_22

]]></Node>
<StgValue><ssdm name="add_ln36_25"/></StgValue>
</operation>

<operation id="1866" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="6">
<![CDATA[
bb43:1076 %padded_0_0_load_22 = load i6 %padded_0_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_0_load_22"/></StgValue>
</operation>

<operation id="1867" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="6">
<![CDATA[
bb43:1077 %padded_0_1_load_22 = load i6 %padded_0_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_1_load_22"/></StgValue>
</operation>

<operation id="1868" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="6">
<![CDATA[
bb43:1078 %padded_0_2_load_22 = load i6 %padded_0_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_2_load_22"/></StgValue>
</operation>

<operation id="1869" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="6">
<![CDATA[
bb43:1079 %padded_0_3_load_22 = load i6 %padded_0_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_0_3_load_22"/></StgValue>
</operation>

<operation id="1870" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="6">
<![CDATA[
bb43:1080 %padded_1_0_load_22 = load i6 %padded_1_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_0_load_22"/></StgValue>
</operation>

<operation id="1871" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6">
<![CDATA[
bb43:1081 %padded_1_1_load_22 = load i6 %padded_1_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_1_load_22"/></StgValue>
</operation>

<operation id="1872" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="6">
<![CDATA[
bb43:1082 %padded_1_2_load_22 = load i6 %padded_1_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_2_load_22"/></StgValue>
</operation>

<operation id="1873" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="6">
<![CDATA[
bb43:1083 %padded_1_3_load_22 = load i6 %padded_1_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_1_3_load_22"/></StgValue>
</operation>

<operation id="1874" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="6">
<![CDATA[
bb43:1084 %padded_2_0_load_22 = load i6 %padded_2_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_0_load_22"/></StgValue>
</operation>

<operation id="1875" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="6">
<![CDATA[
bb43:1085 %padded_2_1_load_22 = load i6 %padded_2_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_1_load_22"/></StgValue>
</operation>

<operation id="1876" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="6">
<![CDATA[
bb43:1086 %padded_2_2_load_22 = load i6 %padded_2_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_2_load_22"/></StgValue>
</operation>

<operation id="1877" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="6">
<![CDATA[
bb43:1087 %padded_2_3_load_22 = load i6 %padded_2_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_2_3_load_22"/></StgValue>
</operation>

<operation id="1878" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="6">
<![CDATA[
bb43:1088 %padded_3_0_load_22 = load i6 %padded_3_0_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_0_load_22"/></StgValue>
</operation>

<operation id="1879" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="6">
<![CDATA[
bb43:1089 %padded_3_1_load_22 = load i6 %padded_3_1_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_1_load_22"/></StgValue>
</operation>

<operation id="1880" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="6">
<![CDATA[
bb43:1090 %padded_3_2_load_22 = load i6 %padded_3_2_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_2_load_22"/></StgValue>
</operation>

<operation id="1881" st_id="37" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="6">
<![CDATA[
bb43:1091 %padded_3_3_load_22 = load i6 %padded_3_3_addr_24

]]></Node>
<StgValue><ssdm name="padded_3_3_load_22"/></StgValue>
</operation>

<operation id="1882" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1092 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_22, i32 %padded_0_1_load_22, i32 %padded_0_2_load_22, i32 %padded_0_3_load_22, i32 %padded_1_0_load_22, i32 %padded_1_1_load_22, i32 %padded_1_2_load_22, i32 %padded_1_3_load_22, i32 %padded_2_0_load_22, i32 %padded_2_1_load_22, i32 %padded_2_2_load_22, i32 %padded_2_3_load_22, i32 %padded_3_0_load_22, i32 %padded_3_1_load_22, i32 %padded_3_2_load_22, i32 %padded_3_3_load_22, i5 %add_ln36_25

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1883" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="6">
<![CDATA[
bb43:1098 %padded_0_0_load_23 = load i6 %padded_0_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_0_load_23"/></StgValue>
</operation>

<operation id="1884" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="6">
<![CDATA[
bb43:1099 %padded_0_1_load_23 = load i6 %padded_0_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_1_load_23"/></StgValue>
</operation>

<operation id="1885" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="6">
<![CDATA[
bb43:1100 %padded_0_2_load_23 = load i6 %padded_0_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_2_load_23"/></StgValue>
</operation>

<operation id="1886" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="6">
<![CDATA[
bb43:1101 %padded_0_3_load_23 = load i6 %padded_0_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_3_load_23"/></StgValue>
</operation>

<operation id="1887" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="6">
<![CDATA[
bb43:1102 %padded_1_0_load_23 = load i6 %padded_1_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_0_load_23"/></StgValue>
</operation>

<operation id="1888" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="6">
<![CDATA[
bb43:1103 %padded_1_1_load_23 = load i6 %padded_1_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_1_load_23"/></StgValue>
</operation>

<operation id="1889" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="6">
<![CDATA[
bb43:1104 %padded_1_2_load_23 = load i6 %padded_1_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_2_load_23"/></StgValue>
</operation>

<operation id="1890" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="6">
<![CDATA[
bb43:1105 %padded_1_3_load_23 = load i6 %padded_1_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_3_load_23"/></StgValue>
</operation>

<operation id="1891" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6">
<![CDATA[
bb43:1106 %padded_2_0_load_23 = load i6 %padded_2_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_0_load_23"/></StgValue>
</operation>

<operation id="1892" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="6">
<![CDATA[
bb43:1107 %padded_2_1_load_23 = load i6 %padded_2_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_1_load_23"/></StgValue>
</operation>

<operation id="1893" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="6">
<![CDATA[
bb43:1108 %padded_2_2_load_23 = load i6 %padded_2_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_2_load_23"/></StgValue>
</operation>

<operation id="1894" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="6">
<![CDATA[
bb43:1109 %padded_2_3_load_23 = load i6 %padded_2_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_3_load_23"/></StgValue>
</operation>

<operation id="1895" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="6">
<![CDATA[
bb43:1110 %padded_3_0_load_23 = load i6 %padded_3_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_0_load_23"/></StgValue>
</operation>

<operation id="1896" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="6">
<![CDATA[
bb43:1111 %padded_3_1_load_23 = load i6 %padded_3_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_1_load_23"/></StgValue>
</operation>

<operation id="1897" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="6">
<![CDATA[
bb43:1112 %padded_3_2_load_23 = load i6 %padded_3_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_2_load_23"/></StgValue>
</operation>

<operation id="1898" st_id="37" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="6">
<![CDATA[
bb43:1113 %padded_3_3_load_23 = load i6 %padded_3_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_3_load_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1899" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb43.preheader:27 %add_ln28_2 = add i13, i13 %indvar_flatten122

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="1900" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb43:113 %select_ln29_12 = select i1 %and_ln28, i5 %p_dup7, i5 %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="1901" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:576 %sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="1902" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
bb43:591 %tmp_68 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln29_10, i3 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1903" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="6">
<![CDATA[
bb43:592 %zext_ln36_25 = zext i6 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln36_25"/></StgValue>
</operation>

<operation id="1904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:593 %padded_0_0_addr_26 = getelementptr i32 %padded_0_0, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_0_0_addr_26"/></StgValue>
</operation>

<operation id="1905" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:598 %padded_0_1_addr_26 = getelementptr i32 %padded_0_1, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_0_1_addr_26"/></StgValue>
</operation>

<operation id="1906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:603 %padded_0_2_addr_26 = getelementptr i32 %padded_0_2, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_0_2_addr_26"/></StgValue>
</operation>

<operation id="1907" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:608 %padded_0_3_addr_26 = getelementptr i32 %padded_0_3, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_0_3_addr_26"/></StgValue>
</operation>

<operation id="1908" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:613 %padded_1_0_addr_26 = getelementptr i32 %padded_1_0, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_1_0_addr_26"/></StgValue>
</operation>

<operation id="1909" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:618 %padded_1_1_addr_26 = getelementptr i32 %padded_1_1, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_1_1_addr_26"/></StgValue>
</operation>

<operation id="1910" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:623 %padded_1_2_addr_26 = getelementptr i32 %padded_1_2, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_1_2_addr_26"/></StgValue>
</operation>

<operation id="1911" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:628 %padded_1_3_addr_26 = getelementptr i32 %padded_1_3, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_1_3_addr_26"/></StgValue>
</operation>

<operation id="1912" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:633 %padded_2_0_addr_26 = getelementptr i32 %padded_2_0, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_2_0_addr_26"/></StgValue>
</operation>

<operation id="1913" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:638 %padded_2_1_addr_26 = getelementptr i32 %padded_2_1, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_2_1_addr_26"/></StgValue>
</operation>

<operation id="1914" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:643 %padded_2_2_addr_26 = getelementptr i32 %padded_2_2, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_2_2_addr_26"/></StgValue>
</operation>

<operation id="1915" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:648 %padded_2_3_addr_26 = getelementptr i32 %padded_2_3, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_2_3_addr_26"/></StgValue>
</operation>

<operation id="1916" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:653 %padded_3_0_addr_26 = getelementptr i32 %padded_3_0, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_3_0_addr_26"/></StgValue>
</operation>

<operation id="1917" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:658 %padded_3_1_addr_26 = getelementptr i32 %padded_3_1, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_3_1_addr_26"/></StgValue>
</operation>

<operation id="1918" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:663 %padded_3_2_addr_26 = getelementptr i32 %padded_3_2, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_3_2_addr_26"/></StgValue>
</operation>

<operation id="1919" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:668 %padded_3_3_addr_26 = getelementptr i32 %padded_3_3, i64, i64 %zext_ln36_25

]]></Node>
<StgValue><ssdm name="padded_3_3_addr_26"/></StgValue>
</operation>

<operation id="1920" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1026 %mul_3_4 = fmul i32 %bitcast_ln36_19, i32 %conv1_weights_3_4_0_load

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1921" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1050 %mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1922" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1072 %mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1923" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32">
<![CDATA[
bb43:1093 %bitcast_ln36_22 = bitcast i32 %tmp_41

]]></Node>
<StgValue><ssdm name="bitcast_ln36_22"/></StgValue>
</operation>

<operation id="1924" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1094 %mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="1925" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1097 %add_ln36_26 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_23

]]></Node>
<StgValue><ssdm name="add_ln36_26"/></StgValue>
</operation>

<operation id="1926" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="6">
<![CDATA[
bb43:1098 %padded_0_0_load_23 = load i6 %padded_0_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_0_load_23"/></StgValue>
</operation>

<operation id="1927" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="6">
<![CDATA[
bb43:1099 %padded_0_1_load_23 = load i6 %padded_0_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_1_load_23"/></StgValue>
</operation>

<operation id="1928" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="6">
<![CDATA[
bb43:1100 %padded_0_2_load_23 = load i6 %padded_0_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_2_load_23"/></StgValue>
</operation>

<operation id="1929" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="6">
<![CDATA[
bb43:1101 %padded_0_3_load_23 = load i6 %padded_0_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_0_3_load_23"/></StgValue>
</operation>

<operation id="1930" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="6">
<![CDATA[
bb43:1102 %padded_1_0_load_23 = load i6 %padded_1_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_0_load_23"/></StgValue>
</operation>

<operation id="1931" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="6">
<![CDATA[
bb43:1103 %padded_1_1_load_23 = load i6 %padded_1_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_1_load_23"/></StgValue>
</operation>

<operation id="1932" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="6">
<![CDATA[
bb43:1104 %padded_1_2_load_23 = load i6 %padded_1_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_2_load_23"/></StgValue>
</operation>

<operation id="1933" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="6">
<![CDATA[
bb43:1105 %padded_1_3_load_23 = load i6 %padded_1_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_1_3_load_23"/></StgValue>
</operation>

<operation id="1934" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6">
<![CDATA[
bb43:1106 %padded_2_0_load_23 = load i6 %padded_2_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_0_load_23"/></StgValue>
</operation>

<operation id="1935" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="6">
<![CDATA[
bb43:1107 %padded_2_1_load_23 = load i6 %padded_2_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_1_load_23"/></StgValue>
</operation>

<operation id="1936" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="6">
<![CDATA[
bb43:1108 %padded_2_2_load_23 = load i6 %padded_2_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_2_load_23"/></StgValue>
</operation>

<operation id="1937" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="6">
<![CDATA[
bb43:1109 %padded_2_3_load_23 = load i6 %padded_2_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_2_3_load_23"/></StgValue>
</operation>

<operation id="1938" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="6">
<![CDATA[
bb43:1110 %padded_3_0_load_23 = load i6 %padded_3_0_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_0_load_23"/></StgValue>
</operation>

<operation id="1939" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="6">
<![CDATA[
bb43:1111 %padded_3_1_load_23 = load i6 %padded_3_1_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_1_load_23"/></StgValue>
</operation>

<operation id="1940" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="6">
<![CDATA[
bb43:1112 %padded_3_2_load_23 = load i6 %padded_3_2_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_2_load_23"/></StgValue>
</operation>

<operation id="1941" st_id="38" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="6">
<![CDATA[
bb43:1113 %padded_3_3_load_23 = load i6 %padded_3_3_addr_25

]]></Node>
<StgValue><ssdm name="padded_3_3_load_23"/></StgValue>
</operation>

<operation id="1942" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1114 %tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_23, i32 %padded_0_1_load_23, i32 %padded_0_2_load_23, i32 %padded_0_3_load_23, i32 %padded_1_0_load_23, i32 %padded_1_1_load_23, i32 %padded_1_2_load_23, i32 %padded_1_3_load_23, i32 %padded_2_0_load_23, i32 %padded_2_1_load_23, i32 %padded_2_2_load_23, i32 %padded_2_3_load_23, i32 %padded_3_0_load_23, i32 %padded_3_1_load_23, i32 %padded_3_2_load_23, i32 %padded_3_3_load_23, i5 %add_ln36_26

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1943" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="6">
<![CDATA[
bb43:1120 %padded_0_0_load_24 = load i6 %padded_0_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_0_load_24"/></StgValue>
</operation>

<operation id="1944" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="6">
<![CDATA[
bb43:1121 %padded_0_1_load_24 = load i6 %padded_0_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_1_load_24"/></StgValue>
</operation>

<operation id="1945" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="6">
<![CDATA[
bb43:1122 %padded_0_2_load_24 = load i6 %padded_0_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_2_load_24"/></StgValue>
</operation>

<operation id="1946" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="6">
<![CDATA[
bb43:1123 %padded_0_3_load_24 = load i6 %padded_0_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_3_load_24"/></StgValue>
</operation>

<operation id="1947" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="6">
<![CDATA[
bb43:1124 %padded_1_0_load_24 = load i6 %padded_1_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_0_load_24"/></StgValue>
</operation>

<operation id="1948" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="6">
<![CDATA[
bb43:1125 %padded_1_1_load_24 = load i6 %padded_1_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_1_load_24"/></StgValue>
</operation>

<operation id="1949" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="6">
<![CDATA[
bb43:1126 %padded_1_2_load_24 = load i6 %padded_1_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_2_load_24"/></StgValue>
</operation>

<operation id="1950" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="6">
<![CDATA[
bb43:1127 %padded_1_3_load_24 = load i6 %padded_1_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_3_load_24"/></StgValue>
</operation>

<operation id="1951" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="6">
<![CDATA[
bb43:1128 %padded_2_0_load_24 = load i6 %padded_2_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_0_load_24"/></StgValue>
</operation>

<operation id="1952" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="6">
<![CDATA[
bb43:1129 %padded_2_1_load_24 = load i6 %padded_2_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_1_load_24"/></StgValue>
</operation>

<operation id="1953" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="6">
<![CDATA[
bb43:1130 %padded_2_2_load_24 = load i6 %padded_2_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_2_load_24"/></StgValue>
</operation>

<operation id="1954" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="6">
<![CDATA[
bb43:1131 %padded_2_3_load_24 = load i6 %padded_2_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_3_load_24"/></StgValue>
</operation>

<operation id="1955" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="6">
<![CDATA[
bb43:1132 %padded_3_0_load_24 = load i6 %padded_3_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_0_load_24"/></StgValue>
</operation>

<operation id="1956" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="6">
<![CDATA[
bb43:1133 %padded_3_1_load_24 = load i6 %padded_3_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_1_load_24"/></StgValue>
</operation>

<operation id="1957" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="6">
<![CDATA[
bb43:1134 %padded_3_2_load_24 = load i6 %padded_3_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_2_load_24"/></StgValue>
</operation>

<operation id="1958" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="6">
<![CDATA[
bb43:1135 %padded_3_3_load_24 = load i6 %padded_3_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_3_load_24"/></StgValue>
</operation>

<operation id="1959" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb43:1165 %add_ln29 = add i10, i10 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="1960" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
bb43:1166 %select_ln29_13 = select i1 %icmp_ln29, i10, i10 %add_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1961" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:57 %conv1_weights_4_4_0_addr = getelementptr i32 %conv1_weights_4_4_0, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_weights_4_4_0_addr"/></StgValue>
</operation>

<operation id="1962" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="3">
<![CDATA[
bb43:58 %conv1_weights_4_4_0_load = load i3 %conv1_weights_4_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_4_0_load"/></StgValue>
</operation>

<operation id="1963" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:576 %sum_4_0_3 = fadd i32 %sum_4_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="1964" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1050 %mul_4 = fmul i32 %bitcast_ln36_20, i32 %conv1_weights_4_0_0_load

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="1965" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1072 %mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1966" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1094 %mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="1967" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32">
<![CDATA[
bb43:1115 %bitcast_ln36_23 = bitcast i32 %tmp_42

]]></Node>
<StgValue><ssdm name="bitcast_ln36_23"/></StgValue>
</operation>

<operation id="1968" st_id="39" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1116 %mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1969" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="2" op_3_bw="2">
<![CDATA[
bb43:1119 %add_ln36_27 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2, i1, i2 %tmp_73, i2 %or_ln36_24

]]></Node>
<StgValue><ssdm name="add_ln36_27"/></StgValue>
</operation>

<operation id="1970" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="6">
<![CDATA[
bb43:1120 %padded_0_0_load_24 = load i6 %padded_0_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_0_load_24"/></StgValue>
</operation>

<operation id="1971" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="6">
<![CDATA[
bb43:1121 %padded_0_1_load_24 = load i6 %padded_0_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_1_load_24"/></StgValue>
</operation>

<operation id="1972" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="6">
<![CDATA[
bb43:1122 %padded_0_2_load_24 = load i6 %padded_0_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_2_load_24"/></StgValue>
</operation>

<operation id="1973" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="6">
<![CDATA[
bb43:1123 %padded_0_3_load_24 = load i6 %padded_0_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_0_3_load_24"/></StgValue>
</operation>

<operation id="1974" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="6">
<![CDATA[
bb43:1124 %padded_1_0_load_24 = load i6 %padded_1_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_0_load_24"/></StgValue>
</operation>

<operation id="1975" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="6">
<![CDATA[
bb43:1125 %padded_1_1_load_24 = load i6 %padded_1_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_1_load_24"/></StgValue>
</operation>

<operation id="1976" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="6">
<![CDATA[
bb43:1126 %padded_1_2_load_24 = load i6 %padded_1_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_2_load_24"/></StgValue>
</operation>

<operation id="1977" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="6">
<![CDATA[
bb43:1127 %padded_1_3_load_24 = load i6 %padded_1_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_1_3_load_24"/></StgValue>
</operation>

<operation id="1978" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="6">
<![CDATA[
bb43:1128 %padded_2_0_load_24 = load i6 %padded_2_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_0_load_24"/></StgValue>
</operation>

<operation id="1979" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="6">
<![CDATA[
bb43:1129 %padded_2_1_load_24 = load i6 %padded_2_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_1_load_24"/></StgValue>
</operation>

<operation id="1980" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="6">
<![CDATA[
bb43:1130 %padded_2_2_load_24 = load i6 %padded_2_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_2_load_24"/></StgValue>
</operation>

<operation id="1981" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="6">
<![CDATA[
bb43:1131 %padded_2_3_load_24 = load i6 %padded_2_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_2_3_load_24"/></StgValue>
</operation>

<operation id="1982" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="6">
<![CDATA[
bb43:1132 %padded_3_0_load_24 = load i6 %padded_3_0_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_0_load_24"/></StgValue>
</operation>

<operation id="1983" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="6">
<![CDATA[
bb43:1133 %padded_3_1_load_24 = load i6 %padded_3_1_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_1_load_24"/></StgValue>
</operation>

<operation id="1984" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="6">
<![CDATA[
bb43:1134 %padded_3_2_load_24 = load i6 %padded_3_2_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_2_load_24"/></StgValue>
</operation>

<operation id="1985" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="6">
<![CDATA[
bb43:1135 %padded_3_3_load_24 = load i6 %padded_3_3_addr_26

]]></Node>
<StgValue><ssdm name="padded_3_3_load_24"/></StgValue>
</operation>

<operation id="1986" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
bb43:1136 %tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %padded_0_0_load_24, i32 %padded_0_1_load_24, i32 %padded_0_2_load_24, i32 %padded_0_3_load_24, i32 %padded_1_0_load_24, i32 %padded_1_1_load_24, i32 %padded_1_2_load_24, i32 %padded_1_3_load_24, i32 %padded_2_0_load_24, i32 %padded_2_1_load_24, i32 %padded_2_2_load_24, i32 %padded_2_3_load_24, i32 %padded_3_0_load_24, i32 %padded_3_1_load_24, i32 %padded_3_2_load_24, i32 %padded_3_3_load_24, i5 %add_ln36_27

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1987" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="3">
<![CDATA[
bb43:58 %conv1_weights_4_4_0_load = load i3 %conv1_weights_4_4_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_4_4_0_load"/></StgValue>
</operation>

<operation id="1988" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:691 %sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="1989" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1072 %mul_4_1 = fmul i32 %bitcast_ln36_21, i32 %conv1_weights_4_1_0_load

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="1990" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1094 %mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="1991" st_id="40" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1116 %mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1992" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32">
<![CDATA[
bb43:1137 %bitcast_ln36_24 = bitcast i32 %tmp_43

]]></Node>
<StgValue><ssdm name="bitcast_ln36_24"/></StgValue>
</operation>

<operation id="1993" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1138 %mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1994" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:691 %sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="1995" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1094 %mul_4_2 = fmul i32 %bitcast_ln36_22, i32 %conv1_weights_4_2_0_load

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="1996" st_id="41" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1116 %mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1997" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1138 %mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1998" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:691 %sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="1999" st_id="42" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1116 %mul_4_3 = fmul i32 %bitcast_ln36_23, i32 %conv1_weights_4_3_0_load

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="2000" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1138 %mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2001" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:691 %sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="2002" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1138 %mul_4_4 = fmul i32 %bitcast_ln36_24, i32 %conv1_weights_4_4_0_load

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2003" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:691 %sum_4_0_4 = fadd i32 %sum_4_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2004" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:715 %sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2005" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:715 %sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2006" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:715 %sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2007" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:715 %sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2008" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:715 %sum_4_1 = fadd i32 %sum_4_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2009" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:737 %sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2010" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:737 %sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2011" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:737 %sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2012" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:737 %sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2013" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:737 %sum_4_1_1 = fadd i32 %sum_4_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2014" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:759 %sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2015" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:759 %sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2016" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:759 %sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2017" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:759 %sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2018" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:759 %sum_4_1_2 = fadd i32 %sum_4_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2019" st_id="60" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:781 %sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2020" st_id="61" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:781 %sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2021" st_id="62" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:781 %sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2022" st_id="63" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:781 %sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2023" st_id="64" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:781 %sum_4_1_3 = fadd i32 %sum_4_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2024" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:803 %sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2025" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:803 %sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2026" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:803 %sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2027" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:803 %sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2028" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:803 %sum_4_1_4 = fadd i32 %sum_4_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">
</state>

<state id="71" st_id="71">

<operation id="2029" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:827 %sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2030" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:827 %sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2031" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:827 %sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2032" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:827 %sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2033" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:827 %sum_4_2 = fadd i32 %sum_4_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2034" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:849 %sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2035" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:849 %sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2036" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:849 %sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2037" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:849 %sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2038" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:849 %sum_4_2_1 = fadd i32 %sum_4_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2039" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:871 %sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2040" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:871 %sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2041" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:871 %sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2042" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:871 %sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2043" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:871 %sum_4_2_2 = fadd i32 %sum_4_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2044" st_id="86" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:893 %sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2045" st_id="87" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:893 %sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2046" st_id="88" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:893 %sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2047" st_id="89" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:893 %sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2048" st_id="90" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:893 %sum_4_2_3 = fadd i32 %sum_4_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2049" st_id="91" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:915 %sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2050" st_id="92" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:915 %sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2051" st_id="93" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:915 %sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2052" st_id="94" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:915 %sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2053" st_id="95" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:915 %sum_4_2_4 = fadd i32 %sum_4_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2054" st_id="96" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:939 %sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2055" st_id="97" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:939 %sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2056" st_id="98" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:939 %sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2057" st_id="99" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:939 %sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2058" st_id="100" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:939 %sum_4_3 = fadd i32 %sum_4_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2059" st_id="101" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:961 %sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2060" st_id="102" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:961 %sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2061" st_id="103" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:961 %sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2062" st_id="104" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:961 %sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2063" st_id="105" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:961 %sum_4_3_1 = fadd i32 %sum_4_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2064" st_id="106" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:983 %sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2065" st_id="107" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:983 %sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2066" st_id="108" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:983 %sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2067" st_id="109" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:983 %sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2068" st_id="110" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:983 %sum_4_3_2 = fadd i32 %sum_4_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2069" st_id="111" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1005 %sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2070" st_id="112" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1005 %sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2071" st_id="113" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1005 %sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2072" st_id="114" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1005 %sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2073" st_id="115" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1005 %sum_4_3_3 = fadd i32 %sum_4_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2074" st_id="116" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1027 %sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2075" st_id="117" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1027 %sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2076" st_id="118" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1027 %sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2077" st_id="119" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1027 %sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2078" st_id="120" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1027 %sum_4_3_4 = fadd i32 %sum_4_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">
</state>

<state id="122" st_id="122">

<operation id="2079" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1051 %sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2080" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1051 %sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2081" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1051 %sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2082" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1051 %sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2083" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1051 %sum_4_4 = fadd i32 %sum_4_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2084" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1073 %sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2085" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1073 %sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2086" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1073 %sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2087" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1073 %sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2088" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1073 %sum_4_4_1 = fadd i32 %sum_4_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2089" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1095 %sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2090" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1095 %sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2091" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1095 %sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2092" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1095 %sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2093" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1095 %sum_4_4_2 = fadd i32 %sum_4_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2094" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1117 %sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2095" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1117 %sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2096" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="5">
<![CDATA[
bb43.preheader:5 %zext_ln29 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="2097" st_id="139" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43.preheader:6 %mul_ln42 = mul i15, i15 %zext_ln29

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="2098" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb43:7 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="2099" st_id="139" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="3">
<![CDATA[
bb43:8 %conv1_biases_load = load i3 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="2100" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1117 %sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2101" st_id="140" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43.preheader:6 %mul_ln42 = mul i15, i15 %zext_ln29

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="2102" st_id="140" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="3">
<![CDATA[
bb43:8 %conv1_biases_load = load i3 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="2103" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="5">
<![CDATA[
bb43:75 %zext_ln29_1 = zext i5 %p_dup7

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="2104" st_id="140" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43:76 %mul_ln42_1 = mul i15, i15 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="2105" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1117 %sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2106" st_id="141" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43.preheader:6 %mul_ln42 = mul i15, i15 %zext_ln29

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="2107" st_id="141" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43:76 %mul_ln42_1 = mul i15, i15 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="2108" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1117 %sum_4_4_3 = fadd i32 %sum_4_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2109" st_id="142" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43.preheader:6 %mul_ln42 = mul i15, i15 %zext_ln29

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="2110" st_id="142" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43:76 %mul_ln42_1 = mul i15, i15 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="2111" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1139 %sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2112" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
bb43:62 %select_ln28_3 = select i1 %icmp_ln29, i15, i15 %mul_ln42

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="2113" st_id="143" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="and_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb43:76 %mul_ln42_1 = mul i15, i15 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="2114" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
bb43:77 %select_ln29_1 = select i1 %and_ln28, i15 %mul_ln42_1, i15 %select_ln28_3

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="2115" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="15">
<![CDATA[
bb43:78 %zext_ln36 = zext i15 %select_ln29_1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="2116" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1139 %sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="2117" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb43:1149 %shl_ln42_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln29, i5

]]></Node>
<StgValue><ssdm name="shl_ln42_1"/></StgValue>
</operation>

<operation id="2118" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="10">
<![CDATA[
bb43:1150 %zext_ln42 = zext i10 %shl_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="2119" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
bb43:1151 %shl_ln42_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln29, i3

]]></Node>
<StgValue><ssdm name="shl_ln42_2"/></StgValue>
</operation>

<operation id="2120" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="11" op_0_bw="8">
<![CDATA[
bb43:1152 %zext_ln42_1 = zext i8 %shl_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="2121" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb43:1153 %sub_ln42 = sub i11 %zext_ln42, i11 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="sub_ln42"/></StgValue>
</operation>

<operation id="2122" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="11">
<![CDATA[
bb43:1154 %sext_ln42_1 = sext i11 %sub_ln42

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="2123" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb43:1155 %add_ln42 = add i16 %sext_ln42_1, i16 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2124" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
bb43:59 %add_ln42_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln28_2, i2

]]></Node>
<StgValue><ssdm name="add_ln42_mid2_v_v"/></StgValue>
</operation>

<operation id="2125" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="5">
<![CDATA[
bb43:60 %zext_ln28_1 = zext i5 %add_ln42_mid2_v_v

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="2126" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb43:61 %add_ln28_1 = add i64 %zext_ln28_1, i64 %output_read

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="2127" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1139 %sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>

<operation id="2128" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="16">
<![CDATA[
bb43:1156 %sext_ln42_2 = sext i16 %add_ln42

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="2129" st_id="144" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb43:1157 %add_ln42_1 = add i64 %add_ln28_1, i64 %sext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="2130" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:1159 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln42_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="2131" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="62">
<![CDATA[
bb43:1160 %sext_ln42 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="2132" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
bb43:1161 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2133" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1139 %sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2134" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1139 %sum_4_4_4 = fadd i32 %sum_4_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2135" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1140 %sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2136" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1140 %sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2137" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1140 %sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2138" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1140 %sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2139" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1140 %sum = fadd i32 %sum_4_4_4, i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2140" st_id="152" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1147 %tmp_45 = fcmp_ogt  i32 %sum, i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2141" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32">
<![CDATA[
bb43:1141 %bitcast_ln42 = bitcast i32 %sum

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="2142" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb43:1142 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln42, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2143" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="23" op_0_bw="32">
<![CDATA[
bb43:1143 %trunc_ln42 = trunc i32 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="2144" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb43:1144 %icmp_ln42 = icmp_ne  i8 %tmp_44, i8

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="2145" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb43:1145 %icmp_ln42_1 = icmp_eq  i23 %trunc_ln42, i23

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="2146" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb43:1146 %or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="2147" st_id="153" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb43:1147 %tmp_45 = fcmp_ogt  i32 %sum, i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2148" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb43:1148 %and_ln42 = and i1 %or_ln42, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="2149" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb43:1158 %select_ln42 = select i1 %and_ln42, i32 %bitcast_ln42, i32

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="2150" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb43:1162 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_11, i32

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2151" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb43:1163 %write_ln42 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_11, i32 %select_ln42, i4, i1 %gmem_addr_11_req, i1 %empty_47

]]></Node>
<StgValue><ssdm name="write_ln42"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2152" st_id="155" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb43:1164 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2153" st_id="156" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb43:1164 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2154" st_id="157" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb43:1164 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2155" st_id="158" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb43:1164 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2156" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb43:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2157" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb43:2 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="2158" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb43:72 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_29_4_VITIS_LOOP_30_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2159" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb43:114 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="2160" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb43:115 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="2161" st_id="159" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb43:1164 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_11, void %write_ln42

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="2162" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0">
<![CDATA[
bb43:1167 %br_ln0 = br void %bb43.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2163" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0">
<![CDATA[
:0 %ret_ln46 = ret

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
