#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct  5 19:22:32 2015
# Process ID: 22646
# Log file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.xpr
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source IS2_interface.tcl
close_sim
launch_simulation
source IS2_interface.tcl
close_sim
launch_simulation
source IS2_interface.tcl
close_sim
launch_simulation
source IS2_interface.tcl
launch_runs impl_1
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_dff [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_dff.tcl
reset_run impl_1
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 32
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 32
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 30
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 30
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 29
add_bp {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} 28
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 29
remove_bps -file {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/imports/lab_3/I2S.sv} -line 28
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
file mkdir /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new
close [ open /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v w ]
add_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
remove_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
file delete -force /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/new/audio_rom.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {32000} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/audio.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
source test_dff.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test_dff.tcl
close_sim
file mkdir /afs/ece.cmu.edu/usr/rsaigal/18-545/lab_3/project_1/project_1.srcs/constrs_1
add_files -fileset constrs_1 -norecurse /afs/ece.cmu.edu/usr/rsaigal/Downloads/Nexys4_Master.xdc
import_files -fileset constrs_1 /afs/ece.cmu.edu/usr/rsaigal/Downloads/Nexys4_Master.xdc
close_sim
