$date
	Sat Oct 22 20:22:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#219124
b11110 !
1"
#219126
b11110 &
b11110 %
1$
#219127
0"
#219130
b1111 &
b1111 %
#219134
b101110 &
b101110 %
#219138
b10111 &
b10111 %
#219142
b1000110 &
b1000110 %
#219146
b100011 &
b100011 %
#219150
b1101010 &
b1101010 %
#219154
b110101 &
b110101 %
#219158
b10100000 &
b10100000 %
#219162
b1010000 &
b1010000 %
#219166
b101000 &
b101000 %
#219170
b10100 &
b10100 %
#219174
b1010 &
b1010 %
#219178
b101 &
b101 %
#219182
b10000 &
b10000 %
#219186
b1000 &
b1000 %
#219190
b100 &
b100 %
#219194
b10 &
b10 %
#219198
b1 &
1#
b1 %
#219202
b0 &
b0 %
0#
0$
#1231587
b10000 !
1"
#1231590
b10000 &
b10000 %
1$
#1231591
0"
#1231594
b1000 &
b1000 %
#1231598
b100 &
b100 %
#1231602
b10 &
b10 %
#1231606
b1 &
1#
b1 %
#1231610
b0 &
b0 %
0#
0$
#2246457
b101 !
1"
#2246458
b101 &
b101 %
1$
#2246459
0"
#2246462
b10000 &
b10000 %
#2246466
b1000 &
b1000 %
#2246470
b100 &
b100 %
#2246474
b10 &
b10 %
#2246478
b1 &
1#
b1 %
#2246482
b0 &
b0 %
0#
0$
#4500012
