[01/22 16:45:53      0s] 
[01/22 16:45:53      0s] Cadence Innovus(TM) Implementation System.
[01/22 16:45:53      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/22 16:45:53      0s] 
[01/22 16:45:53      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[01/22 16:45:53      0s] Options:	
[01/22 16:45:53      0s] Date:		Thu Jan 22 16:45:53 2026
[01/22 16:45:53      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[01/22 16:45:53      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/22 16:45:53      0s] 
[01/22 16:45:53      0s] License:
[01/22 16:45:53      0s] 		[16:45:53.438721] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[01/22 16:45:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/22 16:45:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/22 16:46:39     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[01/22 16:46:45     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[01/22 16:46:45     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[01/22 16:46:45     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/22 16:46:45     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/22 16:46:45     15s] @(#)CDS: CPE v21.15-s076
[01/22 16:46:45     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/22 16:46:45     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/22 16:46:45     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/22 16:46:45     15s] @(#)CDS: RCDB 11.15.0
[01/22 16:46:45     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/22 16:46:45     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/22 16:46:45     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_15263_ra01_shadab_okAK5B.

[01/22 16:46:45     15s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[01/22 16:46:51     17s] <CMD> getVersion
[01/22 16:46:51     17s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[01/22 16:46:51     17s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[01/22 16:46:51     17s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[01/22 16:46:51     17s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[01/22 16:46:51     17s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[01/22 16:46:51     17s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[01/22 16:46:51     17s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/22 16:46:51     17s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[01/22 16:46:51     17s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/22 16:46:51     17s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[01/22 16:46:51     17s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/22 16:46:51     17s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/22 16:46:51     17s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[01/22 16:46:51     17s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[01/22 16:46:51     17s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/22 16:46:51     17s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[01/22 16:46:51     17s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[01/22 16:46:51     17s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[01/22 16:46:51     17s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[01/22 16:46:51     17s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/22 16:46:51     17s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[01/22 16:46:51     17s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[01/22 16:46:51     17s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/22 16:46:51     17s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/22 16:46:51     17s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[01/22 16:46:51     17s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[01/22 16:46:51     17s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[01/22 16:46:51     17s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[01/22 16:46:51     17s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[01/22 16:46:51     17s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[01/22 16:46:51     17s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[01/22 16:46:51     17s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[01/22 16:46:51     17s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[01/22 16:46:51     17s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[01/22 16:46:51     17s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[01/22 16:46:51     17s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[01/22 16:46:51     17s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[01/22 16:46:51     17s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[01/22 16:46:51     17s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[01/22 16:46:51     17s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[01/22 16:46:51     17s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[01/22 16:46:51     17s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[01/22 16:46:51     17s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[01/22 16:46:51     17s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[01/22 16:46:51     17s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[01/22 16:46:51     17s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[01/22 16:46:51     17s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[01/22 16:46:51     17s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/22 16:46:51     17s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/22 16:46:51     17s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[01/22 16:46:51     17s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[01/22 16:46:51     17s] 
[01/22 16:46:51     17s] **INFO:  MMMC transition support version v31-84 
[01/22 16:46:51     17s] 
[01/22 16:46:51     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/22 16:46:51     17s] <CMD> suppressMessage ENCEXT-2799
[01/22 16:46:51     17s] <CMD> getVersion
[01/22 16:46:53     17s] [INFO] Loading PVS 22.20 fill procedures
[01/22 16:46:53     17s] <CMD> win
[01/22 16:47:52     24s] <CMD> save_global counter.globals
[01/22 16:47:54     24s] <CMD> set init_gnd_net VSS
[01/22 16:47:54     24s] <CMD> set init_lef_file ../../libs/lefs/all.lef
[01/22 16:47:54     24s] <CMD> set init_verilog syn_opt_counter.v.gz
[01/22 16:47:54     24s] <CMD> set init_mmmc_file mmmc.tcl
[01/22 16:47:54     24s] <CMD> set init_pwr_net VDD
[01/22 16:47:54     24s] 
[01/22 16:47:54     24s] Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]
[01/22 16:47:54     24s] 
[01/22 16:47:54     24s] **ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.
<CMD> init_design
[01/22 16:47:54     24s] #% Begin Load MMMC data ... (date=01/22 16:47:54, mem=759.5M)
[01/22 16:47:54     24s] 
[01/22 16:47:54     24s] Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]
[01/22 16:47:54     24s] 
[01/22 16:47:54     24s] **ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

[01/22 16:48:20     28s] Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]
[01/22 16:48:20     28s] 
[01/22 16:48:20     28s] **ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

[01/22 16:48:20     28s] **ERROR: (IMPSYT-16095):	**ERROR: (IMPSYT-16086):	Specify name of RC Corner.
[01/22 16:49:56     39s] 
[01/22 16:49:56     39s] Usage: create_opcond [-help] -name <opcondName> [-process <processValue>] [-temperature <temperatureValue>] [-voltage <voltageValue>]
[01/22 16:49:56     39s] 
[01/22 16:49:56     39s] **ERROR: (IMPTCM-48):	"-library_file" is not a legal option for command "create_opcond". Either the current option or an option prior to it is not specified correctly.

[01/22 16:49:56     39s] **ERROR: (IMPSYT-16095):	**ERROR: (IMPSYT-16087):	Specify the name of Delay Corner.
[01/22 17:00:22    132s] <CMD> save_global counter.globals
[01/22 17:00:28    133s] <CMD> set init_gnd_net VSS
[01/22 17:00:28    133s] <CMD> set init_lef_file ../../libs/lefs/all.lef
[01/22 17:00:28    133s] <CMD> set init_verilog syn_opt_counter.v.gz
[01/22 17:00:28    133s] <CMD> set init_mmmc_file Default.view
[01/22 17:00:28    133s] <CMD> set init_pwr_net VDD
[01/22 17:00:28    133s] <CMD> init_design
[01/22 17:00:28    133s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:00:28    133s] % Begin Load MMMC data ... (date=01/22 17:00:28, mem=624.3M)
[01/22 17:00:29    133s] % End Load MMMC data ... (date=01/22 17:00:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=625.4M, current mem=625.4M)
[01/22 17:00:29    133s] 
[01/22 17:00:29    133s] Loading LEF file ../../libs/lefs/all.lef ...
[01/22 17:00:30    133s] Set DBUPerIGU to M2 pitch 1320.
[01/22 17:00:30    133s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-200' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-201' for more detail.
[01/22 17:00:30    133s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[01/22 17:00:30    133s] To increase the message display limit, refer to the product command reference manual.
[01/22 17:00:30    133s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-200' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-200' for more detail.
[01/22 17:00:30    133s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/22 17:00:30    133s] Type 'man IMPLF-200' for more detail.
[01/22 17:00:30    133s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/22 17:00:30    133s] Loading view definition file from Default.view
[01/22 17:00:30    133s] Reading fast_lib timing library '/home/shadab/shadab/libs/libs/fast.lib' ...
[01/22 17:00:31    134s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/fast.lib)
[01/22 17:00:32    134s] Read 470 cells in library 'tsmc18' 
[01/22 17:00:32    134s] Reading slow_lib timing library '/home/shadab/shadab/libs/libs/slow.lib' ...
[01/22 17:00:32    134s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/slow.lib)
[01/22 17:00:32    134s] Read 462 cells in library 'tsmc18' 
[01/22 17:00:32    134s] Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
[01/22 17:00:32    134s] late library set: fast_lib
[01/22 17:00:32    134s] early library set: slow_lib
[01/22 17:00:32    134s] Completed consistency checks. Status: Successful
[01/22 17:00:32    134s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:02.0, peak res=645.1M, current mem=645.1M)
[01/22 17:00:32    134s] *** End library_loading (cpu=0.02min, real=0.03min, mem=14.9M, fe_cpu=2.25min, fe_real=14.65min, fe_mem=1142.6M) ***
[01/22 17:00:32    134s] % Begin Load netlist data ... (date=01/22 17:00:32, mem=645.2M)
[01/22 17:00:32    134s] *** Begin netlist parsing (mem=1142.6M) ***
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[01/22 17:00:32    134s] Type 'man IMPVL-159' for more detail.
[01/22 17:00:32    134s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/22 17:00:32    134s] To increase the message display limit, refer to the product command reference manual.
[01/22 17:00:32    134s] Created 470 new cells from 2 timing libraries.
[01/22 17:00:32    134s] Reading netlist ...
[01/22 17:00:32    134s] Backslashed names will retain backslash and a trailing blank character.
[01/22 17:00:33    134s] Reading verilog netlist 'syn_opt_counter.v.gz'
[01/22 17:00:33    134s] 
[01/22 17:00:33    134s] *** Memory Usage v#1 (Current mem = 1142.586M, initial mem = 476.027M) ***
[01/22 17:00:33    134s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=1142.6M) ***
[01/22 17:00:33    134s] % End Load netlist data ... (date=01/22 17:00:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=654.4M, current mem=654.4M)
[01/22 17:00:33    134s] Top level cell is counter.
[01/22 17:00:34    135s] Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
[01/22 17:00:34    135s] late library set: fast_lib
[01/22 17:00:34    135s] early library set: slow_lib
[01/22 17:00:34    135s] Completed consistency checks. Status: Successful
[01/22 17:00:34    135s] Starting consistency checks on late and early library sets of delay corner 'dalay_corner_fast'
[01/22 17:00:34    135s] late library set: fast_lib
[01/22 17:00:34    135s] early library set: slow_lib
[01/22 17:00:34    135s] Completed consistency checks. Status: Successful
[01/22 17:00:34    135s] Hooked 932 DB cells to tlib cells.
[01/22 17:00:34    135s] ** Removed 8 unused lib cells.
[01/22 17:00:34    135s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=669.1M, current mem=669.1M)
[01/22 17:00:34    135s] Starting recursive module instantiation check.
[01/22 17:00:34    135s] No recursion found.
[01/22 17:00:34    135s] Building hierarchical netlist for Cell counter ...
[01/22 17:00:35    135s] *** Netlist is unique.
[01/22 17:00:35    135s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[01/22 17:00:35    135s] ** info: there are 952 modules.
[01/22 17:00:35    135s] ** info: there are 23 stdCell insts.
[01/22 17:00:35    135s] 
[01/22 17:00:35    135s] *** Memory Usage v#1 (Current mem = 1197.012M, initial mem = 476.027M) ***
[01/22 17:00:35    135s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:00:35    135s] Type 'man IMPFP-3961' for more detail.
[01/22 17:00:35    135s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:00:35    135s] Type 'man IMPFP-3961' for more detail.
[01/22 17:00:35    135s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:00:35    135s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:00:35    135s] Start create_tracks
[01/22 17:00:35    135s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:00:35    135s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:00:36    135s] Extraction setup Started 
[01/22 17:00:36    135s] 
[01/22 17:00:36    135s] Trim Metal Layers:
[01/22 17:00:36    135s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/22 17:00:36    135s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2773' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2776' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2776' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2776' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2776' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[01/22 17:00:36    135s] Type 'man IMPEXT-2776' for more detail.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[01/22 17:00:36    135s] Summary of Active RC-Corners : 
[01/22 17:00:36    135s]  
[01/22 17:00:36    135s]  Analysis View: fast_view
[01/22 17:00:36    135s]     RC-Corner Name        : default_rc_corner
[01/22 17:00:36    135s]     RC-Corner Index       : 0
[01/22 17:00:36    135s]     RC-Corner Temperature : 25 Celsius
[01/22 17:00:36    135s]     RC-Corner Cap Table   : ''
[01/22 17:00:36    135s]     RC-Corner PreRoute Res Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PreRoute Cap Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/22 17:00:36    135s]  
[01/22 17:00:36    135s]  Analysis View: slow_view
[01/22 17:00:36    135s]     RC-Corner Name        : default_rc_corner
[01/22 17:00:36    135s]     RC-Corner Index       : 0
[01/22 17:00:36    135s]     RC-Corner Temperature : 25 Celsius
[01/22 17:00:36    135s]     RC-Corner Cap Table   : ''
[01/22 17:00:36    135s]     RC-Corner PreRoute Res Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PreRoute Cap Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/22 17:00:36    135s]  
[01/22 17:00:36    135s]  Analysis View: typ_view
[01/22 17:00:36    135s]     RC-Corner Name        : default_rc_corner
[01/22 17:00:36    135s]     RC-Corner Index       : 0
[01/22 17:00:36    135s]     RC-Corner Temperature : 25 Celsius
[01/22 17:00:36    135s]     RC-Corner Cap Table   : ''
[01/22 17:00:36    135s]     RC-Corner PreRoute Res Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PreRoute Cap Factor         : 1
[01/22 17:00:36    135s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/22 17:00:36    135s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/22 17:00:36    135s] 
[01/22 17:00:36    135s] Trim Metal Layers:
[01/22 17:00:36    135s] LayerId::1 widthSet size::1
[01/22 17:00:36    135s] LayerId::2 widthSet size::1
[01/22 17:00:36    135s] LayerId::3 widthSet size::1
[01/22 17:00:36    135s] LayerId::4 widthSet size::1
[01/22 17:00:36    135s] LayerId::5 widthSet size::1
[01/22 17:00:36    135s] LayerId::6 widthSet size::1
[01/22 17:00:36    135s] Updating RC grid for preRoute extraction ...
[01/22 17:00:36    135s] eee: pegSigSF::1.070000
[01/22 17:00:36    135s] Initializing multi-corner resistance tables ...
[01/22 17:00:36    135s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:36    135s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:36    135s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:36    135s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:36    135s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:36    135s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/22 17:00:37    135s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:00:37    135s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.566400 newSi=0.000000 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:00:37    135s] *Info: initialize multi-corner CTS.
[01/22 17:00:37    135s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_slow'
[01/22 17:00:37    135s] late library set: slow_lib
[01/22 17:00:37    135s] early library set: fast_lib
[01/22 17:00:37    135s] Completed consistency checks. Status: Successful
[01/22 17:00:37    135s] Reading typ_lib timing library '/home/shadab/shadab/libs/libs/typical.lib' ...
[01/22 17:00:37    135s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/libs/libs/typical.lib)
[01/22 17:00:37    136s] Read 462 cells in library 'typical' 
[01/22 17:00:37    136s] Ignored 8 cells in library 'typical' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[01/22 17:00:37    136s] **WARN: (TECHLIB-609):	Operating condition 'op_cond_tpy' not found in library set 'typ_lib'. Ignoring operating condition 'op_cond_tpy'.
[01/22 17:00:37    136s] **WARN: (TECHLIB-609):	Operating condition 'op_cond_tpy' not found in library set 'typ_lib'. Ignoring operating condition 'op_cond_tpy'.
[01/22 17:00:37    136s] Ending "SetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=929.8M, current mem=695.8M)
[01/22 17:00:38    136s] Reading timing constraints file 'syn_opt_counter.functional_wcl_slow.sdc' ...
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=955.1M, current mem=955.1M)
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_slow.sdc, Line 9).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_slow.sdc, Line 10).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_slow.sdc completed, with 2 WARNING
[01/22 17:00:38    136s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=974.6M, current mem=974.6M)
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=974.6M, current mem=974.6M)
[01/22 17:00:38    136s] Reading timing constraints file 'syn_opt_counter.functional_wcl_fast.sdc' ...
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=974.6M, current mem=974.6M)
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_fast.sdc, Line 9).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_fast.sdc, Line 10).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_fast.sdc completed, with 2 WARNING
[01/22 17:00:38    136s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=974.9M, current mem=974.9M)
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=974.9M, current mem=974.9M)
[01/22 17:00:38    136s] Reading timing constraints file 'syn_opt_counter.functional_wcl_typical.sdc' ...
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=974.9M, current mem=974.9M)
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_typical.sdc, Line 9).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File syn_opt_counter.functional_wcl_typical.sdc, Line 10).
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] INFO (CTE): Reading of timing constraints file syn_opt_counter.functional_wcl_typical.sdc completed, with 2 WARNING
[01/22 17:00:38    136s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=975.2M, current mem=975.2M)
[01/22 17:00:38    136s] Current (total cpu=0:02:16, real=0:14:45, peak res=975.2M, current mem=975.2M)
[01/22 17:00:38    136s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/22 17:00:38    136s] 
[01/22 17:00:38    136s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/22 17:00:39    136s] Summary for sequential cells identification: 
[01/22 17:00:39    136s]   Identified SBFF number: 116
[01/22 17:00:39    136s]   Identified MBFF number: 0
[01/22 17:00:39    136s]   Identified SB Latch number: 0
[01/22 17:00:39    136s]   Identified MB Latch number: 0
[01/22 17:00:39    136s]   Not identified SBFF number: 24
[01/22 17:00:39    136s]   Not identified MBFF number: 0
[01/22 17:00:39    136s]   Not identified SB Latch number: 0
[01/22 17:00:39    136s]   Not identified MB Latch number: 0
[01/22 17:00:39    136s]   Number of sequential cells which are not FFs: 38
[01/22 17:00:39    136s] Total number of combinational cells: 266
[01/22 17:00:39    136s] Total number of sequential cells: 178
[01/22 17:00:39    136s] Total number of tristate cells: 18
[01/22 17:00:39    136s] Total number of level shifter cells: 0
[01/22 17:00:39    136s] Total number of power gating cells: 0
[01/22 17:00:39    136s] Total number of isolation cells: 0
[01/22 17:00:39    136s] Total number of power switch cells: 0
[01/22 17:00:39    136s] Total number of pulse generator cells: 0
[01/22 17:00:39    136s] Total number of always on buffers: 0
[01/22 17:00:39    136s] Total number of retention cells: 0
[01/22 17:00:39    136s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[01/22 17:00:39    136s] Total number of usable buffers: 18
[01/22 17:00:39    136s] List of unusable buffers:
[01/22 17:00:39    136s] Total number of unusable buffers: 0
[01/22 17:00:39    136s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[01/22 17:00:39    136s] Total number of usable inverters: 18
[01/22 17:00:39    136s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[01/22 17:00:39    136s] Total number of unusable inverters: 3
[01/22 17:00:39    136s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[01/22 17:00:39    136s] Total number of identified usable delay cells: 4
[01/22 17:00:39    136s] List of identified unusable delay cells:
[01/22 17:00:39    136s] Total number of identified unusable delay cells: 0
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Deleting Cell Server End ...
[01/22 17:00:39    136s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=997.5M, current mem=997.4M)
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:00:39    136s] Summary for sequential cells identification: 
[01/22 17:00:39    136s]   Identified SBFF number: 116
[01/22 17:00:39    136s]   Identified MBFF number: 0
[01/22 17:00:39    136s]   Identified SB Latch number: 0
[01/22 17:00:39    136s]   Identified MB Latch number: 0
[01/22 17:00:39    136s]   Not identified SBFF number: 24
[01/22 17:00:39    136s]   Not identified MBFF number: 0
[01/22 17:00:39    136s]   Not identified SB Latch number: 0
[01/22 17:00:39    136s]   Not identified MB Latch number: 0
[01/22 17:00:39    136s]   Number of sequential cells which are not FFs: 38
[01/22 17:00:39    136s]  Visiting view : fast_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:00:39    136s]  Visiting view : slow_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:00:39    136s]  Visiting view : typ_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:00:39    136s]  Visiting view : fast_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:00:39    136s]  Visiting view : slow_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:00:39    136s]  Visiting view : typ_view
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:00:39    136s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:00:39    136s] TLC MultiMap info (StdDelay):
[01/22 17:00:39    136s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:00:39    136s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:00:39    136s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:00:39    136s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:00:39    136s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:00:39    136s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:00:39    136s]  Setting StdDelay to: 52.7ps
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:00:39    136s] 
[01/22 17:00:39    136s] TimeStamp Deleting Cell Server End ...
[01/22 17:00:39    136s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:00:57    139s] <CMD> check_design -type all
[01/22 17:00:57    139s] Begin: Design checking
[01/22 17:00:57    139s]         Checking 'power_intent' category...
[01/22 17:00:57    139s] INFO: Power intent check skipped, because no power intent is loaded.
[01/22 17:00:57    139s]         No issues found during checks.
[01/22 17:00:57    139s] 		(Real time: 0:00:00.0, Memory: 1607.8M)
[01/22 17:00:57    139s] 
[01/22 17:00:57    139s]         Checking 'timing' category...
[01/22 17:00:58    139s]         No issues found during checks.
[01/22 17:00:58    139s] 		(Real time: 0:00:01.0, Memory: 1722.7M)
[01/22 17:00:58    139s] 
[01/22 17:00:58    139s]         Checking 'hierarchical' category...
[01/22 17:00:58    139s] Design does not have Hierarchical Partitions. check_design  will ignore check type hierarchical.
[01/22 17:00:58    139s]         No issues found during checks.
[01/22 17:00:58    139s] 		(Real time: 0:00:00.0, Memory: 1722.7M)
[01/22 17:00:58    139s] 
[01/22 17:00:58    139s]         Checking 'pin_assign' category...
[01/22 17:00:58    139s] Design does not have Hierarchical Partitions. check_design  will ignore check type pin_assign.
[01/22 17:00:58    139s]         No issues found during checks.
[01/22 17:00:58    139s] 		(Real time: 0:00:00.0, Memory: 1722.7M)
[01/22 17:00:58    139s] 
[01/22 17:00:58    139s]         Checking 'budget' category...
[01/22 17:00:58    139s] Design does not have Hierarchical Partitions. check_design will ignore check type budget.
[01/22 17:00:58    139s]         No issues found during checks.
[01/22 17:00:58    139s] 		(Real time: 0:00:00.0, Memory: 1722.7M)
[01/22 17:00:58    139s] 
[01/22 17:00:58    139s]         Checking 'assign_statements' category...
[01/22 17:00:58    139s] Checking for any assigns in the netlist...
[01/22 17:00:58    139s]         No issues found during checks.
[01/22 17:00:58    139s] 		(Real time: 0:00:00.0, Memory: 1722.7M)
[01/22 17:00:58    139s] 
[01/22 17:00:58    139s]         Checking 'place' category...
[01/22 17:01:01    139s] Ending "check_follow_pin_not_overlap_with_hard_macro" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1136.1M, current mem=1101.3M)
[01/22 17:01:01    139s] Ending "check_macro_pin_on_track" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.3M, current mem=1101.3M)
[01/22 17:01:01    139s] Checking constraints (fence).....
[01/22 17:01:01    139s] Ending "check_macro_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.4M, current mem=1101.4M)
[01/22 17:01:01    139s] Ending "check_io_pad_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.4M, current mem=1101.4M)
[01/22 17:01:01    139s] Ending "check_constraint_blockage_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.4M, current mem=1101.4M)
[01/22 17:01:01    139s] Checking constraints (fence).....
[01/22 17:01:01    139s] Ending "check_fence_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.4M, current mem=1101.4M)
[01/22 17:01:01    139s] Ending "check_component_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.4M, current mem=1101.4M)
[01/22 17:01:01    139s] Checking Row is on grid......
[01/22 17:01:01    139s] Ending "check_row_on_grid" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1101.5M, current mem=1101.5M)
[01/22 17:01:01    139s] Estimated cell power/ground rail width = 0.630 um
[01/22 17:01:01    139s] Ending "check_fixed_inst_alignment" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.5M, current mem=1109.5M)
[01/22 17:01:01    139s] Extracting standard cell pins and blockage ...... 
[01/22 17:01:01    139s] Pin and blockage extraction finished
[01/22 17:01:01    139s] Extracting macro/IO cell pins and blockage ...... 
[01/22 17:01:01    139s] Pin and blockage extraction finished
[01/22 17:01:01    139s] Average module density = 0.702.
[01/22 17:01:01    139s] Density for the design = 0.702.
[01/22 17:01:01    139s]        = stdcell_area 257 sites (855 um^2) / alloc_area 366 sites (1217 um^2).
[01/22 17:01:01    139s] Pin Density = 0.2732.
[01/22 17:01:01    139s]             = total # of pins 100 / total area 366.
[01/22 17:01:01    139s] Ending "check_module_density" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1109.5M, current mem=1108.9M)
[01/22 17:01:01    139s] **WARN: (CHKPLC-51):	10 unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 2.520000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 7.560000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 12.600000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 17.640000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 22.680000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 27.720000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:01:01    139s]         Messages issued during checks:
[01/22 17:01:01    139s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:01    139s] | ID                | Severity  | Count       | Description                                                                                                                                           |
[01/22 17:01:01    139s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:01    139s] | IMPPP-4422        | error     | 6           | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location.                           |
[01/22 17:01:01    139s] | CHKPLC-51         | warning   | 1           | %d unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow. |
[01/22 17:01:01    139s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:01    139s] 		(Real time: 0:00:03.0, Memory: 1694.7M)
[01/22 17:01:01    139s] 
[01/22 17:01:01    139s]         Checking 'opt' category...
[01/22 17:01:07    141s] *** CheckDesignCatOpt #1 [begin] (check_design_opt #1) : totSession cpu/real = 0:02:19.5/0:14:40.6 (0.2), mem = 1694.7M
[01/22 17:01:07    141s] Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
[01/22 17:01:07    141s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:01:07    141s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:01:07    141s] PreRoute RC Extraction called for design counter.
[01/22 17:01:07    141s] RC Extraction called in multi-corner(1) mode.
[01/22 17:01:07    141s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:01:07    141s] Type 'man IMPEXT-6197' for more detail.
[01/22 17:01:07    141s] RCMode: PreRoute
[01/22 17:01:07    141s]       RC Corner Indexes            0   
[01/22 17:01:07    141s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:01:07    141s] Resistance Scaling Factor    : 1.00000 
[01/22 17:01:07    141s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:01:07    141s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:01:07    141s] Shrink Factor                : 1.00000
[01/22 17:01:07    141s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:01:07    141s] Updating RC grid for preRoute extraction ...
[01/22 17:01:07    141s] Initializing multi-corner resistance tables ...
[01/22 17:01:07    141s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1702.688M)
[01/22 17:01:07    141s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:01:07    141s] AAE DB initialization (MEM=1728.59 CPU=0:00:00.1 REAL=0:00:00.0) 
[01/22 17:01:07    141s] #################################################################################
[01/22 17:01:07    141s] # Design Stage: PreRoute
[01/22 17:01:07    141s] # Design Name: counter
[01/22 17:01:07    141s] # Design Mode: 90nm
[01/22 17:01:07    141s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:01:07    141s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:01:07    141s] # Signoff Settings: SI Off 
[01/22 17:01:07    141s] #################################################################################
[01/22 17:01:07    141s] Calculate delays in BcWc mode...
[01/22 17:01:07    141s] Calculate delays in BcWc mode...
[01/22 17:01:07    141s] Calculate delays in BcWc mode...
[01/22 17:01:07    141s] Start delay calculation (fullDC) (1 T). (MEM=1730.59)
[01/22 17:01:07    141s] Total number of fetched objects 34
[01/22 17:01:07    141s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/22 17:01:07    141s] Total number of fetched objects 34
[01/22 17:01:07    141s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/22 17:01:07    141s] Total number of fetched objects 34
[01/22 17:01:07    141s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[01/22 17:01:07    141s] End delay calculation. (MEM=1895.04 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:01:07    141s] End delay calculation (fullDC). (MEM=1858.42 CPU=0:00:00.2 REAL=0:00:01.0)
[01/22 17:01:07    141s] **WARN: (IMPOPT-7276):	23 instance(s) out of 23 are unplaced.
[01/22 17:01:07    141s] **WARN: (IMPOPT-2901):	Design is not placed. Place the design before running
[01/22 17:01:07    141s] Type 'man IMPOPT-2901' for more detail.
[01/22 17:01:07    141s] **INFO: Skipping check RC Nets: design is not placed
[01/22 17:01:07    141s] *** CheckDesignCatOpt #1 [finish] (check_design_opt #1) : cpu/real = 0:00:01.7/0:00:05.7 (0.3), totSession cpu/real = 0:02:21.2/0:14:46.2 (0.2), mem = 1887.9M
[01/22 17:01:07    141s] 
[01/22 17:01:07    141s] =============================================================================================
[01/22 17:01:07    141s]  Step TAT Report : CheckDesignCatOpt #1 / check_design_opt #1                   21.15-s110_1
[01/22 17:01:07    141s] =============================================================================================
[01/22 17:01:07    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:01:07    141s] ---------------------------------------------------------------------------------------------
[01/22 17:01:07    141s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/22 17:01:07    141s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  16.4 % )     0:00:00.9 /  0:00:00.5    0.5
[01/22 17:01:07    141s] [ CheckInitTiming        ]      1   0:00:01.4  (  24.9 % )     0:00:03.2 /  0:00:00.9    0.3
[01/22 17:01:07    141s] [ CheckDesignStatus      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckPhysical          ]      1   0:00:00.0  (   0.8 % )     0:00:01.0 /  0:00:00.5    0.5
[01/22 17:01:07    141s] [ CheckOptConstraints    ]      1   0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.2    0.4
[01/22 17:01:07    141s] [ CheckTimingSetup       ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckOptIgnoredInst    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckOptIgnoredNets    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckOptFlowSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckPowerOptSetup     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckRouteAwareOpt     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckStackViaInRule    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckRCNets            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ CheckEEQCells          ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.2
[01/22 17:01:07    141s] [ ExtractRC              ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.0    0.2
[01/22 17:01:07    141s] [ TimingUpdate           ]      2   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.0    0.0
[01/22 17:01:07    141s] [ FullDelayCalc          ]      1   0:00:01.3  (  23.1 % )     0:00:01.3 /  0:00:00.3    0.2
[01/22 17:01:07    141s] [ MISC                   ]          0:00:00.5  (   8.9 % )     0:00:00.5 /  0:00:00.1    0.1
[01/22 17:01:07    141s] ---------------------------------------------------------------------------------------------
[01/22 17:01:07    141s]  CheckDesignCatOpt #1 TOTAL         0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:01.7    0.3
[01/22 17:01:07    141s] ---------------------------------------------------------------------------------------------
[01/22 17:01:07    141s] 
[01/22 17:01:07    141s]         Messages issued during checks:
[01/22 17:01:07    141s] -------------------------------------------------------------------------------------------------------
[01/22 17:01:07    141s] | ID                | Severity  | Count       | Description                                           |
[01/22 17:01:07    141s] -------------------------------------------------------------------------------------------------------
[01/22 17:01:07    141s] | IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running |
[01/22 17:01:07    141s] | IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                |
[01/22 17:01:07    141s] -------------------------------------------------------------------------------------------------------
[01/22 17:01:07    141s] 		(Real time: 0:00:06.0, Memory: 1887.9M)
[01/22 17:01:07    141s] 
[01/22 17:01:07    141s]         Checking 'cts' category...
[01/22 17:01:08    141s] Initializing placement interface...
[01/22 17:01:08    141s]   Use check_library -place or consult logv if problems occur.
[01/22 17:01:08    141s]   Leaving CCOpt scope - Initializing placement interface...
[01/22 17:01:08    141s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[01/22 17:01:08    141s] Initializing placement interface done.
[01/22 17:01:08    141s] Leaving CCOpt scope - Cleaning up placement interface...
[01/22 17:01:08    141s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/22 17:01:08    141s] Skipping CTS checks because no clock trees are defined.
[01/22 17:01:08    141s]         No issues found during checks.
[01/22 17:01:08    141s] 		(Real time: 0:00:01.0, Memory: 1887.9M)
[01/22 17:01:08    141s] 
[01/22 17:01:08    141s]         Checking 'route' category...
[01/22 17:01:09    141s] #Checking wire integrity...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.01 (MB), peak = 1211.32 (MB)
[01/22 17:01:09    141s] #Checking unplaced instance...
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE RC_CG_HIER_INST1/enl_reg is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE RC_CG_HIER_INST1/g16__2398 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE RC_CG_HIER_INST1/g18__5107 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[0] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[1] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[2] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[3] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[4] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[5] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[6] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE count_reg[7] is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g177__6260 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g179__4319 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g180__8428 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g182__5526 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g183__6783 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g185__3680 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g186__1617 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g188__2802 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (NRIG-69) INSTANCE g189__1705 is unplaced. All instances must be placed before routing. Place the instance before continuing.
[01/22 17:01:09    141s] #WARNING (EMS-27) Message (NRIG-69) has exceeded the current message display limit of 20.
[01/22 17:01:09    141s] #To increase the message display limit, refer to the product command reference manual.
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking track...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking blocked track...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking 3rd-party violation...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking ECO route violation...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking unplaced I/O pin...
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin clk is unplaced and is a part of routing net clk. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[0] is unplaced and is a part of routing net count[0]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[1] is unplaced and is a part of routing net count[1]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[2] is unplaced and is a part of routing net count[2]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[3] is unplaced and is a part of routing net count[3]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[4] is unplaced and is a part of routing net count[4]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[5] is unplaced and is a part of routing net count[5]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[6] is unplaced and is a part of routing net count[6]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin count[7] is unplaced and is a part of routing net count[7]. Place the top level pin before routing.
[01/22 17:01:09    141s] #WARNING (NRIG-1313) Top level pin reset is unplaced and is a part of routing net reset. Place the top level pin before routing.
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking same-cell violation...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s] #Checking pin layer escape...
[01/22 17:01:09    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.38 (MB), peak = 1242.54 (MB)
[01/22 17:01:09    141s]         Messages issued during checks:
[01/22 17:01:09    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:09    141s] | ID                | Severity  | Count       | Description                                                                                           |
[01/22 17:01:09    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:09    141s] | NRIG-1313         | warning   | 10          | Top level pin %s is unplaced and is a part of routing net %s. Place the top level pin before routing. |
[01/22 17:01:09    141s] | NRIG-69           | warning   | 23          | %s %s is unplaced. All instances must be placed before routing. Place the instance before continuing. |
[01/22 17:01:09    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:09    141s] 		(Real time: 0:00:01.0, Memory: 1941.9M)
[01/22 17:01:09    141s] 
[01/22 17:01:09    141s]         Checking 'signoff' category...
[01/22 17:01:10    141s] **ERROR: (IMPESO-441):	The placement density is reported a 0% which means that LEF is loaded but not the DEF.
[01/22 17:01:10    141s] **ERROR: (IMPESO-444):	There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis.
[01/22 17:01:10    141s]         Messages issued during checks:
[01/22 17:01:10    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:10    141s] | ID                | Severity  | Count       | Description                                                                                           |
[01/22 17:01:10    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:10    141s] | IMPESO-441        | error     | 1           | The placement density is reported a 0%% which means that LEF is loaded but not the DEF.               |
[01/22 17:01:10    141s] | IMPESO-444        | error     | 1           | There has to be at least one host and some threads per hosts to run distributed MMMC timing analysis. |
[01/22 17:01:10    141s] -------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:01:10    141s] 		(Real time: 0:00:01.0, Memory: 1941.9M)
[01/22 17:01:10    141s] 
[01/22 17:01:10    141s] **INFO: Identified 8 error(s) and 36 warning(s) during 'check_design -type {all}'.
[01/22 17:01:10    141s] End: Design checking
[01/22 17:02:35    152s] <CMD> check_design -type place
[01/22 17:02:35    152s] Begin: Design checking
[01/22 17:02:37    152s] Ending "check_follow_pin_not_overlap_with_hard_macro" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.2M, current mem=1203.2M)
[01/22 17:02:37    152s] Ending "check_macro_pin_on_track" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.3M, current mem=1203.3M)
[01/22 17:02:37    152s] Checking constraints (fence).....
[01/22 17:02:37    152s] Ending "check_macro_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.4M, current mem=1203.4M)
[01/22 17:02:37    152s] Ending "check_io_pad_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.4M, current mem=1203.4M)
[01/22 17:02:37    152s] Ending "check_constraint_blockage_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.4M, current mem=1203.4M)
[01/22 17:02:37    152s] Checking constraints (fence).....
[01/22 17:02:37    152s] Ending "check_fence_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.4M, current mem=1203.4M)
[01/22 17:02:37    152s] Ending "check_component_status" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1203.5M, current mem=1203.5M)
[01/22 17:02:37    152s] Checking Row is on grid......
[01/22 17:02:37    152s] Ending "check_row_on_grid" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.6M, current mem=1203.6M)
[01/22 17:02:37    152s] Ending "check_fixed_inst_alignment" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.4M, current mem=1208.4M)
[01/22 17:02:37    152s] Average module density = 0.702.
[01/22 17:02:37    152s] Density for the design = 0.702.
[01/22 17:02:37    152s]        = stdcell_area 257 sites (855 um^2) / alloc_area 366 sites (1217 um^2).
[01/22 17:02:37    152s] Pin Density = 0.2732.
[01/22 17:02:37    152s]             = total # of pins 100 / total area 366.
[01/22 17:02:37    152s] Ending "check_module_density" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1208.4M, current mem=1208.0M)
[01/22 17:02:37    152s] **WARN: (CHKPLC-51):	10 unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 2.520000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 7.560000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 12.600000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 17.640000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 22.680000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s] **ERROR: (IMPPP-4422):	Followpin wire is missing at row {20.130000 27.720000}. This may cause PG connectivity issues for cells that are placed at this location.
[01/22 17:02:37    152s]         Messages issued during checks:
[01/22 17:02:37    152s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:02:37    152s] | ID                | Severity  | Count       | Description                                                                                                                                           |
[01/22 17:02:37    152s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:02:37    152s] | IMPPP-4422        | error     | 6           | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location.                           |
[01/22 17:02:37    152s] | CHKPLC-51         | warning   | 1           | %d unplaced pins detected, please place them properly or add "setPlaceMode -place_global_place_io_pins true" to place them automatically in the flow. |
[01/22 17:02:37    152s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/22 17:02:37    152s] 		(Real time: 0:00:02.0, Memory: 1944.9M)
[01/22 17:02:37    152s] 
[01/22 17:02:37    152s] **INFO: Identified 6 error(s) and 1 warning(s) during 'check_design -type {place}'.
[01/22 17:02:37    152s] End: Design checking
[01/22 17:02:43    153s] <CMD> checkDesign
[01/22 17:02:43    153s] 
[01/22 17:02:43    153s] Usage: checkDesign [-help] {[-all [-danglingNet [highlight]]] | [[-io ] [-netlist [-danglingNet [highlight]]] [-physicalLibrary ] [-timingLibrary ] [-powerGround ] [-tieHiLo ] [-floorplan ] [-place ] [-spef ] [-assigns ]]} [[[-noText ] [-outdir <string>] [-browser ]] | [-noHtml [-outfile <string>]]]
[01/22 17:02:43    153s] 
[01/22 17:02:43    153s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "checkDesign".

[01/22 17:02:51    155s] <CMD> checkDesign -all
[01/22 17:02:51    155s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[01/22 17:02:51    155s] Creating directory checkDesign.
[01/22 17:02:51    155s] **WARN: (IMPREPO-205):	There are 12 Cells with missing PG PIN.
[01/22 17:02:51    155s] OPERPROF: Starting checkPlace at level 1, MEM:1944.9M, EPOCH TIME: 1769081571.729006
[01/22 17:02:51    155s] Processing tracks to init pin-track alignment.
[01/22 17:02:51    155s] z: 2, totalTracks: 1
[01/22 17:02:51    155s] z: 4, totalTracks: 1
[01/22 17:02:51    155s] z: 6, totalTracks: 1
[01/22 17:02:51    155s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:02:51    155s] All LLGs are deleted
[01/22 17:02:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.9M, EPOCH TIME: 1769081571.767471
[01/22 17:02:51    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1944.9M, EPOCH TIME: 1769081571.767776
[01/22 17:02:51    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.9M, EPOCH TIME: 1769081571.767839
[01/22 17:02:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1944.9M, EPOCH TIME: 1769081571.767980
[01/22 17:02:51    155s] Max number of tech site patterns supported in site array is 256.
[01/22 17:02:51    155s] Core basic site is tsm3site
[01/22 17:02:51    155s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1944.9M, EPOCH TIME: 1769081571.775648
[01/22 17:02:51    155s] After signature check, allow fast init is false, keep pre-filter is true.
[01/22 17:02:51    155s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/22 17:02:51    155s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1944.9M, EPOCH TIME: 1769081571.775741
[01/22 17:02:51    155s] SiteArray: non-trimmed site array dimensions = 6 x 61
[01/22 17:02:51    155s] SiteArray: use 8,192 bytes
[01/22 17:02:51    155s] SiteArray: current memory after site array memory allocation 1944.9M
[01/22 17:02:51    155s] SiteArray: FP blocked sites are writable
[01/22 17:02:51    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:02:51    155s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1944.9M, EPOCH TIME: 1769081571.785667
[01/22 17:02:51    155s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1944.9M, EPOCH TIME: 1769081571.785713
[01/22 17:02:51    155s] SiteArray: number of non floorplan blocked sites for llg default is 366
[01/22 17:02:51    155s] Atter site array init, number of instance map data is 0.
[01/22 17:02:51    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.019, MEM:1944.9M, EPOCH TIME: 1769081571.786505
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:02:51    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.029, MEM:1944.9M, EPOCH TIME: 1769081571.796622
[01/22 17:02:51    155s] Begin checking placement ... (start mem=1944.9M, init mem=1944.9M)
[01/22 17:02:51    155s] Begin checking exclusive groups violation ...
[01/22 17:02:51    155s] There are 0 groups to check, max #box is 0, total #box is 0
[01/22 17:02:51    155s] Finished checking exclusive groups violations. Found 0 Vio.
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] Running CheckPlace using 1 thread in normal mode...
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] ...checkPlace normal is done!
[01/22 17:02:51    155s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1944.9M, EPOCH TIME: 1769081571.869264
[01/22 17:02:51    155s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1944.9M, EPOCH TIME: 1769081571.869317
[01/22 17:02:51    155s] *info: Recommended don't use cell = 0           
[01/22 17:02:51    155s] *info: Placed = 0             
[01/22 17:02:51    155s] *info: Unplaced = 23          
[01/22 17:02:51    155s] Placement Density:70.22%(855/1217)
[01/22 17:02:51    155s] Placement Density (including fixed std cells):70.22%(855/1217)
[01/22 17:02:51    155s] All LLGs are deleted
[01/22 17:02:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1944.9M, EPOCH TIME: 1769081571.937473
[01/22 17:02:51    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1944.9M, EPOCH TIME: 1769081571.938720
[01/22 17:02:51    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:02:51    155s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1944.9M)
[01/22 17:02:51    155s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.214, MEM:1944.9M, EPOCH TIME: 1769081571.942650
[01/22 17:02:51    155s] Design: counter
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] ------ Design Summary:
[01/22 17:02:51    155s] Total Standard Cell Number   (cells) : 23
[01/22 17:02:51    155s] Total Block Cell Number      (cells) : 0
[01/22 17:02:51    155s] Total I/O Pad Cell Number    (cells) : 0
[01/22 17:02:51    155s] Total Standard Cell Area     ( um^2) : 854.88
[01/22 17:02:51    155s] Total Block Cell Area        ( um^2) : 0.00
[01/22 17:02:51    155s] Total I/O Pad Cell Area      ( um^2) : 0.00
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] ------ Design Statistics:
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] Number of Instances            : 23
[01/22 17:02:51    155s] Number of Non-uniquified Insts : 18
[01/22 17:02:51    155s] Number of Nets                 : 37
[01/22 17:02:51    155s] Average number of Pins per Net : 2.73
[01/22 17:02:51    155s] Maximum number of Pins in Net  : 9
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] ------ I/O Port summary
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] Number of Primary I/O Ports    : 10
[01/22 17:02:51    155s] Number of Input Ports          : 2
[01/22 17:02:51    155s] Number of Output Ports         : 8
[01/22 17:02:51    155s] Number of Bidirectional Ports  : 0
[01/22 17:02:51    155s] Number of Power/Ground Ports   : 0
[01/22 17:02:51    155s] Number of Floating Ports                     *: 0
[01/22 17:02:51    155s] Number of Ports Connected to Multiple Pads   *: 0
[01/22 17:02:51    155s] Number of Ports Connected to Core Instances   : 10
[01/22 17:02:51    155s] **WARN: (IMPREPO-202):	There are 10 Ports connected to core instances.
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] ------ Design Rule Checking:
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] Number of Output Pins connect to Power/Ground *: 0
[01/22 17:02:51    155s] Number of Insts with Input Pins tied together ?: 1
[01/22 17:02:51    155s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_HIER_INST1/g18__5107' is tied to net 'RC_CG_HIER_INST1/test'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[01/22 17:02:51    155s] Type 'man IMPDB-2148' for more detail.
[01/22 17:02:51    155s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 1
[01/22 17:02:51    155s] Number of Input/InOut Floating Pins            : 0
[01/22 17:02:51    155s] Number of Output Floating Pins                 : 0
[01/22 17:02:51    155s] Number of Output Term Marked TieHi/Lo         *: 0
[01/22 17:02:51    155s] 
[01/22 17:02:51    155s] **WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
[01/22 17:02:51    155s] **WARN: (IMPREPO-217):	There are 1 TieHi/Lo term nets not connected to instance's PG terms.
[01/22 17:02:51    155s] Number of nets with tri-state drivers          : 0
[01/22 17:02:51    155s] Number of nets with parallel drivers           : 0
[01/22 17:02:51    155s] Number of nets with multiple drivers           : 0
[01/22 17:02:51    155s] Number of nets with no driver (No FanIn)       : 0
[01/22 17:02:51    155s] Number of Output Floating nets (No FanOut)     : 7
[01/22 17:02:51    155s] Number of High Fanout nets (>50)               : 0
[01/22 17:02:52    155s] **WARN: (IMPREPO-213):	There are 10 I/O Pins connected to Non-IO Insts.
[01/22 17:02:52    155s] Checking for any assigns in the netlist...
[01/22 17:02:52    155s]   No assigns found.
[01/22 17:02:52    155s] Checking routing tracks.....
[01/22 17:02:52    155s] Checking other grids.....
[01/22 17:02:52    155s] Checking routing blockage.....
[01/22 17:02:52    155s] Checking components.....
[01/22 17:02:52    155s] Checking constraints (guide/region/fence).....
[01/22 17:02:52    155s] Checking groups.....
[01/22 17:02:52    155s] Checking Ptn Core Box.....
[01/22 17:02:52    155s] 
[01/22 17:02:52    155s] Checking Preroutes.....
[01/22 17:02:52    155s] No. of regular pre-routes not on tracks : 0 
[01/22 17:02:52    155s]  Design check done.
[01/22 17:02:52    155s] Report saved in file checkDesign/counter.main.htm.ascii
[01/22 17:02:52    155s] 
[01/22 17:02:52    155s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:02:52    155s] Severity  ID               Count  Summary                                  
[01/22 17:02:52    155s] WARNING   IMPDB-2148           1  %sterm '%s' of %sinstance '%s' is tied t...
[01/22 17:02:52    155s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/22 17:02:52    155s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[01/22 17:02:52    155s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/22 17:02:52    155s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/22 17:02:52    155s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[01/22 17:02:52    155s] *** Message Summary: 6 warning(s), 0 error(s)
[01/22 17:02:52    155s] 
[01/22 17:02:57    156s] <CMD> check_timing 
[01/22 17:03:04    156s] <CMD> check_timing -verbose 
[01/22 17:03:21    159s] <CMD> check_timing -verbose -view fast_view
[01/22 17:03:32    161s] <CMD> report_timing
[01/22 17:04:42    171s] <CMD> floorPlan -site {corner pad tsm3site} -r 1 0.7 10 10 10 10
[01/22 17:04:42    171s] **ERROR: (IMPTCM-161):	Object for command "floorPlan" is not a list, "corner pad tsm3site" matches more than one objects for specified type "site " object in design.

[01/22 17:04:42    171s] Usage: floorPlan [-help] [-adjustToSite] [-coreMarginsBy {io die}] [-dieSizeByIoHeight {min max}] [-flip {n s f}] [-fplanOrigin {center llcorner}] [-noResize] [-noSnapToGrid] [-overlapSameSiteRow] {-b <die_box io_box core_box> | -s <W H Left Bottom Right Top> | -d <W H Left Bottom Right Top> | -r <aspectRatio [rowDensity [Left Bottom Right Top]]> | -su <aspectRatio [stdCellDensity [Left Bottom Right Top]]> | -keepShape <util>} [-site <site> | -siteOnly <site>]
[01/22 17:04:42    171s] 
[01/22 17:04:42    171s] **ERROR: (IMPTCM-4):	The value "corner pad tsm3site" specified for the object type of argument "-site" is not a valid object. Review the command specification and remove the argument or specify a legal value.

[01/22 17:04:58    173s] <CMD> floorPlan -site tsm3site -r 1 0.7 10 10 10 10
[01/22 17:04:59    173s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:04:59    173s] Type 'man IMPFP-3961' for more detail.
[01/22 17:04:59    173s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:04:59    173s] Type 'man IMPFP-3961' for more detail.
[01/22 17:04:59    173s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:04:59    173s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:04:59    173s] Start create_tracks
[01/22 17:04:59    173s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:04:59    173s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:04:59    173s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:05:04    173s] <CMD> fit
[01/22 17:05:06    173s] <CMD> setDrawView fplan
[01/22 17:05:45    178s] <CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side {Top Bottom Left Right}
[01/22 17:05:45    178s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[01/22 17:05:47    178s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:05:48    178s] Successfully spread [10] pins.
[01/22 17:05:48    178s] editPin : finished (cpu = 0:00:00.0 real = 0:00:03.0, mem = 1949.0M).
[01/22 17:05:53    178s] <CMD> checkPinAssignment
[01/22 17:05:53    178s] % Begin checkPinAssignment (date=01/22 17:05:53, mem=1217.4M)
[01/22 17:05:54    178s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:05:54    178s] Checking pins of top cell counter ... completed
[01/22 17:05:54    178s] 
[01/22 17:05:54    178s] ===========================================================================================================================
[01/22 17:05:54    178s]                                                 checkPinAssignment Summary
[01/22 17:05:54    178s] ===========================================================================================================================
[01/22 17:05:54    178s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:05:54    178s] ===========================================================================================================================
[01/22 17:05:54    178s] counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:05:54    178s] ===========================================================================================================================
[01/22 17:05:54    178s] TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:05:54    178s] ===========================================================================================================================
[01/22 17:05:54    178s] % End checkPinAssignment (date=01/22 17:05:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=1218.6M, current mem=1218.6M)
[01/22 17:06:00    179s] <CMD> legalizePin
[01/22 17:06:00    179s] % Begin legalizePin (date=01/22 17:06:00, mem=1215.4M)
[01/22 17:06:00    179s] 
[01/22 17:06:00    179s] Start pin legalization for the partition [counter]:
[01/22 17:06:01    179s] Moving Pin [reset] to LEGAL location (   0.000   47.320 3 )
[01/22 17:06:01    179s] Moving Pin [clk] to LEGAL location (   6.930   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[7]] to LEGAL location (  13.530   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[6]] to LEGAL location (  20.790   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[5]] to LEGAL location (  27.390   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[4]] to LEGAL location (  33.990   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[3]] to LEGAL location (  41.250   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[2]] to LEGAL location (  47.850   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[1]] to LEGAL location (  54.450   50.400 2 )
[01/22 17:06:01    179s] Moving Pin [count[0]] to LEGAL location (  62.040   47.320 3 )
[01/22 17:06:01    179s] Summary report for top level: [counter] 
[01/22 17:06:01    179s] 	Total Pads                         : 0
[01/22 17:06:01    179s] 	Total Pins                         : 10
[01/22 17:06:01    179s] 	Legally Assigned Pins              : 10
[01/22 17:06:01    179s] 	Illegally Assigned Pins            : 0
[01/22 17:06:01    179s] 	Unplaced Pins                      : 0
[01/22 17:06:01    179s] 	Constant/Spl Net Pins              : 0
[01/22 17:06:01    179s] 	Internal Pins                      : 0
[01/22 17:06:01    179s] 	Legally Assigned Feedthrough Pins  : 0
[01/22 17:06:01    179s] 	Illegally Assigned Feedthrough Pins: 0
[01/22 17:06:01    179s] End of Summary report
[01/22 17:06:01    179s] 10 pin(s) of the Partition counter were legalized.
[01/22 17:06:01    179s] End pin legalization for the partition [counter].
[01/22 17:06:01    179s] 
[01/22 17:06:01    179s] % End legalizePin (date=01/22 17:06:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1215.5M, current mem=1215.5M)
[01/22 17:06:03    179s] <CMD> checkPinAssignment
[01/22 17:06:03    179s] % Begin checkPinAssignment (date=01/22 17:06:03, mem=1215.5M)
[01/22 17:06:03    179s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:06:03    179s] Checking pins of top cell counter ... completed
[01/22 17:06:03    179s] 
[01/22 17:06:03    179s] ===========================================================================================================================
[01/22 17:06:03    179s]                                                 checkPinAssignment Summary
[01/22 17:06:03    179s] ===========================================================================================================================
[01/22 17:06:03    179s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:06:03    179s] ===========================================================================================================================
[01/22 17:06:03    179s] counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:06:03    179s] ===========================================================================================================================
[01/22 17:06:03    179s] TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:06:03    179s] ===========================================================================================================================
[01/22 17:06:03    179s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
[01/22 17:06:03    179s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
[01/22 17:06:03    179s] % End checkPinAssignment (date=01/22 17:06:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.6M, current mem=1215.6M)
[01/22 17:06:11    180s] <CMD> setDrawView place
[01/22 17:06:13    180s] <CMD> setDrawView fplan
[01/22 17:06:25    181s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/22 17:06:25    181s] <CMD> addEndCap -prefix ENDCAP
[01/22 17:06:25    181s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/22 17:06:25    181s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/22 17:06:25    181s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/22 17:06:25    181s] # Resetting pin-track-align track data.
[01/22 17:06:25    181s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1954.1M, EPOCH TIME: 1769081785.945043
[01/22 17:06:25    181s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1954.1M, EPOCH TIME: 1769081785.953738
[01/22 17:06:25    181s] Processing tracks to init pin-track alignment.
[01/22 17:06:26    181s] z: 2, totalTracks: 1
[01/22 17:06:26    181s] z: 4, totalTracks: 1
[01/22 17:06:26    181s] z: 6, totalTracks: 1
[01/22 17:06:26    181s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:06:26    181s] All LLGs are deleted
[01/22 17:06:26    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1954.1M, EPOCH TIME: 1769081786.276919
[01/22 17:06:26    181s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.031, MEM:1954.1M, EPOCH TIME: 1769081786.307771
[01/22 17:06:26    181s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1954.1M, EPOCH TIME: 1769081786.325724
[01/22 17:06:26    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1954.1M, EPOCH TIME: 1769081786.360295
[01/22 17:06:26    181s] Max number of tech site patterns supported in site array is 256.
[01/22 17:06:26    181s] Core basic site is tsm3site
[01/22 17:06:26    181s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1954.1M, EPOCH TIME: 1769081786.500338
[01/22 17:06:26    181s] After signature check, allow fast init is false, keep pre-filter is false.
[01/22 17:06:26    181s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:06:26    181s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1954.1M, EPOCH TIME: 1769081786.500853
[01/22 17:06:26    181s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:06:26    181s] SiteArray: use 8,192 bytes
[01/22 17:06:26    181s] SiteArray: current memory after site array memory allocation 1954.1M
[01/22 17:06:26    181s] SiteArray: FP blocked sites are writable
[01/22 17:06:26    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:06:26    181s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1954.1M, EPOCH TIME: 1769081786.558178
[01/22 17:06:26    181s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1954.1M, EPOCH TIME: 1769081786.558446
[01/22 17:06:26    181s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:06:26    181s] Atter site array init, number of instance map data is 0.
[01/22 17:06:26    181s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.213, MEM:1954.1M, EPOCH TIME: 1769081786.573274
[01/22 17:06:26    181s] 
[01/22 17:06:26    181s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:06:26    181s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.291, MEM:1954.1M, EPOCH TIME: 1769081786.616571
[01/22 17:06:26    181s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1954.1M, EPOCH TIME: 1769081786.616625
[01/22 17:06:26    181s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.008, MEM:1954.1M, EPOCH TIME: 1769081786.625012
[01/22 17:06:26    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1954.1MB).
[01/22 17:06:26    181s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.706, MEM:1954.1M, EPOCH TIME: 1769081786.659524
[01/22 17:06:26    181s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.050, REAL:0.715, MEM:1954.1M, EPOCH TIME: 1769081786.659562
[01/22 17:06:26    181s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1954.1M, EPOCH TIME: 1769081786.697684
[01/22 17:06:26    181s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1954.1M, EPOCH TIME: 1769081786.697749
[01/22 17:06:26    181s] Minimum row-size in sites for endcap insertion = 33.
[01/22 17:06:26    181s] Minimum number of sites for row blockage       = 1.
[01/22 17:06:26    181s] Inserted 6 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:06:26    181s] Inserted 6 post-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:06:26    181s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1954.1M, EPOCH TIME: 1769081786.878492
[01/22 17:06:26    181s] For 12 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1954.1M, EPOCH TIME: 1769081786.878632
[01/22 17:06:26    181s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1954.1M, EPOCH TIME: 1769081786.878677
[01/22 17:06:26    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[01/22 17:06:26    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] All LLGs are deleted
[01/22 17:06:26    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:26    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1954.1M, EPOCH TIME: 1769081786.880529
[01/22 17:06:26    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1954.1M, EPOCH TIME: 1769081786.880803
[01/22 17:06:26    181s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.018, MEM:1950.1M, EPOCH TIME: 1769081786.896668
[01/22 17:06:38    182s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/22 17:06:38    182s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/22 17:06:38    182s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1954.2M, EPOCH TIME: 1769081798.209886
[01/22 17:06:38    182s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1954.2M, EPOCH TIME: 1769081798.209978
[01/22 17:06:38    182s] Processing tracks to init pin-track alignment.
[01/22 17:06:38    182s] z: 2, totalTracks: 1
[01/22 17:06:38    182s] z: 4, totalTracks: 1
[01/22 17:06:38    182s] z: 6, totalTracks: 1
[01/22 17:06:38    182s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:06:38    182s] All LLGs are deleted
[01/22 17:06:38    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1954.2M, EPOCH TIME: 1769081798.212363
[01/22 17:06:38    182s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1954.2M, EPOCH TIME: 1769081798.212633
[01/22 17:06:38    182s] # Building counter llgBox search-tree.
[01/22 17:06:38    182s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1954.2M, EPOCH TIME: 1769081798.212690
[01/22 17:06:38    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1954.2M, EPOCH TIME: 1769081798.212835
[01/22 17:06:38    182s] Max number of tech site patterns supported in site array is 256.
[01/22 17:06:38    182s] Core basic site is tsm3site
[01/22 17:06:38    182s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1954.2M, EPOCH TIME: 1769081798.220044
[01/22 17:06:38    182s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:06:38    182s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:06:38    182s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1954.2M, EPOCH TIME: 1769081798.220123
[01/22 17:06:38    182s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:06:38    182s] SiteArray: use 8,192 bytes
[01/22 17:06:38    182s] SiteArray: current memory after site array memory allocation 1954.2M
[01/22 17:06:38    182s] SiteArray: FP blocked sites are writable
[01/22 17:06:38    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:06:38    182s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1954.2M, EPOCH TIME: 1769081798.220641
[01/22 17:06:38    182s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1954.2M, EPOCH TIME: 1769081798.220683
[01/22 17:06:38    182s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:06:38    182s] Atter site array init, number of instance map data is 0.
[01/22 17:06:38    182s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.009, MEM:1954.2M, EPOCH TIME: 1769081798.221477
[01/22 17:06:38    182s] 
[01/22 17:06:38    182s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:06:38    182s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:1954.2M, EPOCH TIME: 1769081798.221678
[01/22 17:06:38    182s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1954.2M, EPOCH TIME: 1769081798.221717
[01/22 17:06:38    182s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1954.2M, EPOCH TIME: 1769081798.221752
[01/22 17:06:38    182s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1954.2MB).
[01/22 17:06:38    182s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1954.2M, EPOCH TIME: 1769081798.221823
[01/22 17:06:38    182s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.012, MEM:1954.2M, EPOCH TIME: 1769081798.221873
[01/22 17:06:38    182s] **WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
[01/22 17:06:38    182s] Type 'man IMPSP-5134' for more detail.
[01/22 17:06:38    182s] For 12 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1954.2M, EPOCH TIME: 1769081798.261278
[01/22 17:06:38    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[01/22 17:06:38    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] All LLGs are deleted
[01/22 17:06:38    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:06:38    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1954.2M, EPOCH TIME: 1769081798.262890
[01/22 17:06:38    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1954.2M, EPOCH TIME: 1769081798.263140
[01/22 17:06:38    182s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1951.2M, EPOCH TIME: 1769081798.264068
[01/22 17:06:38    182s] Inserted 12 well-taps <TIEHI> cells (prefix WELLTAP).
[01/22 17:06:56    183s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/22 17:06:56    183s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/22 17:06:56    183s] <CMD> globalNetConnect VDD -type tiehi -inst *
[01/22 17:06:56    183s] <CMD> globalNetConnect VSS -type tielo -inst *
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:07:08    184s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingOffset 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingThreshold 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/22 17:07:08    184s] <CMD> set sprCreateIeRingLayers {}
[01/22 17:07:09    184s] <CMD> set sprCreateIeStripeWidth 10.0
[01/22 17:07:09    184s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/22 17:07:31    186s] 
[01/22 17:07:31    186s] viaInitial starts at Thu Jan 22 17:07:31 2026
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[01/22 17:07:31    186s] Type 'man IMPPP-557' for more detail.
[01/22 17:07:31    186s] viaInitial ends at Thu Jan 22 17:07:31 2026
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:07:33    186s] The ring targets are set to core/block ring wires.
[01/22 17:07:33    186s] addRing command will consider rows while creating rings.
[01/22 17:07:33    186s] addRing command will disallow rings to go over rows.
[01/22 17:07:33    186s] addRing command will ignore shorts while creating rings.
[01/22 17:07:33    186s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:07:33    186s] 
[01/22 17:07:33    186s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1965.3M)
[01/22 17:07:33    186s] Ring generation is complete.
[01/22 17:07:33    186s] vias are now being generated.
[01/22 17:07:33    186s] addRing created 8 wires.
[01/22 17:07:33    186s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/22 17:07:33    186s] +--------+----------------+----------------+
[01/22 17:07:33    186s] |  Layer |     Created    |     Deleted    |
[01/22 17:07:33    186s] +--------+----------------+----------------+
[01/22 17:07:33    186s] | Metal5 |        4       |       NA       |
[01/22 17:07:33    186s] |  Via56 |        8       |        0       |
[01/22 17:07:33    186s] | Metal6 |        4       |       NA       |
[01/22 17:07:33    186s] +--------+----------------+----------------+
[01/22 17:07:34    187s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:07:34    187s] The ring targets are set to core/block ring wires.
[01/22 17:07:34    187s] addRing command will consider rows while creating rings.
[01/22 17:07:34    187s] addRing command will disallow rings to go over rows.
[01/22 17:07:34    187s] addRing command will ignore shorts while creating rings.
[01/22 17:07:34    187s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:07:34    187s] 
[01/22 17:07:34    187s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1965.3M)
[01/22 17:07:34    187s] Ring generation is complete.
[01/22 17:08:07    190s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/22 17:08:07    190s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[01/22 17:08:09    190s] *** Begin SPECIAL ROUTE on Thu Jan 22 17:08:09 2026 ***
[01/22 17:08:09    190s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/counter
[01/22 17:08:09    190s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 2.75Ghz)
[01/22 17:08:09    190s] 
[01/22 17:08:09    190s] Begin option processing ...
[01/22 17:08:09    190s] srouteConnectPowerBump set to false
[01/22 17:08:09    190s] routeSelectNet set to "VDD VSS"
[01/22 17:08:09    190s] routeSpecial set to true
[01/22 17:08:09    190s] srouteBlockPin set to "useLef"
[01/22 17:08:09    190s] srouteBottomLayerLimit set to 1
[01/22 17:08:09    190s] srouteBottomTargetLayerLimit set to 1
[01/22 17:08:09    190s] srouteConnectConverterPin set to false
[01/22 17:08:09    190s] srouteCrossoverViaBottomLayer set to 1
[01/22 17:08:09    190s] srouteCrossoverViaTopLayer set to 6
[01/22 17:08:09    190s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/22 17:08:09    190s] srouteFollowCorePinEnd set to 3
[01/22 17:08:09    190s] srouteJogControl set to "preferWithChanges differentLayer"
[01/22 17:08:09    190s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/22 17:08:09    190s] sroutePadPinAllPorts set to true
[01/22 17:08:09    190s] sroutePreserveExistingRoutes set to true
[01/22 17:08:09    190s] srouteRoutePowerBarPortOnBothDir set to true
[01/22 17:08:09    190s] srouteStopBlockPin set to "nearestTarget"
[01/22 17:08:09    190s] srouteTopLayerLimit set to 6
[01/22 17:08:09    190s] srouteTopTargetLayerLimit set to 6
[01/22 17:08:09    190s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3443.00 megs.
[01/22 17:08:09    190s] 
[01/22 17:08:11    190s] Reading DB technology information...
[01/22 17:08:12    190s] Finished reading DB technology information.
[01/22 17:08:12    190s] Reading floorplan and netlist information...
[01/22 17:08:12    190s] Finished reading floorplan and netlist information.
[01/22 17:08:12    190s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/22 17:08:12    190s] Read in 471 macros, 12 used
[01/22 17:08:12    190s] Read in 32 components
[01/22 17:08:12    190s]   32 core components: 8 unplaced, 0 placed, 24 fixed
[01/22 17:08:12    190s] Read in 10 physical pins
[01/22 17:08:12    190s]   10 physical pins: 0 unplaced, 10 placed, 0 fixed
[01/22 17:08:12    190s] Read in 10 nets
[01/22 17:08:12    190s] Read in 2 special nets, 2 routed
[01/22 17:08:12    190s] Read in 74 terminals
[01/22 17:08:13    190s] 2 nets selected.
[01/22 17:08:13    190s] 
[01/22 17:08:13    190s] Begin power routing ...
[01/22 17:08:15    190s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:08:15    190s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:08:15    190s] Type 'man IMPSR-1256' for more detail.
[01/22 17:08:15    190s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:08:15    190s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:08:15    190s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:08:15    190s] Type 'man IMPSR-1256' for more detail.
[01/22 17:08:15    190s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:08:15    190s] CPU time for VDD FollowPin 0 seconds
[01/22 17:08:15    190s] CPU time for VSS FollowPin 0 seconds
[01/22 17:08:15    190s]   Number of IO ports routed: 0
[01/22 17:08:15    190s]   Number of Block ports routed: 0
[01/22 17:08:15    190s]   Number of Stripe ports routed: 0
[01/22 17:08:15    190s]   Number of Core ports routed: 14
[01/22 17:08:15    190s]   Number of Pad ports routed: 0
[01/22 17:08:15    190s]   Number of Power Bump ports routed: 0
[01/22 17:08:15    190s]   Number of Followpin connections: 7
[01/22 17:08:15    190s] End power routing: cpu: 0:00:00, real: 0:00:02, peak: 3445.00 megs.
[01/22 17:08:15    190s] 
[01/22 17:08:15    190s] 
[01/22 17:08:15    190s] 
[01/22 17:08:15    190s]  Begin updating DB with routing results ...
[01/22 17:08:15    190s]  Updating DB with 10 io pins ...
[01/22 17:08:15    190s]  Updating DB with 0 via definition ...
[01/22 17:08:16    190s] sroute created 21 wires.
[01/22 17:08:16    190s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[01/22 17:08:16    190s] +--------+----------------+----------------+
[01/22 17:08:16    190s] |  Layer |     Created    |     Deleted    |
[01/22 17:08:16    190s] +--------+----------------+----------------+
[01/22 17:08:16    190s] | Metal1 |       21       |       NA       |
[01/22 17:08:16    190s] |  Via12 |       14       |        0       |
[01/22 17:08:16    190s] |  Via23 |       14       |        0       |
[01/22 17:08:16    190s] |  Via34 |       14       |        0       |
[01/22 17:08:16    190s] |  Via45 |       14       |        0       |
[01/22 17:08:16    190s] |  Via56 |       14       |        0       |
[01/22 17:08:16    190s] +--------+----------------+----------------+
[01/22 17:08:43    193s] <CMD> saveDesign counter_power
[01/22 17:08:43    193s] % Begin save design ... (date=01/22 17:08:43, mem=1239.5M)
[01/22 17:08:43    193s] % Begin Save ccopt configuration ... (date=01/22 17:08:43, mem=1239.6M)
[01/22 17:08:44    193s] % End Save ccopt configuration ... (date=01/22 17:08:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=1241.8M, current mem=1241.8M)
[01/22 17:08:44    193s] % Begin Save netlist data ... (date=01/22 17:08:44, mem=1242.1M)
[01/22 17:08:44    193s] Writing Binary DB to counter_power.dat/counter.v.bin in single-threaded mode...
[01/22 17:08:44    193s] % End Save netlist data ... (date=01/22 17:08:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.2M, current mem=1242.2M)
[01/22 17:08:44    193s] Saving symbol-table file ...
[01/22 17:08:45    193s] Saving congestion map file counter_power.dat/counter.route.congmap.gz ...
[01/22 17:08:45    193s] % Begin Save AAE data ... (date=01/22 17:08:45, mem=1242.6M)
[01/22 17:08:45    193s] Saving AAE Data ...
[01/22 17:08:45    193s] % End Save AAE data ... (date=01/22 17:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1242.9M, current mem=1242.9M)
[01/22 17:08:46    193s] Saving preference file counter_power.dat/gui.pref.tcl ...
[01/22 17:08:46    193s] Saving mode setting ...
[01/22 17:08:46    193s] Saving global file ...
[01/22 17:08:47    193s] % Begin Save floorplan data ... (date=01/22 17:08:47, mem=1245.9M)
[01/22 17:08:47    193s] Saving floorplan file ...
[01/22 17:08:47    193s] % End Save floorplan data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.6M, current mem=1246.6M)
[01/22 17:08:47    193s] Saving PG file counter_power.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:08:47 2026)
[01/22 17:08:47    193s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1969.3M) ***
[01/22 17:08:47    193s] Saving Drc markers ...
[01/22 17:08:47    193s] ... No Drc file written since there is no markers found.
[01/22 17:08:47    193s] % Begin Save placement data ... (date=01/22 17:08:47, mem=1246.7M)
[01/22 17:08:47    193s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/22 17:08:47    193s] Save Adaptive View Pruning View Names to Binary file
[01/22 17:08:47    193s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1972.3M) ***
[01/22 17:08:47    193s] % End Save placement data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.8M, current mem=1246.8M)
[01/22 17:08:47    193s] % Begin Save routing data ... (date=01/22 17:08:47, mem=1246.8M)
[01/22 17:08:47    193s] Saving route file ...
[01/22 17:08:47    193s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1969.3M) ***
[01/22 17:08:47    193s] % End Save routing data ... (date=01/22 17:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.9M, current mem=1246.9M)
[01/22 17:08:48    193s] Saving property file counter_power.dat/counter.prop
[01/22 17:08:48    193s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1972.3M) ***
[01/22 17:08:49    193s] % Begin Save power constraints data ... (date=01/22 17:08:48, mem=1248.8M)
[01/22 17:08:49    193s] % End Save power constraints data ... (date=01/22 17:08:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1248.9M, current mem=1248.9M)
[01/22 17:08:49    193s] Generated self-contained design counter_power.dat
[01/22 17:08:50    193s] % End save design ... (date=01/22 17:08:50, total cpu=0:00:00.6, real=0:00:07.0, peak res=1276.7M, current mem=1250.3M)
[01/22 17:08:50    193s] *** Message Summary: 0 warning(s), 0 error(s)
[01/22 17:08:50    193s] 
[01/22 17:09:03    195s] <CMD> checkFPlan
[01/22 17:09:03    195s] Checking routing tracks.....
[01/22 17:09:03    195s] Checking other grids.....
[01/22 17:09:03    195s] Checking FINFET Grid is on Manufacture Grid.....
[01/22 17:09:03    195s] Checking core/die box is on Grid.....
[01/22 17:09:03    195s] Checking snap rule ......
[01/22 17:09:03    195s] Checking Row is on grid......
[01/22 17:09:03    195s] Checking AreaIO row.....
[01/22 17:09:03    195s] Checking row out of die ...
[01/22 17:09:03    195s] Checking routing blockage.....
[01/22 17:09:03    195s] Checking components.....
[01/22 17:09:03    195s] Checking IO Pads out of die...
[01/22 17:09:03    195s] Checking constraints (guide/region/fence).....
[01/22 17:09:03    195s] 
[01/22 17:09:03    195s] Checking Preroutes.....
[01/22 17:09:03    195s] No. of regular pre-routes not on tracks : 0 
[01/22 17:09:03    195s] *** Message Summary: 0 warning(s), 0 error(s)
[01/22 17:09:03    195s] 
[01/22 17:09:13    196s] <CMD> place_opt_design
[01/22 17:09:13    196s] **INFO: User settings:
[01/22 17:09:13    196s] setDelayCalMode -engine        aae
[01/22 17:09:13    196s] setAnalysisMode -analysisType  bcwc
[01/22 17:09:13    196s] 
[01/22 17:09:13    196s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:16.6/0:22:51.7 (0.1), mem = 2010.7M
[01/22 17:09:13    196s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/22 17:09:13    196s] *** Starting GigaPlace ***
[01/22 17:09:13    196s] #optDebug: fT-E <X 2 3 1 0>
[01/22 17:09:13    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.7M, EPOCH TIME: 1769081953.656925
[01/22 17:09:13    196s] Processing tracks to init pin-track alignment.
[01/22 17:09:13    196s] z: 2, totalTracks: 1
[01/22 17:09:13    196s] z: 4, totalTracks: 1
[01/22 17:09:13    196s] z: 6, totalTracks: 1
[01/22 17:09:13    196s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:09:13    196s] All LLGs are deleted
[01/22 17:09:13    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.7M, EPOCH TIME: 1769081953.760994
[01/22 17:09:13    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:2010.7M, EPOCH TIME: 1769081953.766174
[01/22 17:09:13    196s] # Building counter llgBox search-tree.
[01/22 17:09:13    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2010.7M, EPOCH TIME: 1769081953.776966
[01/22 17:09:13    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2010.7M, EPOCH TIME: 1769081953.785794
[01/22 17:09:13    196s] Max number of tech site patterns supported in site array is 256.
[01/22 17:09:13    196s] Core basic site is tsm3site
[01/22 17:09:13    196s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2010.7M, EPOCH TIME: 1769081953.852771
[01/22 17:09:13    196s] After signature check, allow fast init is false, keep pre-filter is true.
[01/22 17:09:13    196s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:09:13    196s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2010.7M, EPOCH TIME: 1769081953.852879
[01/22 17:09:13    196s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:09:13    196s] SiteArray: use 8,192 bytes
[01/22 17:09:13    196s] SiteArray: current memory after site array memory allocation 2010.7M
[01/22 17:09:13    196s] SiteArray: FP blocked sites are writable
[01/22 17:09:13    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:09:13    196s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2010.7M, EPOCH TIME: 1769081953.853429
[01/22 17:09:13    196s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:2010.7M, EPOCH TIME: 1769081953.854080
[01/22 17:09:13    196s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:09:13    196s] Atter site array init, number of instance map data is 0.
[01/22 17:09:13    196s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.069, MEM:2010.7M, EPOCH TIME: 1769081953.854904
[01/22 17:09:13    196s] 
[01/22 17:09:13    196s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:09:13    196s] OPERPROF:     Starting CMU at level 3, MEM:2010.7M, EPOCH TIME: 1769081953.877689
[01/22 17:09:13    196s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2010.7M, EPOCH TIME: 1769081953.880578
[01/22 17:09:13    196s] 
[01/22 17:09:13    196s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:09:13    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.104, MEM:2010.7M, EPOCH TIME: 1769081953.881462
[01/22 17:09:13    196s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2010.7M, EPOCH TIME: 1769081953.881671
[01/22 17:09:13    196s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2010.7M, EPOCH TIME: 1769081953.881861
[01/22 17:09:13    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2010.7MB).
[01/22 17:09:13    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.233, MEM:2010.7M, EPOCH TIME: 1769081953.889498
[01/22 17:09:13    196s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2010.7M, EPOCH TIME: 1769081953.889533
[01/22 17:09:13    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[01/22 17:09:13    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] All LLGs are deleted
[01/22 17:09:13    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:13    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.7M, EPOCH TIME: 1769081953.890230
[01/22 17:09:13    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.7M, EPOCH TIME: 1769081953.890477
[01/22 17:09:13    196s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2006.7M, EPOCH TIME: 1769081953.891729
[01/22 17:09:13    196s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:16.6/0:22:52.2 (0.1), mem = 2006.7M
[01/22 17:09:13    196s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:09:14    196s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9, percentage of missing scan cell = 0.00% (0 / 9)
[01/22 17:09:14    196s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/22 17:09:14    196s] Type 'man IMPEXT-3493' for more detail.
[01/22 17:09:14    196s] no activity file in design. spp won't run.
[01/22 17:09:14    196s] #Start colorize_geometry on Thu Jan 22 17:09:14 2026
[01/22 17:09:14    196s] #
[01/22 17:09:14    196s] ### Time Record (colorize_geometry) is installed.
[01/22 17:09:14    196s] ### Time Record (Pre Callback) is installed.
[01/22 17:09:14    196s] ### Time Record (Pre Callback) is uninstalled.
[01/22 17:09:14    196s] ### Time Record (DB Import) is installed.
[01/22 17:09:15    196s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=499177864 placement=2064033192 pin_access=1 inst_pattern=1
[01/22 17:09:15    196s] ### Time Record (DB Import) is uninstalled.
[01/22 17:09:15    196s] ### Time Record (DB Export) is installed.
[01/22 17:09:15    196s] Extracting standard cell pins and blockage ...... 
[01/22 17:09:15    196s] Pin and blockage extraction finished
[01/22 17:09:15    196s] ### export design design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=499177864 placement=2064033192 pin_access=1 inst_pattern=1
[01/22 17:09:15    196s] ### Time Record (DB Export) is uninstalled.
[01/22 17:09:15    196s] ### Time Record (Post Callback) is installed.
[01/22 17:09:15    196s] ### Time Record (Post Callback) is uninstalled.
[01/22 17:09:15    196s] #
[01/22 17:09:15    196s] #colorize_geometry statistics:
[01/22 17:09:15    196s] #Cpu time = 00:00:00
[01/22 17:09:15    196s] #Elapsed time = 00:00:00
[01/22 17:09:15    196s] #Increased memory = -23.99 (MB)
[01/22 17:09:15    196s] #Total memory = 1222.60 (MB)
[01/22 17:09:15    196s] #Peak memory = 1276.70 (MB)
[01/22 17:09:15    196s] #Number of warnings = 0
[01/22 17:09:15    196s] #Total number of warnings = 33
[01/22 17:09:15    196s] #Number of fails = 0
[01/22 17:09:15    196s] #Total number of fails = 0
[01/22 17:09:15    196s] #Complete colorize_geometry on Thu Jan 22 17:09:15 2026
[01/22 17:09:15    196s] #
[01/22 17:09:15    196s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:09:15    196s] ### Time Record (colorize_geometry) is uninstalled.
[01/22 17:09:15    196s] ### 
[01/22 17:09:15    196s] ###   Scalability Statistics
[01/22 17:09:15    196s] ### 
[01/22 17:09:15    196s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:09:15    196s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/22 17:09:15    196s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:09:15    196s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/22 17:09:15    196s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/22 17:09:15    196s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/22 17:09:15    196s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/22 17:09:15    196s] ###   Entire Command        |        00:00:00|        00:00:00|             0.1|
[01/22 17:09:15    196s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:09:15    196s] ### 
[01/22 17:09:15    196s] {MMLU 0 0 34}
[01/22 17:09:15    196s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=1979.9M
[01/22 17:09:15    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=1979.9M
[01/22 17:09:15    196s] *** Start deleteBufferTree ***
[01/22 17:09:15    196s] Info: Detect buffers to remove automatically.
[01/22 17:09:15    196s] Analyzing netlist ...
[01/22 17:09:15    196s] Updating netlist
[01/22 17:09:15    196s] 
[01/22 17:09:15    196s] *summary: 0 instances (buffers/inverters) removed
[01/22 17:09:15    196s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/22 17:09:15    196s] 
[01/22 17:09:15    196s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:09:15    196s] 
[01/22 17:09:15    196s] TimeStamp Deleting Cell Server End ...
[01/22 17:09:16    196s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/22 17:09:16    196s] Info: 1 threads available for lower-level modules during optimization.
[01/22 17:09:16    197s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1998.8M, EPOCH TIME: 1769081956.364918
[01/22 17:09:16    197s] Deleted 0 physical inst  (cell - / prefix -).
[01/22 17:09:16    197s] Did not delete 24 physical insts as they were marked preplaced.
[01/22 17:09:16    197s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.021, MEM:1998.8M, EPOCH TIME: 1769081956.385636
[01/22 17:09:16    197s] INFO: #ExclusiveGroups=0
[01/22 17:09:16    197s] INFO: There are no Exclusive Groups.
[01/22 17:09:16    197s] No user-set net weight.
[01/22 17:09:16    197s] Net fanout histogram:
[01/22 17:09:16    197s] 2		: 11 (40.7%) nets
[01/22 17:09:16    197s] 3		: 2 (7.4%) nets
[01/22 17:09:16    197s] 4     -	14	: 14 (51.9%) nets
[01/22 17:09:16    197s] 15    -	39	: 0 (0.0%) nets
[01/22 17:09:16    197s] 40    -	79	: 0 (0.0%) nets
[01/22 17:09:16    197s] 80    -	159	: 0 (0.0%) nets
[01/22 17:09:16    197s] 160   -	319	: 0 (0.0%) nets
[01/22 17:09:16    197s] 320   -	639	: 0 (0.0%) nets
[01/22 17:09:16    197s] 640   -	1279	: 0 (0.0%) nets
[01/22 17:09:16    197s] 1280  -	2559	: 0 (0.0%) nets
[01/22 17:09:16    197s] 2560  -	5119	: 0 (0.0%) nets
[01/22 17:09:16    197s] 5120+		: 0 (0.0%) nets
[01/22 17:09:16    197s] no activity file in design. spp won't run.
[01/22 17:09:16    197s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/22 17:09:16    197s] Scan chains were not defined.
[01/22 17:09:16    197s] Processing tracks to init pin-track alignment.
[01/22 17:09:16    197s] z: 2, totalTracks: 1
[01/22 17:09:16    197s] z: 4, totalTracks: 1
[01/22 17:09:16    197s] z: 6, totalTracks: 1
[01/22 17:09:16    197s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:09:16    197s] All LLGs are deleted
[01/22 17:09:16    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:16    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:16    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1998.8M, EPOCH TIME: 1769081956.452268
[01/22 17:09:16    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1998.8M, EPOCH TIME: 1769081956.452562
[01/22 17:09:16    197s] #std cell=47 (24 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[01/22 17:09:16    197s] #ioInst=0 #net=27 #term=93 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[01/22 17:09:16    197s] stdCell: 47 single + 0 double + 0 multi
[01/22 17:09:16    197s] Total standard cell length = 0.3122 (mm), area = 0.0016 (mm^2)
[01/22 17:09:16    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1998.8M, EPOCH TIME: 1769081956.461920
[01/22 17:09:16    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:16    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:16    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1998.8M, EPOCH TIME: 1769081956.462044
[01/22 17:09:16    197s] Max number of tech site patterns supported in site array is 256.
[01/22 17:09:16    197s] Core basic site is tsm3site
[01/22 17:09:16    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1998.8M, EPOCH TIME: 1769081956.469205
[01/22 17:09:16    197s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:09:16    197s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:09:16    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1998.8M, EPOCH TIME: 1769081956.469296
[01/22 17:09:16    197s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:09:16    197s] SiteArray: use 8,192 bytes
[01/22 17:09:16    197s] SiteArray: current memory after site array memory allocation 1998.8M
[01/22 17:09:16    197s] SiteArray: FP blocked sites are writable
[01/22 17:09:16    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:09:16    197s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1998.8M, EPOCH TIME: 1769081956.469820
[01/22 17:09:16    197s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1998.8M, EPOCH TIME: 1769081956.469866
[01/22 17:09:16    197s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:09:16    197s] Atter site array init, number of instance map data is 0.
[01/22 17:09:16    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1998.8M, EPOCH TIME: 1769081956.470644
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:09:16    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1998.8M, EPOCH TIME: 1769081956.470868
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:09:16    197s] Average module density = 1.647.
[01/22 17:09:16    197s] Density for the design = 1.647.
[01/22 17:09:16    197s]        = stdcell_area 257 sites (855 um^2) / alloc_area 156 sites (519 um^2).
[01/22 17:09:16    197s] Pin Density = 0.2500.
[01/22 17:09:16    197s]             = total # of pins 93 / total area 372.
[01/22 17:09:16    197s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1998.8M, EPOCH TIME: 1769081956.512750
[01/22 17:09:16    197s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.008, MEM:1998.8M, EPOCH TIME: 1769081956.521093
[01/22 17:09:16    197s] OPERPROF: Starting pre-place ADS at level 1, MEM:1998.8M, EPOCH TIME: 1769081956.529788
[01/22 17:09:16    197s] Skip ADS.
[01/22 17:09:16    197s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1998.8M, EPOCH TIME: 1769081956.530659
[01/22 17:09:16    197s] OPERPROF: Starting spMPad at level 1, MEM:1981.8M, EPOCH TIME: 1769081956.532086
[01/22 17:09:16    197s] OPERPROF:   Starting spContextMPad at level 2, MEM:1981.8M, EPOCH TIME: 1769081956.532138
[01/22 17:09:16    197s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1981.8M, EPOCH TIME: 1769081956.532171
[01/22 17:09:16    197s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1981.8M, EPOCH TIME: 1769081956.532202
[01/22 17:09:16    197s] **ERROR: (IMPSP-190):	Design has util 164.7% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
All LLGs are deleted
[01/22 17:09:16    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[01/22 17:09:16    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:09:16    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1981.8M, EPOCH TIME: 1769081956.534301
[01/22 17:09:16    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1981.8M, EPOCH TIME: 1769081956.534543
[01/22 17:09:16    197s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 2, mem = 1981.8M **
[01/22 17:09:16    197s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:09:16    197s] VSMManager cleared!
[01/22 17:09:16    197s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:02.8 (0.1), totSession cpu/real = 0:03:17.0/0:22:55.0 (0.1), mem = 1981.8M
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] =============================================================================================
[01/22 17:09:16    197s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[01/22 17:09:16    197s] =============================================================================================
[01/22 17:09:16    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.2
[01/22 17:09:16    197s] [ MISC                   ]          0:00:02.8  (  98.5 % )     0:00:02.8 /  0:00:00.4    0.1
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s]  GlobalPlace #1 TOTAL               0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:00.4    0.1
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] Enable CTE adjustment.
[01/22 17:09:16    197s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1228.0M, totSessionCpu=0:03:17 **
[01/22 17:09:16    197s] **ERROR: Design must be placed before running "optDesign"
[01/22 17:09:16    197s] **ERROR: Design must be placed before running "optDesign"
[01/22 17:09:16    197s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:09:16    197s] #optDebug: fT-D <X 1 0 0 0>
[01/22 17:09:16    197s] VSMManager cleared!
[01/22 17:09:16    197s] **place_opt_design ... cpu = 0:00:00, real = 0:00:03, mem = 1981.8M **
[01/22 17:09:16    197s] *** Finished GigaPlace ***
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:09:16    197s] Severity  ID               Count  Summary                                  
[01/22 17:09:16    197s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/22 17:09:16    197s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[01/22 17:09:16    197s] *** Message Summary: 1 warning(s), 1 error(s)
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] *** place_opt_design #1 [finish] : cpu/real = 0:00:00.5/0:00:03.6 (0.1), totSession cpu/real = 0:03:17.1/0:22:55.2 (0.1), mem = 1981.8M
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] =============================================================================================
[01/22 17:09:16    197s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[01/22 17:09:16    197s] =============================================================================================
[01/22 17:09:16    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s] [ GlobalPlace            ]      1   0:00:02.9  (  81.1 % )     0:00:02.9 /  0:00:00.4    0.1
[01/22 17:09:16    197s] [ MISC                   ]          0:00:00.7  (  18.9 % )     0:00:00.7 /  0:00:00.1    0.1
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s]  place_opt_design #1 TOTAL          0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:00.5    0.1
[01/22 17:09:16    197s] ---------------------------------------------------------------------------------------------
[01/22 17:09:16    197s] 
[01/22 17:09:16    197s] 1
[01/22 17:10:02    202s] <CMD> deleteAllPowerPreroutes
[01/22 17:10:24    204s] <CMD> deleteEmptyModule
[01/22 17:10:25    205s] Reset Parastics called with the command setExtractRCMode -resetCurrent (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1212.1M)
[01/22 17:10:25    205s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.3M, current mem=1223.3M)
[01/22 17:10:25    205s] Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.3M)
[01/22 17:10:25    205s] Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.3M)
[01/22 17:10:25    205s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.6M, current mem=1223.6M)
[01/22 17:10:25    205s] Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.6M)
[01/22 17:10:25    205s] Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1223.6M)
[01/22 17:10:25    205s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.0M, current mem=1224.0M)
[01/22 17:10:25    205s] Current (total cpu=0:03:25, real=0:24:32, peak res=1276.7M, current mem=1224.0M)
[01/22 17:12:54    220s] <CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12}
[01/22 17:13:04    220s] <CMD> deleteTieHiLo -cell TIEHI
[01/22 17:13:04    220s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1976.0M, EPOCH TIME: 1769082184.190588
[01/22 17:13:04    220s] Deleted 12 physical insts (cell TIEHI / prefix -).
[01/22 17:13:04    220s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.054, MEM:1976.0M, EPOCH TIME: 1769082184.244629
[01/22 17:13:04    220s]   Deleted 0 logical insts of cell TIEHI
[01/22 17:13:26    221s] <CMD> floorPlan -site tsm3site -r 1 0.7 5 5 5 5
[01/22 17:13:27    221s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:13:27    221s] Type 'man IMPFP-3961' for more detail.
[01/22 17:13:27    221s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:13:27    221s] Type 'man IMPFP-3961' for more detail.
[01/22 17:13:27    222s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:13:27    222s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:13:27    222s] Start create_tracks
[01/22 17:13:27    222s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:13:27    222s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:13:31    222s] <CMD> fit
[01/22 17:13:56    224s] <CMD> checkPinAssignment
[01/22 17:13:56    224s] % Begin checkPinAssignment (date=01/22 17:13:56, mem=1219.7M)
[01/22 17:13:57    224s] Checking pins of top cell counter ... completed
[01/22 17:13:57    224s] 
[01/22 17:13:57    224s] ===========================================================================================================================
[01/22 17:13:57    224s]                                                 checkPinAssignment Summary
[01/22 17:13:57    224s] ===========================================================================================================================
[01/22 17:13:57    224s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:13:57    224s] ===========================================================================================================================
[01/22 17:13:57    224s] counter     |     0 |     10 |      7 |       3 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:13:57    224s] ===========================================================================================================================
[01/22 17:13:57    224s] TOTAL       |     0 |     10 |      7 |       3 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:13:57    224s] ===========================================================================================================================
[01/22 17:13:57    224s] % End checkPinAssignment (date=01/22 17:13:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1221.3M, current mem=1221.3M)
[01/22 17:14:04    225s] <CMD> legalizePin
[01/22 17:14:04    225s] % Begin legalizePin (date=01/22 17:14:04, mem=1221.3M)
[01/22 17:14:04    225s] 
[01/22 17:14:04    225s] Start pin legalization for the partition [counter]:
[01/22 17:14:04    225s] Moving Pin [reset] to LEGAL location (   0.000   37.240 3 )
[01/22 17:14:04    225s] Moving Pin [count[1]] to LEGAL location (  51.480   37.240 3 )
[01/22 17:14:04    225s] Moving Pin [count[0]] to LEGAL location (  51.480   37.240 5 )
[01/22 17:14:04    225s] Summary report for top level: [counter] 
[01/22 17:14:04    225s] 	Total Pads                         : 0
[01/22 17:14:04    225s] 	Total Pins                         : 10
[01/22 17:14:04    225s] 	Legally Assigned Pins              : 10
[01/22 17:14:04    225s] 	Illegally Assigned Pins            : 0
[01/22 17:14:04    225s] 	Unplaced Pins                      : 0
[01/22 17:14:04    225s] 	Constant/Spl Net Pins              : 0
[01/22 17:14:04    225s] 	Internal Pins                      : 0
[01/22 17:14:04    225s] 	Legally Assigned Feedthrough Pins  : 0
[01/22 17:14:04    225s] 	Illegally Assigned Feedthrough Pins: 0
[01/22 17:14:04    225s] End of Summary report
[01/22 17:14:04    225s] 3 pin(s) of the Partition counter were legalized.
[01/22 17:14:04    225s] End pin legalization for the partition [counter].
[01/22 17:14:04    225s] 
[01/22 17:14:04    225s] % End legalizePin (date=01/22 17:14:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.4M, current mem=1221.4M)
[01/22 17:14:07    225s] <CMD> checkPinAssignment
[01/22 17:14:07    226s] % Begin checkPinAssignment (date=01/22 17:14:07, mem=1221.4M)
[01/22 17:14:07    226s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:14:07    226s] Checking pins of top cell counter ... completed
[01/22 17:14:07    226s] 
[01/22 17:14:07    226s] ===========================================================================================================================
[01/22 17:14:07    226s]                                                 checkPinAssignment Summary
[01/22 17:14:07    226s] ===========================================================================================================================
[01/22 17:14:07    226s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:14:07    226s] ===========================================================================================================================
[01/22 17:14:07    226s] counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:14:07    226s] ===========================================================================================================================
[01/22 17:14:07    226s] TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:14:07    226s] ===========================================================================================================================
[01/22 17:14:07    226s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
[01/22 17:14:07    226s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_on_track' on object_type 'port' with a non-default value set.
[01/22 17:14:07    226s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
[01/22 17:14:07    226s] % End checkPinAssignment (date=01/22 17:14:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1221.5M, current mem=1221.5M)
[01/22 17:14:12    226s] <CMD> fit
[01/22 17:14:26    228s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/22 17:14:26    228s] <CMD> addEndCap -prefix ENDCAP
[01/22 17:14:26    228s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/22 17:14:26    228s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/22 17:14:26    228s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/22 17:14:26    228s] # Resetting pin-track-align track data.
[01/22 17:14:26    228s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1976.1M, EPOCH TIME: 1769082266.067083
[01/22 17:14:26    228s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1976.1M, EPOCH TIME: 1769082266.067801
[01/22 17:14:26    228s] Processing tracks to init pin-track alignment.
[01/22 17:14:26    228s] z: 2, totalTracks: 1
[01/22 17:14:26    228s] z: 4, totalTracks: 1
[01/22 17:14:26    228s] z: 6, totalTracks: 1
[01/22 17:14:26    228s] #spOpts: VtWidth minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:14:26    228s] All LLGs are deleted
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1976.1M, EPOCH TIME: 1769082266.070959
[01/22 17:14:26    228s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1769082266.071285
[01/22 17:14:26    228s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1976.1M, EPOCH TIME: 1769082266.071357
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1976.1M, EPOCH TIME: 1769082266.071502
[01/22 17:14:26    228s] Max number of tech site patterns supported in site array is 256.
[01/22 17:14:26    228s] Core basic site is tsm3site
[01/22 17:14:26    228s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1976.1M, EPOCH TIME: 1769082266.078720
[01/22 17:14:26    228s] After signature check, allow fast init is false, keep pre-filter is false.
[01/22 17:14:26    228s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:14:26    228s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1769082266.078797
[01/22 17:14:26    228s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:14:26    228s] SiteArray: use 8,192 bytes
[01/22 17:14:26    228s] SiteArray: current memory after site array memory allocation 1976.1M
[01/22 17:14:26    228s] SiteArray: FP blocked sites are writable
[01/22 17:14:26    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:14:26    228s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1976.1M, EPOCH TIME: 1769082266.079336
[01/22 17:14:26    228s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1769082266.079378
[01/22 17:14:26    228s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:14:26    228s] Atter site array init, number of instance map data is 0.
[01/22 17:14:26    228s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1976.1M, EPOCH TIME: 1769082266.080151
[01/22 17:14:26    228s] 
[01/22 17:14:26    228s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:14:26    228s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1976.1M, EPOCH TIME: 1769082266.080267
[01/22 17:14:26    228s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1976.1M, EPOCH TIME: 1769082266.080304
[01/22 17:14:26    228s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.040, MEM:1976.1M, EPOCH TIME: 1769082266.120324
[01/22 17:14:26    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1976.1MB).
[01/22 17:14:26    228s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.112, MEM:1976.1M, EPOCH TIME: 1769082266.179788
[01/22 17:14:26    228s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.113, MEM:1976.1M, EPOCH TIME: 1769082266.179826
[01/22 17:14:26    228s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1976.1M, EPOCH TIME: 1769082266.211381
[01/22 17:14:26    228s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1769082266.211653
[01/22 17:14:26    228s] Minimum row-size in sites for endcap insertion = 33.
[01/22 17:14:26    228s] Minimum number of sites for row blockage       = 1.
[01/22 17:14:26    228s] Inserted 6 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:14:26    228s] Inserted 6 post-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:14:26    228s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1976.1M, EPOCH TIME: 1769082266.607284
[01/22 17:14:26    228s] For 12 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.063, MEM:1976.1M, EPOCH TIME: 1769082266.670200
[01/22 17:14:26    228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1976.1M, EPOCH TIME: 1769082266.670260
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] All LLGs are deleted
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1976.1M, EPOCH TIME: 1769082266.671263
[01/22 17:14:26    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1769082266.671546
[01/22 17:14:26    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.013, MEM:1972.1M, EPOCH TIME: 1769082266.683692
[01/22 17:14:26    228s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/22 17:14:26    228s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/22 17:14:26    228s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1972.1M, EPOCH TIME: 1769082266.776803
[01/22 17:14:26    228s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1972.1M, EPOCH TIME: 1769082266.776886
[01/22 17:14:26    228s] Processing tracks to init pin-track alignment.
[01/22 17:14:26    228s] z: 2, totalTracks: 1
[01/22 17:14:26    228s] z: 4, totalTracks: 1
[01/22 17:14:26    228s] z: 6, totalTracks: 1
[01/22 17:14:26    228s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:14:26    228s] All LLGs are deleted
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1972.1M, EPOCH TIME: 1769082266.779135
[01/22 17:14:26    228s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1769082266.779403
[01/22 17:14:26    228s] # Building counter llgBox search-tree.
[01/22 17:14:26    228s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1972.1M, EPOCH TIME: 1769082266.779469
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1972.1M, EPOCH TIME: 1769082266.779586
[01/22 17:14:26    228s] Max number of tech site patterns supported in site array is 256.
[01/22 17:14:26    228s] Core basic site is tsm3site
[01/22 17:14:26    228s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1972.1M, EPOCH TIME: 1769082266.786568
[01/22 17:14:26    228s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:14:26    228s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:14:26    228s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1769082266.786648
[01/22 17:14:26    228s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:14:26    228s] SiteArray: use 8,192 bytes
[01/22 17:14:26    228s] SiteArray: current memory after site array memory allocation 1972.1M
[01/22 17:14:26    228s] SiteArray: FP blocked sites are writable
[01/22 17:14:26    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:14:26    228s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1972.1M, EPOCH TIME: 1769082266.787168
[01/22 17:14:26    228s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1769082266.787211
[01/22 17:14:26    228s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:14:26    228s] Atter site array init, number of instance map data is 0.
[01/22 17:14:26    228s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1972.1M, EPOCH TIME: 1769082266.787980
[01/22 17:14:26    228s] 
[01/22 17:14:26    228s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:14:26    228s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1972.1M, EPOCH TIME: 1769082266.788163
[01/22 17:14:26    228s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1972.1M, EPOCH TIME: 1769082266.788208
[01/22 17:14:26    228s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1769082266.788247
[01/22 17:14:26    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.1MB).
[01/22 17:14:26    228s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1972.1M, EPOCH TIME: 1769082266.788317
[01/22 17:14:26    228s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.012, MEM:1972.1M, EPOCH TIME: 1769082266.788348
[01/22 17:14:26    228s] **WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
[01/22 17:14:26    228s] Type 'man IMPSP-5134' for more detail.
[01/22 17:14:26    228s] For 12 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1972.1M, EPOCH TIME: 1769082266.803845
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] All LLGs are deleted
[01/22 17:14:26    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:14:26    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1972.1M, EPOCH TIME: 1769082266.804490
[01/22 17:14:26    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1769082266.804730
[01/22 17:14:26    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1972.1M, EPOCH TIME: 1769082266.805460
[01/22 17:14:26    228s] Inserted 12 well-taps <TIEHI> cells (prefix WELLTAP).
[01/22 17:14:49    230s] <CMD> deleteTieHiLo -cell TIEHI
[01/22 17:14:49    230s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1976.2M, EPOCH TIME: 1769082289.149714
[01/22 17:14:49    230s] Deleted 12 physical insts (cell TIEHI / prefix -).
[01/22 17:14:49    230s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1976.2M, EPOCH TIME: 1769082289.149921
[01/22 17:14:49    230s]   Deleted 0 logical insts of cell TIEHI
[01/22 17:15:03    232s] <CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12}
[01/22 17:15:11    233s] <CMD> getIoFlowFlag
[01/22 17:15:35    235s] <CMD> setIoFlowFlag 0
[01/22 17:15:35    235s] <CMD> floorPlan -site tsm3site -s 50 40 5.28 5.04 5.28 5.04
[01/22 17:15:35    235s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:15:35    235s] Type 'man IMPFP-3961' for more detail.
[01/22 17:15:35    235s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:15:35    235s] Type 'man IMPFP-3961' for more detail.
[01/22 17:15:35    235s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:15:35    235s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:15:35    235s] Start create_tracks
[01/22 17:15:35    235s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:15:35    235s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:15:35    235s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:15:36    235s] <CMD> uiSetTool select
[01/22 17:15:36    235s] <CMD> getIoFlowFlag
[01/22 17:15:36    235s] <CMD> fit
[01/22 17:15:40    236s] <CMD> setIoFlowFlag 0
[01/22 17:15:40    236s] <CMD> floorPlan -site tsm3site -s 50.16 39.76 5.28 5.04 5.28 5.04
[01/22 17:15:40    236s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:15:40    236s] Type 'man IMPFP-3961' for more detail.
[01/22 17:15:40    236s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:15:40    236s] Type 'man IMPFP-3961' for more detail.
[01/22 17:15:40    236s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:15:40    236s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:15:40    236s] Start create_tracks
[01/22 17:15:40    236s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:15:40    236s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:15:40    236s] <CMD> uiSetTool select
[01/22 17:15:40    236s] <CMD> getIoFlowFlag
[01/22 17:15:40    236s] <CMD> fit
[01/22 17:15:46    237s] <CMD> checkPinAssignment
[01/22 17:15:46    237s] % Begin checkPinAssignment (date=01/22 17:15:46, mem=1215.1M)
[01/22 17:15:46    237s] Checking pins of top cell counter ... completed
[01/22 17:15:46    237s] 
[01/22 17:15:46    237s] ===========================================================================================================================
[01/22 17:15:46    237s]                                                 checkPinAssignment Summary
[01/22 17:15:46    237s] ===========================================================================================================================
[01/22 17:15:46    237s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:15:46    237s] ===========================================================================================================================
[01/22 17:15:46    237s] counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:15:46    237s] ===========================================================================================================================
[01/22 17:15:46    237s] TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:15:46    237s] ===========================================================================================================================
[01/22 17:15:46    237s] % End checkPinAssignment (date=01/22 17:15:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
[01/22 17:15:52    238s] <CMD> legalizePin
[01/22 17:15:52    238s] % Begin legalizePin (date=01/22 17:15:52, mem=1215.1M)
[01/22 17:15:52    238s] 
[01/22 17:15:52    238s] Start pin legalization for the partition [counter]:
[01/22 17:15:52    238s] Moving Pin [clk] to LEGAL location (   3.630   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[7]] to LEGAL location (  10.230   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[6]] to LEGAL location (  20.130   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[5]] to LEGAL location (  30.690   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[4]] to LEGAL location (  40.590   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[3]] to LEGAL location (  50.490   49.840 2 )
[01/22 17:15:52    238s] Moving Pin [count[2]] to LEGAL location (  60.720   46.760 3 )
[01/22 17:15:52    238s] Moving Pin [count[1]] to LEGAL location (  60.720    3.080 3 )
[01/22 17:15:52    238s] Moving Pin [count[0]] to LEGAL location (  60.720    3.080 5 )
[01/22 17:15:52    238s] Summary report for top level: [counter] 
[01/22 17:15:52    238s] 	Total Pads                         : 0
[01/22 17:15:52    238s] 	Total Pins                         : 10
[01/22 17:15:52    238s] 	Legally Assigned Pins              : 10
[01/22 17:15:52    238s] 	Illegally Assigned Pins            : 0
[01/22 17:15:52    238s] 	Unplaced Pins                      : 0
[01/22 17:15:52    238s] 	Constant/Spl Net Pins              : 0
[01/22 17:15:52    238s] 	Internal Pins                      : 0
[01/22 17:15:52    238s] 	Legally Assigned Feedthrough Pins  : 0
[01/22 17:15:52    238s] 	Illegally Assigned Feedthrough Pins: 0
[01/22 17:15:52    238s] End of Summary report
[01/22 17:15:52    238s] 9 pin(s) of the Partition counter were legalized.
[01/22 17:15:52    238s] End pin legalization for the partition [counter].
[01/22 17:15:52    238s] 
[01/22 17:15:52    238s] % End legalizePin (date=01/22 17:15:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
[01/22 17:15:57    238s] <CMD> checkPinAssignment
[01/22 17:15:57    238s] % Begin checkPinAssignment (date=01/22 17:15:57, mem=1215.1M)
[01/22 17:15:57    238s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:15:57    238s] Checking pins of top cell counter ... completed
[01/22 17:15:57    238s] 
[01/22 17:15:57    238s] ===========================================================================================================================
[01/22 17:15:57    238s]                                                 checkPinAssignment Summary
[01/22 17:15:57    238s] ===========================================================================================================================
[01/22 17:15:57    238s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:15:57    238s] ===========================================================================================================================
[01/22 17:15:57    238s] counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:15:57    238s] ===========================================================================================================================
[01/22 17:15:57    238s] TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:15:57    238s] ===========================================================================================================================
[01/22 17:15:57    238s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_layer' on object_type 'port' with a non-default value set.
[01/22 17:15:57    238s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_on_track' on object_type 'port' with a non-default value set.
[01/22 17:15:57    238s] **WARN: (IMPDBTCL-246):	Deleting attribute 'vio_overlap_corner_mask' on object_type 'port' with a non-default value set.
[01/22 17:15:57    238s] % End checkPinAssignment (date=01/22 17:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1215.1M, current mem=1215.1M)
[01/22 17:16:20    240s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/22 17:16:20    240s] <CMD> addEndCap -prefix ENDCAP
[01/22 17:16:20    240s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/22 17:16:20    240s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/22 17:16:20    240s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/22 17:16:20    240s] # Resetting pin-track-align track data.
[01/22 17:16:20    240s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1973.3M, EPOCH TIME: 1769082380.326092
[01/22 17:16:20    240s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1973.3M, EPOCH TIME: 1769082380.326179
[01/22 17:16:20    240s] Processing tracks to init pin-track alignment.
[01/22 17:16:20    240s] z: 2, totalTracks: 1
[01/22 17:16:20    240s] z: 4, totalTracks: 1
[01/22 17:16:20    240s] z: 6, totalTracks: 1
[01/22 17:16:20    240s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:16:20    240s] All LLGs are deleted
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1973.3M, EPOCH TIME: 1769082380.328554
[01/22 17:16:20    240s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.328833
[01/22 17:16:20    240s] # Building counter llgBox search-tree.
[01/22 17:16:20    240s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1973.3M, EPOCH TIME: 1769082380.328900
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1973.3M, EPOCH TIME: 1769082380.329036
[01/22 17:16:20    240s] Max number of tech site patterns supported in site array is 256.
[01/22 17:16:20    240s] Core basic site is tsm3site
[01/22 17:16:20    240s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1973.3M, EPOCH TIME: 1769082380.336168
[01/22 17:16:20    240s] After signature check, allow fast init is false, keep pre-filter is false.
[01/22 17:16:20    240s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:16:20    240s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.336250
[01/22 17:16:20    240s] SiteArray: non-trimmed site array dimensions = 7 x 76
[01/22 17:16:20    240s] SiteArray: use 12,288 bytes
[01/22 17:16:20    240s] SiteArray: current memory after site array memory allocation 1973.3M
[01/22 17:16:20    240s] SiteArray: FP blocked sites are writable
[01/22 17:16:20    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:16:20    240s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1973.3M, EPOCH TIME: 1769082380.336781
[01/22 17:16:20    240s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.336824
[01/22 17:16:20    240s] SiteArray: number of non floorplan blocked sites for llg default is 532
[01/22 17:16:20    240s] Atter site array init, number of instance map data is 0.
[01/22 17:16:20    240s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1973.3M, EPOCH TIME: 1769082380.337601
[01/22 17:16:20    240s] 
[01/22 17:16:20    240s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:16:20    240s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1973.3M, EPOCH TIME: 1769082380.337715
[01/22 17:16:20    240s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1973.3M, EPOCH TIME: 1769082380.337751
[01/22 17:16:20    240s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.337793
[01/22 17:16:20    240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1973.3MB).
[01/22 17:16:20    240s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1973.3M, EPOCH TIME: 1769082380.337865
[01/22 17:16:20    240s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.012, MEM:1973.3M, EPOCH TIME: 1769082380.337896
[01/22 17:16:20    240s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1973.3M, EPOCH TIME: 1769082380.337944
[01/22 17:16:20    240s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.337982
[01/22 17:16:20    240s] Minimum row-size in sites for endcap insertion = 33.
[01/22 17:16:20    240s] Minimum number of sites for row blockage       = 1.
[01/22 17:16:20    240s] Inserted 7 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:16:20    240s] Inserted 7 post-endcap <FILL16> cells (prefix ENDCAP).
[01/22 17:16:20    240s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1973.3M, EPOCH TIME: 1769082380.338522
[01/22 17:16:20    240s] For 14 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.338619
[01/22 17:16:20    240s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1973.3M, EPOCH TIME: 1769082380.338656
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] All LLGs are deleted
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1973.3M, EPOCH TIME: 1769082380.339275
[01/22 17:16:20    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1973.3M, EPOCH TIME: 1769082380.339517
[01/22 17:16:20    240s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1969.3M, EPOCH TIME: 1769082380.340488
[01/22 17:16:20    240s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/22 17:16:20    240s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/22 17:16:20    240s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1969.3M, EPOCH TIME: 1769082380.346737
[01/22 17:16:20    240s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1969.3M, EPOCH TIME: 1769082380.346808
[01/22 17:16:20    240s] Processing tracks to init pin-track alignment.
[01/22 17:16:20    240s] z: 2, totalTracks: 1
[01/22 17:16:20    240s] z: 4, totalTracks: 1
[01/22 17:16:20    240s] z: 6, totalTracks: 1
[01/22 17:16:20    240s] #spOpts: VtWidth minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:16:20    240s] All LLGs are deleted
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1969.3M, EPOCH TIME: 1769082380.348879
[01/22 17:16:20    240s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1769082380.349136
[01/22 17:16:20    240s] # Building counter llgBox search-tree.
[01/22 17:16:20    240s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1969.3M, EPOCH TIME: 1769082380.349193
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1969.3M, EPOCH TIME: 1769082380.349297
[01/22 17:16:20    240s] Max number of tech site patterns supported in site array is 256.
[01/22 17:16:20    240s] Core basic site is tsm3site
[01/22 17:16:20    240s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1969.3M, EPOCH TIME: 1769082380.356165
[01/22 17:16:20    240s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:16:20    240s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:16:20    240s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1769082380.356239
[01/22 17:16:20    240s] SiteArray: non-trimmed site array dimensions = 7 x 76
[01/22 17:16:20    240s] SiteArray: use 12,288 bytes
[01/22 17:16:20    240s] SiteArray: current memory after site array memory allocation 1969.3M
[01/22 17:16:20    240s] SiteArray: FP blocked sites are writable
[01/22 17:16:20    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:16:20    240s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1969.3M, EPOCH TIME: 1769082380.356750
[01/22 17:16:20    240s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1769082380.356791
[01/22 17:16:20    240s] SiteArray: number of non floorplan blocked sites for llg default is 532
[01/22 17:16:20    240s] Atter site array init, number of instance map data is 0.
[01/22 17:16:20    240s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1969.3M, EPOCH TIME: 1769082380.357568
[01/22 17:16:20    240s] 
[01/22 17:16:20    240s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:16:20    240s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1969.3M, EPOCH TIME: 1769082380.357736
[01/22 17:16:20    240s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1969.3M, EPOCH TIME: 1769082380.357774
[01/22 17:16:20    240s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1769082380.357810
[01/22 17:16:20    240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1969.3MB).
[01/22 17:16:20    240s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1969.3M, EPOCH TIME: 1769082380.357878
[01/22 17:16:20    240s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.011, MEM:1969.3M, EPOCH TIME: 1769082380.357909
[01/22 17:16:20    240s] **WARN: (IMPSP-5134):	Setting cellInterval to 29.700 (microns) as a multiple of cell TIEHI's techSite 'tsm3site' width of 0.660 microns
[01/22 17:16:20    240s] Type 'man IMPSP-5134' for more detail.
[01/22 17:16:20    240s] For 14 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1969.3M, EPOCH TIME: 1769082380.358431
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] All LLGs are deleted
[01/22 17:16:20    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:16:20    240s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.3M, EPOCH TIME: 1769082380.359027
[01/22 17:16:20    240s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1769082380.359269
[01/22 17:16:20    240s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1969.3M, EPOCH TIME: 1769082380.360015
[01/22 17:16:20    240s] Inserted 14 well-taps <TIEHI> cells (prefix WELLTAP).
[01/22 17:16:46    243s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/22 17:16:46    243s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/22 17:16:46    243s] <CMD> globalNetConnect VDD -type tiehi -inst *
[01/22 17:16:46    243s] <CMD> globalNetConnect VSS -type tielo -inst *
[01/22 17:17:05    245s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:17:05    245s] The ring targets are set to core/block ring wires.
[01/22 17:17:05    245s] addRing command will consider rows while creating rings.
[01/22 17:17:05    245s] addRing command will disallow rings to go over rows.
[01/22 17:17:05    245s] addRing command will ignore shorts while creating rings.
[01/22 17:17:05    245s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:17:05    245s] 
[01/22 17:17:05    245s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
[01/22 17:17:05    245s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/22 17:17:05    245s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/22 17:17:05    245s] Type 'man IMPPP-4051' for more detail.
[01/22 17:17:38    248s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:17:38    248s] The ring targets are set to core/block ring wires.
[01/22 17:17:38    248s] addRing command will consider rows while creating rings.
[01/22 17:17:38    248s] addRing command will disallow rings to go over rows.
[01/22 17:17:38    248s] addRing command will ignore shorts while creating rings.
[01/22 17:17:38    248s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:17:38    248s] 
[01/22 17:17:38    248s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
[01/22 17:17:38    248s] Ring generation is complete.
[01/22 17:17:38    248s] vias are now being generated.
[01/22 17:17:39    248s] addRing created 8 wires.
[01/22 17:17:39    248s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/22 17:17:39    248s] +--------+----------------+----------------+
[01/22 17:17:39    248s] |  Layer |     Created    |     Deleted    |
[01/22 17:17:39    248s] +--------+----------------+----------------+
[01/22 17:17:39    248s] | Metal5 |        4       |       NA       |
[01/22 17:17:39    248s] |  Via56 |        8       |        0       |
[01/22 17:17:39    248s] | Metal6 |        4       |       NA       |
[01/22 17:17:39    248s] +--------+----------------+----------------+
[01/22 17:17:40    248s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:17:40    248s] The ring targets are set to core/block ring wires.
[01/22 17:17:40    248s] addRing command will consider rows while creating rings.
[01/22 17:17:40    248s] addRing command will disallow rings to go over rows.
[01/22 17:17:40    248s] addRing command will ignore shorts while creating rings.
[01/22 17:17:40    248s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:17:40    248s] 
[01/22 17:17:40    248s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.4M)
[01/22 17:17:40    248s] Ring generation is complete.
[01/22 17:17:59    250s] <CMD> deleteAllPowerPreroutes
[01/22 17:18:17    252s] <CMD> deleteTieHiLo -cell TIEHI
[01/22 17:18:17    252s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1973.4M, EPOCH TIME: 1769082497.220451
[01/22 17:18:17    252s] Deleted 14 physical insts (cell TIEHI / prefix -).
[01/22 17:18:17    252s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.381, MEM:1973.4M, EPOCH TIME: 1769082497.601508
[01/22 17:18:17    252s]   Deleted 0 logical insts of cell TIEHI
[01/22 17:18:22    252s] <CMD> deleteInst {ENDCAP_1 ENDCAP_2 ENDCAP_3 ENDCAP_4 ENDCAP_5 ENDCAP_6 ENDCAP_7 ENDCAP_8 ENDCAP_9 ENDCAP_10 ENDCAP_11 ENDCAP_12 ENDCAP_13 ENDCAP_14}
[01/22 17:18:30    253s] <CMD> checkPinAssignment
[01/22 17:18:30    253s] % Begin checkPinAssignment (date=01/22 17:18:30, mem=1193.9M)
[01/22 17:18:30    253s] Checking pins of top cell counter ... completed
[01/22 17:18:30    253s] 
[01/22 17:18:30    253s] ===========================================================================================================================
[01/22 17:18:30    253s]                                                 checkPinAssignment Summary
[01/22 17:18:30    253s] ===========================================================================================================================
[01/22 17:18:30    253s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:18:30    253s] ===========================================================================================================================
[01/22 17:18:30    253s] counter     |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:18:30    253s] ===========================================================================================================================
[01/22 17:18:30    253s] TOTAL       |     0 |     10 |     10 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:18:30    253s] ===========================================================================================================================
[01/22 17:18:30    253s] % End checkPinAssignment (date=01/22 17:18:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.9M, current mem=1193.9M)
[01/22 17:18:44    255s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:18:44    255s] The ring targets are set to core/block ring wires.
[01/22 17:18:44    255s] addRing command will consider rows while creating rings.
[01/22 17:18:44    255s] addRing command will disallow rings to go over rows.
[01/22 17:18:44    255s] addRing command will ignore shorts while creating rings.
[01/22 17:18:44    255s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:18:44    255s] 
[01/22 17:18:44    255s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.5M)
[01/22 17:18:44    255s] Ring generation is complete.
[01/22 17:18:44    255s] vias are now being generated.
[01/22 17:18:44    255s] addRing created 8 wires.
[01/22 17:18:44    255s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/22 17:18:44    255s] +--------+----------------+----------------+
[01/22 17:18:44    255s] |  Layer |     Created    |     Deleted    |
[01/22 17:18:44    255s] +--------+----------------+----------------+
[01/22 17:18:44    255s] | Metal5 |        4       |       NA       |
[01/22 17:18:44    255s] |  Via56 |        8       |        0       |
[01/22 17:18:44    255s] | Metal6 |        4       |       NA       |
[01/22 17:18:44    255s] +--------+----------------+----------------+
[01/22 17:18:45    255s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:18:45    255s] The ring targets are set to core/block ring wires.
[01/22 17:18:45    255s] addRing command will consider rows while creating rings.
[01/22 17:18:45    255s] addRing command will disallow rings to go over rows.
[01/22 17:18:45    255s] addRing command will ignore shorts while creating rings.
[01/22 17:18:45    255s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:18:45    255s] 
[01/22 17:18:45    255s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.5M)
[01/22 17:18:45    255s] Ring generation is complete.
[01/22 17:18:50    255s] <CMD> deleteAllPowerPreroutes
[01/22 17:19:32    261s] <CMD> floorPlan -site tsm3site -r 1 0.7 10 10 10 10
[01/22 17:19:32    261s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:19:32    261s] Type 'man IMPFP-3961' for more detail.
[01/22 17:19:32    261s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/22 17:19:32    261s] Type 'man IMPFP-3961' for more detail.
[01/22 17:19:32    261s] Horizontal Layer M1 offset = 560 (derived)
[01/22 17:19:32    261s] Vertical Layer M2 offset = 660 (derived)
[01/22 17:19:32    261s] Start create_tracks
[01/22 17:19:32    261s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[01/22 17:19:32    261s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[01/22 17:19:32    261s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/22 17:19:39    262s] <CMD> checkPinAssignment
[01/22 17:19:39    262s] % Begin checkPinAssignment (date=01/22 17:19:39, mem=1194.3M)
[01/22 17:19:39    262s] Checking pins of top cell counter ... completed
[01/22 17:19:39    262s] 
[01/22 17:19:39    262s] ===========================================================================================================================
[01/22 17:19:39    262s]                                                 checkPinAssignment Summary
[01/22 17:19:39    262s] ===========================================================================================================================
[01/22 17:19:39    262s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/22 17:19:39    262s] ===========================================================================================================================
[01/22 17:19:39    262s] counter     |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:19:39    262s] ===========================================================================================================================
[01/22 17:19:39    262s] TOTAL       |     0 |     10 |      0 |      10 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/22 17:19:39    262s] ===========================================================================================================================
[01/22 17:19:39    262s] % End checkPinAssignment (date=01/22 17:19:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.3M, current mem=1194.3M)
[01/22 17:19:43    262s] <CMD> legalizePin
[01/22 17:19:43    262s] % Begin legalizePin (date=01/22 17:19:43, mem=1194.3M)
[01/22 17:19:43    262s] 
[01/22 17:19:43    262s] Start pin legalization for the partition [counter]:
[01/22 17:19:43    262s] Moving Pin [clk] to LEGAL location (   3.630   50.400 2 )
[01/22 17:19:43    262s] Moving Pin [count[7]] to LEGAL location (  12.210   50.400 2 )
[01/22 17:19:43    262s] Moving Pin [count[6]] to LEGAL location (  24.750   50.400 2 )
[01/22 17:19:43    262s] Moving Pin [count[5]] to LEGAL location (  37.290   50.400 2 )
[01/22 17:19:43    262s] Moving Pin [count[4]] to LEGAL location (  49.830   50.400 2 )
[01/22 17:19:43    262s] Moving Pin [count[3]] to LEGAL location (  62.040   47.320 3 )
[01/22 17:19:43    262s] Moving Pin [count[2]] to LEGAL location (  62.040   47.320 5 )
[01/22 17:19:43    262s] Moving Pin [count[1]] to LEGAL location (  62.040    3.080 3 )
[01/22 17:19:43    262s] Moving Pin [count[0]] to LEGAL location (  62.040    3.080 5 )
[01/22 17:19:43    262s] Summary report for top level: [counter] 
[01/22 17:19:43    262s] 	Total Pads                         : 0
[01/22 17:19:43    262s] 	Total Pins                         : 10
[01/22 17:19:43    262s] 	Legally Assigned Pins              : 10
[01/22 17:19:43    262s] 	Illegally Assigned Pins            : 0
[01/22 17:19:43    262s] 	Unplaced Pins                      : 0
[01/22 17:19:43    262s] 	Constant/Spl Net Pins              : 0
[01/22 17:19:43    262s] 	Internal Pins                      : 0
[01/22 17:19:43    262s] 	Legally Assigned Feedthrough Pins  : 0
[01/22 17:19:43    262s] 	Illegally Assigned Feedthrough Pins: 0
[01/22 17:19:43    262s] End of Summary report
[01/22 17:19:43    262s] 9 pin(s) of the Partition counter were legalized.
[01/22 17:19:43    262s] End pin legalization for the partition [counter].
[01/22 17:19:43    262s] 
[01/22 17:19:43    262s] % End legalizePin (date=01/22 17:19:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.3M, current mem=1194.3M)
[01/22 17:19:47    263s] <CMD> setDrawView place
[01/22 17:19:48    263s] <CMD> setDrawView fplan
[01/22 17:19:53    263s] <CMD> zoomBox -0.61650 51.18750 3.35800 48.94100
[01/22 17:19:55    263s] <CMD> fit
[01/22 17:20:33    267s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:20:33    267s] The ring targets are set to core/block ring wires.
[01/22 17:20:33    267s] addRing command will consider rows while creating rings.
[01/22 17:20:33    267s] addRing command will disallow rings to go over rows.
[01/22 17:20:33    267s] addRing command will ignore shorts while creating rings.
[01/22 17:20:33    267s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:20:33    267s] 
[01/22 17:20:33    267s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.6M)
[01/22 17:20:33    267s] Ring generation is complete.
[01/22 17:20:33    267s] vias are now being generated.
[01/22 17:20:33    267s] addRing created 8 wires.
[01/22 17:20:33    267s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/22 17:20:33    267s] +--------+----------------+----------------+
[01/22 17:20:33    267s] |  Layer |     Created    |     Deleted    |
[01/22 17:20:33    267s] +--------+----------------+----------------+
[01/22 17:20:33    267s] | Metal5 |        4       |       NA       |
[01/22 17:20:33    267s] |  Via56 |        8       |        0       |
[01/22 17:20:33    267s] | Metal6 |        4       |       NA       |
[01/22 17:20:33    267s] +--------+----------------+----------------+
[01/22 17:20:34    267s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/22 17:20:34    267s] The ring targets are set to core/block ring wires.
[01/22 17:20:34    267s] addRing command will consider rows while creating rings.
[01/22 17:20:34    267s] addRing command will disallow rings to go over rows.
[01/22 17:20:34    267s] addRing command will ignore shorts while creating rings.
[01/22 17:20:34    267s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/22 17:20:34    267s] 
[01/22 17:20:34    267s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1973.6M)
[01/22 17:20:34    267s] Ring generation is complete.
[01/22 17:20:44    269s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/22 17:20:44    269s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[01/22 17:20:44    269s] *** Begin SPECIAL ROUTE on Thu Jan 22 17:20:44 2026 ***
[01/22 17:20:44    269s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/counter
[01/22 17:20:44    269s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 799Mhz)
[01/22 17:20:44    269s] 
[01/22 17:20:44    269s] Begin option processing ...
[01/22 17:20:44    269s] srouteConnectPowerBump set to false
[01/22 17:20:44    269s] routeSelectNet set to "VDD VSS"
[01/22 17:20:44    269s] routeSpecial set to true
[01/22 17:20:44    269s] srouteBlockPin set to "useLef"
[01/22 17:20:44    269s] srouteBottomLayerLimit set to 1
[01/22 17:20:44    269s] srouteBottomTargetLayerLimit set to 1
[01/22 17:20:44    269s] srouteConnectConverterPin set to false
[01/22 17:20:44    269s] srouteCrossoverViaBottomLayer set to 1
[01/22 17:20:44    269s] srouteCrossoverViaTopLayer set to 6
[01/22 17:20:44    269s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/22 17:20:44    269s] srouteFollowCorePinEnd set to 3
[01/22 17:20:44    269s] srouteJogControl set to "preferWithChanges differentLayer"
[01/22 17:20:44    269s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/22 17:20:44    269s] sroutePadPinAllPorts set to true
[01/22 17:20:44    269s] sroutePreserveExistingRoutes set to true
[01/22 17:20:44    269s] srouteRoutePowerBarPortOnBothDir set to true
[01/22 17:20:44    269s] srouteStopBlockPin set to "nearestTarget"
[01/22 17:20:44    269s] srouteTopLayerLimit set to 6
[01/22 17:20:44    269s] srouteTopTargetLayerLimit set to 6
[01/22 17:20:44    269s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3449.00 megs.
[01/22 17:20:44    269s] 
[01/22 17:20:45    269s] Reading DB technology information...
[01/22 17:20:45    269s] Finished reading DB technology information.
[01/22 17:20:45    269s] Reading floorplan and netlist information...
[01/22 17:20:45    269s] Finished reading floorplan and netlist information.
[01/22 17:20:45    269s] Read in 12 layers, 6 routing layers, 1 overlap layer
[01/22 17:20:45    269s] Read in 471 macros, 10 used
[01/22 17:20:45    269s] Read in 8 components
[01/22 17:20:45    269s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[01/22 17:20:45    269s] Read in 10 physical pins
[01/22 17:20:45    269s]   10 physical pins: 0 unplaced, 10 placed, 0 fixed
[01/22 17:20:45    269s] Read in 10 nets
[01/22 17:20:45    269s] Read in 2 special nets, 2 routed
[01/22 17:20:45    269s] Read in 26 terminals
[01/22 17:20:45    269s] 2 nets selected.
[01/22 17:20:45    269s] 
[01/22 17:20:45    269s] Begin power routing ...
[01/22 17:20:45    269s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:20:45    269s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:20:45    269s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:20:45    269s] Type 'man IMPSR-1256' for more detail.
[01/22 17:20:45    269s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:20:45    269s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/22 17:20:45    269s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/22 17:20:45    269s] Type 'man IMPSR-1256' for more detail.
[01/22 17:20:45    269s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/22 17:20:45    269s] CPU time for VDD FollowPin 0 seconds
[01/22 17:20:45    269s] CPU time for VSS FollowPin 0 seconds
[01/22 17:20:45    269s]   Number of IO ports routed: 0
[01/22 17:20:45    269s]   Number of Block ports routed: 0
[01/22 17:20:45    269s]   Number of Stripe ports routed: 0
[01/22 17:20:45    269s]   Number of Core ports routed: 14
[01/22 17:20:45    269s]   Number of Pad ports routed: 0
[01/22 17:20:45    269s]   Number of Power Bump ports routed: 0
[01/22 17:20:45    269s]   Number of Followpin connections: 7
[01/22 17:20:45    269s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3449.00 megs.
[01/22 17:20:45    269s] 
[01/22 17:20:45    269s] 
[01/22 17:20:45    269s] 
[01/22 17:20:45    269s]  Begin updating DB with routing results ...
[01/22 17:20:45    269s]  Updating DB with 10 io pins ...
[01/22 17:20:45    269s]  Updating DB with 0 via definition ...
[01/22 17:20:45    269s] sroute created 21 wires.
[01/22 17:20:45    269s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[01/22 17:20:45    269s] +--------+----------------+----------------+
[01/22 17:20:45    269s] |  Layer |     Created    |     Deleted    |
[01/22 17:20:45    269s] +--------+----------------+----------------+
[01/22 17:20:45    269s] | Metal1 |       21       |       NA       |
[01/22 17:20:45    269s] |  Via12 |       14       |        0       |
[01/22 17:20:45    269s] |  Via23 |       14       |        0       |
[01/22 17:20:45    269s] |  Via34 |       14       |        0       |
[01/22 17:20:45    269s] |  Via45 |       14       |        0       |
[01/22 17:20:45    269s] |  Via56 |       14       |        0       |
[01/22 17:20:45    269s] +--------+----------------+----------------+
[01/22 17:21:00    271s] <CMD> place_opt_design
[01/22 17:21:00    271s] **INFO: User settings:
[01/22 17:21:01    271s] setExtractRCMode -engine                                         preRoute
[01/22 17:21:01    271s] setDelayCalMode -engine                                          aae
[01/22 17:21:01    271s] setDelayCalMode -ignoreNetLoad                                   false
[01/22 17:21:01    271s] setPlaceMode -autoEnableFGCUnder10nm                             false
[01/22 17:21:01    271s] setPlaceMode -autoEnableFGCUnder16nm                             false
[01/22 17:21:01    271s] setPlaceMode -clusterFix                                         true
[01/22 17:21:01    271s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes    true
[01/22 17:21:01    271s] setPlaceMode -exp_slack_driven                                   true
[01/22 17:21:01    271s] setPlaceMode -expAdvPinAccess                                    false
[01/22 17:21:01    271s] setPlaceMode -expAutoPinAccessLayer                              false
[01/22 17:21:01    271s] setPlaceMode -expHiddenFastMode                                  1
[01/22 17:21:01    271s] setPlaceMode -expPaddingMinPadRatio                              1.1
[01/22 17:21:01    271s] setPlaceMode -expTrimOptBeforeTDGP                               false
[01/22 17:21:01    271s] setPlaceMode -ignoreLowEffortPathGroups                          false
[01/22 17:21:01    271s] setPlaceMode -IOSlackAdjust                                      false
[01/22 17:21:01    271s] setPlaceMode -ipReuseSKPTG                                       true
[01/22 17:21:01    271s] setPlaceMode -ipTimingEffortLow                                  false
[01/22 17:21:01    271s] setPlaceMode -NMPfixAreaCalcBug                                  1
[01/22 17:21:01    271s] setPlaceMode -place_detail_color_aware_legal                     false
[01/22 17:21:01    271s] setPlaceMode -place_detail_drc_check_short_only                  true
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_adjust_low_bound                  -8
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_skp_adjust_scale_mode             2
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_skp_adjust_scale_start_iteration  0
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_down   -80
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_up     0
[01/22 17:21:01    271s] setPlaceMode -place_global_exp_skp_support_aocv                  false
[01/22 17:21:01    271s] setPlaceMode -resetCombineRFLevel                                1000
[01/22 17:21:01    271s] setPlaceMode -RTCSpread                                          false
[01/22 17:21:01    271s] setPlaceMode -tdgp0DelayModeFix                                  true
[01/22 17:21:01    271s] setPlaceMode -tdgp_all_view_vsm                                  false
[01/22 17:21:01    271s] setPlaceMode -tdgp_basic_pg                                      true
[01/22 17:21:01    271s] setPlaceMode -tdgp_repeat_start_level                            0
[01/22 17:21:01    271s] setPlaceMode -tdgpForceSimplified                                true
[01/22 17:21:01    271s] setPlaceMode -tdgpInitIgnoreNetLoad                              false
[01/22 17:21:01    271s] setPlaceMode -tdgpPack                                           true
[01/22 17:21:01    271s] setPlaceMode -tdgpPackEndPoints                                  true
[01/22 17:21:01    271s] setPlaceMode -tdgpParallelArcMergeFix                            true
[01/22 17:21:01    271s] setPlaceMode -tdgpRealSlackByFastProp                            true
[01/22 17:21:01    271s] setPlaceMode -tdgpRestartFromSensPrecond                         false
[01/22 17:21:01    271s] setPlaceMode -tdgpScaleUp                                        31
[01/22 17:21:01    271s] setPlaceMode -tdgpSetEndPtSlew                                   false
[01/22 17:21:01    271s] setPlaceMode -tdgpShiftMode                                      2
[01/22 17:21:01    271s] setPlaceMode -tdgpSinglePinFixedNetWeight                        1.5
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackKeepTop                                   0
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginCTEAdjust                           true
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack          true
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginMode                                1
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginPercentage                          1
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginPreserve                            false
[01/22 17:21:01    271s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                    0.5
[01/22 17:21:01    271s] setPlaceMode -tdgpViewPruning                                    true
[01/22 17:21:01    271s] setPlaceMode -timingDriven                                       true
[01/22 17:21:01    271s] setPlaceMode -trimView                                           allViews
[01/22 17:21:01    271s] setPlaceMode -usePreconditioning                                 true
[01/22 17:21:01    271s] setPlaceMode -VHFThreshold                                       2147483647
[01/22 17:21:01    271s] setAnalysisMode -analysisType                                    bcwc
[01/22 17:21:01    271s] setAnalysisMode -checkType                                       setup
[01/22 17:21:01    271s] setAnalysisMode -clkSrcPath                                      false
[01/22 17:21:01    271s] setAnalysisMode -clockPropagation                                forcedIdeal
[01/22 17:21:01    271s] 
[01/22 17:21:01    271s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:04:32.0/0:34:39.4 (0.1), mem = 1974.0M
[01/22 17:21:01    271s] *** Starting GigaPlace ***
[01/22 17:21:01    271s] #optDebug: fT-E <X 2 3 1 0>
[01/22 17:21:01    271s] OPERPROF: Starting DPlace-Init at level 1, MEM:1974.0M, EPOCH TIME: 1769082661.394709
[01/22 17:21:01    271s] Processing tracks to init pin-track alignment.
[01/22 17:21:01    271s] z: 2, totalTracks: 1
[01/22 17:21:01    271s] z: 4, totalTracks: 1
[01/22 17:21:01    271s] z: 6, totalTracks: 1
[01/22 17:21:01    271s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:01    271s] All LLGs are deleted
[01/22 17:21:01    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    271s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.0M, EPOCH TIME: 1769082661.424952
[01/22 17:21:01    271s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1974.0M, EPOCH TIME: 1769082661.426383
[01/22 17:21:01    271s] # Building counter llgBox search-tree.
[01/22 17:21:01    271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1974.0M, EPOCH TIME: 1769082661.436677
[01/22 17:21:01    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    271s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1974.0M, EPOCH TIME: 1769082661.440625
[01/22 17:21:01    271s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:01    271s] Core basic site is tsm3site
[01/22 17:21:01    272s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1974.0M, EPOCH TIME: 1769082661.570854
[01/22 17:21:01    272s] After signature check, allow fast init is false, keep pre-filter is false.
[01/22 17:21:01    272s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:21:01    272s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1769082661.571086
[01/22 17:21:01    272s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:21:01    272s] SiteArray: use 8,192 bytes
[01/22 17:21:01    272s] SiteArray: current memory after site array memory allocation 1974.0M
[01/22 17:21:01    272s] SiteArray: FP blocked sites are writable
[01/22 17:21:01    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:01    272s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1974.0M, EPOCH TIME: 1769082661.572485
[01/22 17:21:01    272s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.020, MEM:1974.0M, EPOCH TIME: 1769082661.592395
[01/22 17:21:01    272s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:21:01    272s] Atter site array init, number of instance map data is 0.
[01/22 17:21:01    272s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.153, MEM:1974.0M, EPOCH TIME: 1769082661.593212
[01/22 17:21:01    272s] 
[01/22 17:21:01    272s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:01    272s] OPERPROF:     Starting CMU at level 3, MEM:1974.0M, EPOCH TIME: 1769082661.609835
[01/22 17:21:01    272s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.011, MEM:1974.0M, EPOCH TIME: 1769082661.620388
[01/22 17:21:01    272s] 
[01/22 17:21:01    272s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:01    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.186, MEM:1974.0M, EPOCH TIME: 1769082661.623149
[01/22 17:21:01    272s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1974.0M, EPOCH TIME: 1769082661.623201
[01/22 17:21:01    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1769082661.623241
[01/22 17:21:01    272s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1974.0MB).
[01/22 17:21:01    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.242, MEM:1974.0M, EPOCH TIME: 1769082661.637005
[01/22 17:21:01    272s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1974.0M, EPOCH TIME: 1769082661.637039
[01/22 17:21:01    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    272s] All LLGs are deleted
[01/22 17:21:01    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:01    272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.0M, EPOCH TIME: 1769082661.637722
[01/22 17:21:01    272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1974.0M, EPOCH TIME: 1769082661.637973
[01/22 17:21:01    272s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1970.0M, EPOCH TIME: 1769082661.639574
[01/22 17:21:01    272s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:32.0/0:34:39.9 (0.1), mem = 1970.0M
[01/22 17:21:01    272s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:21:01    272s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 9, percentage of missing scan cell = 0.00% (0 / 9)
[01/22 17:21:02    272s] no activity file in design. spp won't run.
[01/22 17:21:02    272s] #Start colorize_geometry on Thu Jan 22 17:21:02 2026
[01/22 17:21:02    272s] #
[01/22 17:21:02    272s] ### Time Record (colorize_geometry) is installed.
[01/22 17:21:02    272s] ### Time Record (Pre Callback) is installed.
[01/22 17:21:02    272s] ### Time Record (Pre Callback) is uninstalled.
[01/22 17:21:02    272s] ### Time Record (DB Import) is installed.
[01/22 17:21:02    272s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1109640964 placement=101027546 pin_access=1 inst_pattern=1
[01/22 17:21:02    272s] ### Time Record (DB Import) is uninstalled.
[01/22 17:21:02    272s] ### Time Record (DB Export) is installed.
[01/22 17:21:02    272s] ### export design design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1109640964 placement=101027546 pin_access=1 inst_pattern=1
[01/22 17:21:02    272s] ### Time Record (DB Export) is uninstalled.
[01/22 17:21:02    272s] ### Time Record (Post Callback) is installed.
[01/22 17:21:02    272s] ### Time Record (Post Callback) is uninstalled.
[01/22 17:21:02    272s] #
[01/22 17:21:02    272s] #colorize_geometry statistics:
[01/22 17:21:02    272s] #Cpu time = 00:00:00
[01/22 17:21:02    272s] #Elapsed time = 00:00:00
[01/22 17:21:02    272s] #Increased memory = 0.49 (MB)
[01/22 17:21:02    272s] #Total memory = 1201.45 (MB)
[01/22 17:21:02    272s] #Peak memory = 1276.70 (MB)
[01/22 17:21:02    272s] #Number of warnings = 0
[01/22 17:21:02    272s] #Total number of warnings = 33
[01/22 17:21:02    272s] #Number of fails = 0
[01/22 17:21:02    272s] #Total number of fails = 0
[01/22 17:21:02    272s] #Complete colorize_geometry on Thu Jan 22 17:21:02 2026
[01/22 17:21:02    272s] #
[01/22 17:21:02    272s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/22 17:21:02    272s] ### Time Record (colorize_geometry) is uninstalled.
[01/22 17:21:02    272s] ### 
[01/22 17:21:02    272s] ###   Scalability Statistics
[01/22 17:21:02    272s] ### 
[01/22 17:21:02    272s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:21:02    272s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/22 17:21:02    272s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:21:02    272s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/22 17:21:02    272s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/22 17:21:02    272s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/22 17:21:02    272s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/22 17:21:02    272s] ###   Entire Command        |        00:00:00|        00:00:00|             0.3|
[01/22 17:21:02    272s] ### ------------------------+----------------+----------------+----------------+
[01/22 17:21:02    272s] ### 
[01/22 17:21:02    272s] ### Creating LA Mngr. totSessionCpu=0:04:32 mem=1970.0M
[01/22 17:21:02    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:32 mem=1970.0M
[01/22 17:21:02    272s] *** Start deleteBufferTree ***
[01/22 17:21:03    272s] Info: Detect buffers to remove automatically.
[01/22 17:21:03    272s] Analyzing netlist ...
[01/22 17:21:03    272s] Updating netlist
[01/22 17:21:03    272s] 
[01/22 17:21:04    272s] *summary: 0 instances (buffers/inverters) removed
[01/22 17:21:04    272s] *** Finish deleteBufferTree (0:00:00.3) ***
[01/22 17:21:04    272s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/22 17:21:04    272s] Info: 1 threads available for lower-level modules during optimization.
[01/22 17:21:04    272s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1980.9M, EPOCH TIME: 1769082664.408295
[01/22 17:21:04    272s] Deleted 0 physical inst  (cell - / prefix -).
[01/22 17:21:04    272s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.408396
[01/22 17:21:04    272s] INFO: #ExclusiveGroups=0
[01/22 17:21:04    272s] INFO: There are no Exclusive Groups.
[01/22 17:21:04    272s] No user-set net weight.
[01/22 17:21:04    272s] Net fanout histogram:
[01/22 17:21:04    272s] 2		: 11 (40.7%) nets
[01/22 17:21:04    272s] 3		: 2 (7.4%) nets
[01/22 17:21:04    272s] 4     -	14	: 14 (51.9%) nets
[01/22 17:21:04    272s] 15    -	39	: 0 (0.0%) nets
[01/22 17:21:04    272s] 40    -	79	: 0 (0.0%) nets
[01/22 17:21:04    272s] 80    -	159	: 0 (0.0%) nets
[01/22 17:21:04    272s] 160   -	319	: 0 (0.0%) nets
[01/22 17:21:04    272s] 320   -	639	: 0 (0.0%) nets
[01/22 17:21:04    272s] 640   -	1279	: 0 (0.0%) nets
[01/22 17:21:04    272s] 1280  -	2559	: 0 (0.0%) nets
[01/22 17:21:04    272s] 2560  -	5119	: 0 (0.0%) nets
[01/22 17:21:04    272s] 5120+		: 0 (0.0%) nets
[01/22 17:21:04    272s] no activity file in design. spp won't run.
[01/22 17:21:04    272s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/22 17:21:04    272s] Scan chains were not defined.
[01/22 17:21:04    272s] Processing tracks to init pin-track alignment.
[01/22 17:21:04    272s] z: 2, totalTracks: 1
[01/22 17:21:04    272s] z: 4, totalTracks: 1
[01/22 17:21:04    272s] z: 6, totalTracks: 1
[01/22 17:21:04    272s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:04    272s] All LLGs are deleted
[01/22 17:21:04    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:04    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:04    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1980.9M, EPOCH TIME: 1769082664.475084
[01/22 17:21:04    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.475410
[01/22 17:21:04    272s] #std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[01/22 17:21:04    272s] #ioInst=0 #net=27 #term=93 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[01/22 17:21:04    272s] stdCell: 23 single + 0 double + 0 multi
[01/22 17:21:04    272s] Total standard cell length = 0.1696 (mm), area = 0.0009 (mm^2)
[01/22 17:21:04    272s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1980.9M, EPOCH TIME: 1769082664.476458
[01/22 17:21:04    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:04    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:04    272s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1980.9M, EPOCH TIME: 1769082664.476612
[01/22 17:21:04    272s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:04    272s] Core basic site is tsm3site
[01/22 17:21:04    272s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1980.9M, EPOCH TIME: 1769082664.483872
[01/22 17:21:04    272s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:04    272s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/22 17:21:04    272s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.483962
[01/22 17:21:04    272s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:21:04    272s] SiteArray: use 8,192 bytes
[01/22 17:21:04    272s] SiteArray: current memory after site array memory allocation 1980.9M
[01/22 17:21:04    272s] SiteArray: FP blocked sites are writable
[01/22 17:21:04    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:04    272s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1980.9M, EPOCH TIME: 1769082664.484525
[01/22 17:21:04    272s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.484573
[01/22 17:21:04    272s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:21:04    272s] Atter site array init, number of instance map data is 0.
[01/22 17:21:04    272s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1980.9M, EPOCH TIME: 1769082664.485372
[01/22 17:21:04    272s] 
[01/22 17:21:04    272s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:04    272s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1980.9M, EPOCH TIME: 1769082664.485497
[01/22 17:21:04    272s] 
[01/22 17:21:04    272s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:04    272s] Average module density = 0.691.
[01/22 17:21:04    272s] Density for the design = 0.691.
[01/22 17:21:04    272s]        = stdcell_area 257 sites (855 um^2) / alloc_area 372 sites (1237 um^2).
[01/22 17:21:04    272s] Pin Density = 0.2500.
[01/22 17:21:04    272s]             = total # of pins 93 / total area 372.
[01/22 17:21:04    272s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1980.9M, EPOCH TIME: 1769082664.518737
[01/22 17:21:04    272s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.518802
[01/22 17:21:04    272s] OPERPROF: Starting pre-place ADS at level 1, MEM:1980.9M, EPOCH TIME: 1769082664.527450
[01/22 17:21:04    272s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1980.9M, EPOCH TIME: 1769082664.543567
[01/22 17:21:04    272s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1980.9M, EPOCH TIME: 1769082664.543652
[01/22 17:21:04    272s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.543694
[01/22 17:21:04    272s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1980.9M, EPOCH TIME: 1769082664.543728
[01/22 17:21:04    272s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1980.9M, EPOCH TIME: 1769082664.543761
[01/22 17:21:04    272s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.543800
[01/22 17:21:04    272s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1980.9M, EPOCH TIME: 1769082664.543833
[01/22 17:21:04    272s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.543864
[01/22 17:21:04    272s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.543895
[01/22 17:21:04    272s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1980.9M, EPOCH TIME: 1769082664.543929
[01/22 17:21:04    272s] Skip auto density screen due to aggressive settings.
[01/22 17:21:04    272s] res site 1.
[01/22 17:21:04    272s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.017, MEM:1980.9M, EPOCH TIME: 1769082664.544024
[01/22 17:21:04    272s] OPERPROF: Starting spMPad at level 1, MEM:1974.9M, EPOCH TIME: 1769082664.545103
[01/22 17:21:04    272s] OPERPROF:   Starting spContextMPad at level 2, MEM:1974.9M, EPOCH TIME: 1769082664.545875
[01/22 17:21:04    272s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1974.9M, EPOCH TIME: 1769082664.545922
[01/22 17:21:04    272s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1974.9M, EPOCH TIME: 1769082664.545957
[01/22 17:21:04    272s] Initial padding reaches pin density 0.444 for top
[01/22 17:21:04    272s] InitPadU 0.691 -> 0.820 for top
[01/22 17:21:04    272s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1974.9M, EPOCH TIME: 1769082664.615687
[01/22 17:21:04    272s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1974.9M, EPOCH TIME: 1769082664.615812
[01/22 17:21:04    272s] === lastAutoLevel = 4 
[01/22 17:21:04    272s] OPERPROF: Starting spInitNetWt at level 1, MEM:1974.9M, EPOCH TIME: 1769082664.646232
[01/22 17:21:04    272s] no activity file in design. spp won't run.
[01/22 17:21:04    272s] [spp] 0
[01/22 17:21:04    272s] [adp] 0:1:1:3
[01/22 17:21:04    272s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.011, MEM:1974.9M, EPOCH TIME: 1769082664.657420
[01/22 17:21:04    272s] Clock gating cells determined by native netlist tracing.
[01/22 17:21:04    272s] no activity file in design. spp won't run.
[01/22 17:21:04    272s] no activity file in design. spp won't run.
[01/22 17:21:04    272s] OPERPROF: Starting npMain at level 1, MEM:1974.9M, EPOCH TIME: 1769082664.680315
[01/22 17:21:05    272s] OPERPROF:   Starting npPlace at level 2, MEM:1974.9M, EPOCH TIME: 1769082665.780313
[01/22 17:21:05    272s] Iteration  1: Total net bbox = 5.564e+02 (2.83e+02 2.74e+02)
[01/22 17:21:05    272s]               Est.  stn bbox = 5.853e+02 (2.98e+02 2.88e+02)
[01/22 17:21:05    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1974.9M
[01/22 17:21:05    272s] Iteration  2: Total net bbox = 5.564e+02 (2.83e+02 2.74e+02)
[01/22 17:21:05    272s]               Est.  stn bbox = 5.853e+02 (2.98e+02 2.88e+02)
[01/22 17:21:05    272s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1974.9M
[01/22 17:21:05    272s] OPERPROF:     Starting InitSKP at level 3, MEM:1974.9M, EPOCH TIME: 1769082665.838623
[01/22 17:21:06    272s] 
[01/22 17:21:06    272s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:21:06    272s] TLC MultiMap info (StdDelay):
[01/22 17:21:06    272s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:21:06    272s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:21:06    272s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:21:06    272s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:21:06    272s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:21:06    272s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:21:06    272s]  Setting StdDelay to: 52.7ps
[01/22 17:21:06    272s] 
[01/22 17:21:06    272s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:21:07    272s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:02.0)***
[01/22 17:21:07    272s] OPERPROF:     Finished InitSKP at level 3, CPU:0.330, REAL:1.185, MEM:2001.0M, EPOCH TIME: 1769082667.023877
[01/22 17:21:07    273s] 
[01/22 17:21:07    273s] Active views After View pruning: 
[01/22 17:21:07    273s] fast_view
[01/22 17:21:07    273s] exp_mt_sequential is set from setPlaceMode option to 1
[01/22 17:21:07    273s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/22 17:21:07    273s] place_exp_mt_interval set to default 32
[01/22 17:21:07    273s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/22 17:21:07    273s] Iteration  3: Total net bbox = 5.191e+02 (2.57e+02 2.63e+02)
[01/22 17:21:07    273s]               Est.  stn bbox = 5.517e+02 (2.74e+02 2.77e+02)
[01/22 17:21:07    273s]               cpu = 0:00:00.4 real = 0:00:02.0 mem = 1984.0M
[01/22 17:21:07    273s] Iteration  4: Total net bbox = 5.596e+02 (2.73e+02 2.86e+02)
[01/22 17:21:07    273s]               Est.  stn bbox = 6.052e+02 (2.96e+02 3.09e+02)
[01/22 17:21:07    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.0M
[01/22 17:21:07    273s] Iteration  5: Total net bbox = 5.596e+02 (2.73e+02 2.86e+02)
[01/22 17:21:07    273s]               Est.  stn bbox = 6.052e+02 (2.96e+02 3.09e+02)
[01/22 17:21:07    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1984.0M
[01/22 17:21:07    273s] OPERPROF:   Finished npPlace at level 2, CPU:0.420, REAL:1.489, MEM:1984.0M, EPOCH TIME: 1769082667.269216
[01/22 17:21:07    273s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:2.594, MEM:1984.0M, EPOCH TIME: 1769082667.274140
[01/22 17:21:07    273s] [adp] clock
[01/22 17:21:07    273s] [adp] weight, nr nets, wire length
[01/22 17:21:07    273s] [adp]      0        2  99.936500
[01/22 17:21:07    273s] [adp] data
[01/22 17:21:07    273s] [adp] weight, nr nets, wire length
[01/22 17:21:07    273s] [adp]      0       25  541.576500
[01/22 17:21:07    273s] [adp] 0.000000|0.000000|0.000000
[01/22 17:21:07    273s] Iteration  6: Total net bbox = 6.415e+02 (3.47e+02 2.94e+02)
[01/22 17:21:07    273s]               Est.  stn bbox = 6.876e+02 (3.70e+02 3.17e+02)
[01/22 17:21:07    273s]               cpu = 0:00:00.4 real = 0:00:03.0 mem = 1984.0M
[01/22 17:21:07    273s] Clear WL Bound Manager after Global Placement... 
[01/22 17:21:07    273s] Finished Global Placement (cpu=0:00:00.4, real=0:00:03.0, mem=1984.0M)
[01/22 17:21:07    273s] Keep Tdgp Graph and DB for later use
[01/22 17:21:07    273s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[01/22 17:21:07    273s] Saved padding area to DB
[01/22 17:21:07    273s] All LLGs are deleted
[01/22 17:21:07    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1984.0M, EPOCH TIME: 1769082667.320698
[01/22 17:21:07    273s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1984.0M, EPOCH TIME: 1769082667.321986
[01/22 17:21:07    273s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[01/22 17:21:07    273s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:03.0
[01/22 17:21:07    273s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/22 17:21:07    273s] Type 'man IMPSP-9025' for more detail.
[01/22 17:21:07    273s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1984.0M, EPOCH TIME: 1769082667.334295
[01/22 17:21:07    273s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1984.0M, EPOCH TIME: 1769082667.334680
[01/22 17:21:07    273s] Processing tracks to init pin-track alignment.
[01/22 17:21:07    273s] z: 2, totalTracks: 1
[01/22 17:21:07    273s] z: 4, totalTracks: 1
[01/22 17:21:07    273s] z: 6, totalTracks: 1
[01/22 17:21:07    273s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:07    273s] All LLGs are deleted
[01/22 17:21:07    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1984.0M, EPOCH TIME: 1769082667.344176
[01/22 17:21:07    273s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1984.0M, EPOCH TIME: 1769082667.345413
[01/22 17:21:07    273s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1984.0M, EPOCH TIME: 1769082667.345684
[01/22 17:21:07    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:07    273s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1984.0M, EPOCH TIME: 1769082667.346116
[01/22 17:21:07    273s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:07    273s] Core basic site is tsm3site
[01/22 17:21:07    273s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1984.0M, EPOCH TIME: 1769082667.365444
[01/22 17:21:07    273s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:07    273s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:07    273s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.365586
[01/22 17:21:07    273s] Fast DP-INIT is on for default
[01/22 17:21:07    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:07    273s] Atter site array init, number of instance map data is 0.
[01/22 17:21:07    273s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.021, MEM:1984.0M, EPOCH TIME: 1769082667.367603
[01/22 17:21:07    273s] 
[01/22 17:21:07    273s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:07    273s] OPERPROF:       Starting CMU at level 4, MEM:1984.0M, EPOCH TIME: 1769082667.367763
[01/22 17:21:07    273s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.037, MEM:1984.0M, EPOCH TIME: 1769082667.405262
[01/22 17:21:07    273s] 
[01/22 17:21:07    273s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:07    273s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.060, MEM:1984.0M, EPOCH TIME: 1769082667.405592
[01/22 17:21:07    273s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1984.0M, EPOCH TIME: 1769082667.405770
[01/22 17:21:07    273s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.405950
[01/22 17:21:07    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1984.0MB).
[01/22 17:21:07    273s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.072, MEM:1984.0M, EPOCH TIME: 1769082667.406447
[01/22 17:21:07    273s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.097, MEM:1984.0M, EPOCH TIME: 1769082667.431014
[01/22 17:21:07    273s] TDRefine: refinePlace mode is spiral
[01/22 17:21:07    273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15263.1
[01/22 17:21:07    273s] OPERPROF: Starting RefinePlace at level 1, MEM:1984.0M, EPOCH TIME: 1769082667.448568
[01/22 17:21:07    273s] *** Starting refinePlace (0:04:33 mem=1984.0M) ***
[01/22 17:21:07    273s] Total net bbox length = 6.415e+02 (3.473e+02 2.942e+02) (ext = 2.686e+02)
[01/22 17:21:07    273s] 
[01/22 17:21:07    273s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:07    273s] # spcSbClkGt: 1
[01/22 17:21:07    273s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:07    273s] (I)      Default pattern map key = counter_default.
[01/22 17:21:07    273s] (I)      Default pattern map key = counter_default.
[01/22 17:21:07    273s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1984.0M, EPOCH TIME: 1769082667.564897
[01/22 17:21:07    273s] Starting refinePlace ...
[01/22 17:21:07    273s] (I)      Default pattern map key = counter_default.
[01/22 17:21:07    273s] (I)      Default pattern map key = counter_default.
[01/22 17:21:07    273s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1984.0M, EPOCH TIME: 1769082667.684500
[01/22 17:21:07    273s] DDP initSite1 nrRow 6 nrJob 6
[01/22 17:21:07    273s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1984.0M, EPOCH TIME: 1769082667.684558
[01/22 17:21:07    273s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.684595
[01/22 17:21:07    273s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1984.0M, EPOCH TIME: 1769082667.684629
[01/22 17:21:07    273s] DDP markSite nrRow 6 nrJob 6
[01/22 17:21:07    273s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.684664
[01/22 17:21:07    273s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.684695
[01/22 17:21:07    273s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/22 17:21:07    273s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1984.0M, EPOCH TIME: 1769082667.715565
[01/22 17:21:07    273s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1984.0M, EPOCH TIME: 1769082667.715753
[01/22 17:21:07    273s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1984.0M, EPOCH TIME: 1769082667.716034
[01/22 17:21:07    273s] ** Cut row section cpu time 0:00:00.0.
[01/22 17:21:07    273s]  ** Cut row section real time 0:00:00.0.
[01/22 17:21:07    273s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.001, MEM:1984.0M, EPOCH TIME: 1769082667.716300
[01/22 17:21:07    273s]   Spread Effort: high, standalone mode, useDDP on.
[01/22 17:21:07    273s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1984.0MB) @(0:04:33 - 0:04:33).
[01/22 17:21:07    273s] Move report: preRPlace moves 23 insts, mean move: 2.65 um, max move: 6.08 um 
[01/22 17:21:07    273s] 	Max move on inst (g182__5526): (30.79, 30.75) --> (32.34, 35.28)
[01/22 17:21:07    273s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X2
[01/22 17:21:07    273s] wireLenOptFixPriorityInst 0 inst fixed
[01/22 17:21:07    273s] Placement tweakage begins.
[01/22 17:21:07    273s] wire length = 7.820e+02
[01/22 17:21:07    273s] wire length = 7.210e+02
[01/22 17:21:07    273s] Placement tweakage ends.
[01/22 17:21:07    273s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:07    273s] 
[01/22 17:21:07    273s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:21:08    273s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/22 17:21:08    273s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:08    273s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:08    273s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2008.0MB) @(0:04:33 - 0:04:33).
[01/22 17:21:08    273s] Move report: Detail placement moves 23 insts, mean move: 2.65 um, max move: 6.08 um 
[01/22 17:21:08    273s] 	Max move on inst (g182__5526): (30.79, 30.75) --> (32.34, 35.28)
[01/22 17:21:08    273s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2008.0MB
[01/22 17:21:08    273s] Statistics of distance of Instance movement in refine placement:
[01/22 17:21:08    273s]   maximum (X+Y) =         6.08 um
[01/22 17:21:08    273s]   inst (g182__5526) with max move: (30.7865, 30.751) -> (32.34, 35.28)
[01/22 17:21:08    273s]   mean    (X+Y) =         2.65 um
[01/22 17:21:08    273s] Summary Report:
[01/22 17:21:08    273s] Instances move: 23 (out of 23 movable)
[01/22 17:21:08    273s] Instances flipped: 0
[01/22 17:21:08    273s] Mean displacement: 2.65 um
[01/22 17:21:08    273s] Max displacement: 6.08 um (Instance: g182__5526) (30.7865, 30.751) -> (32.34, 35.28)
[01/22 17:21:08    273s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X2
[01/22 17:21:08    273s] Total instances moved : 23
[01/22 17:21:08    273s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.481, MEM:2008.0M, EPOCH TIME: 1769082668.046298
[01/22 17:21:08    273s] Total net bbox length = 6.229e+02 (3.079e+02 3.150e+02) (ext = 2.346e+02)
[01/22 17:21:08    273s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2008.0MB
[01/22 17:21:08    273s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2008.0MB) @(0:04:33 - 0:04:33).
[01/22 17:21:08    273s] *** Finished refinePlace (0:04:33 mem=2008.0M) ***
[01/22 17:21:08    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15263.1
[01/22 17:21:08    273s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.598, MEM:2008.0M, EPOCH TIME: 1769082668.046542
[01/22 17:21:08    273s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2008.0M, EPOCH TIME: 1769082668.046581
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] All LLGs are deleted
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.0M, EPOCH TIME: 1769082668.047382
[01/22 17:21:08    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1769082668.047630
[01/22 17:21:08    273s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2008.0M, EPOCH TIME: 1769082668.048662
[01/22 17:21:08    273s] *** Finished Initial Placement (cpu=0:00:00.5, real=0:00:04.0, mem=2008.0M) ***
[01/22 17:21:08    273s] Processing tracks to init pin-track alignment.
[01/22 17:21:08    273s] z: 2, totalTracks: 1
[01/22 17:21:08    273s] z: 4, totalTracks: 1
[01/22 17:21:08    273s] z: 6, totalTracks: 1
[01/22 17:21:08    273s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:08    273s] All LLGs are deleted
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2008.0M, EPOCH TIME: 1769082668.059964
[01/22 17:21:08    273s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1769082668.060224
[01/22 17:21:08    273s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.0M, EPOCH TIME: 1769082668.060280
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2008.0M, EPOCH TIME: 1769082668.060395
[01/22 17:21:08    273s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:08    273s] Core basic site is tsm3site
[01/22 17:21:08    273s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2008.0M, EPOCH TIME: 1769082668.067329
[01/22 17:21:08    273s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:08    273s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:08    273s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1769082668.067418
[01/22 17:21:08    273s] Fast DP-INIT is on for default
[01/22 17:21:08    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:08    273s] Atter site array init, number of instance map data is 0.
[01/22 17:21:08    273s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2008.0M, EPOCH TIME: 1769082668.068604
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:08    273s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2008.0M, EPOCH TIME: 1769082668.068714
[01/22 17:21:08    273s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2008.0M, EPOCH TIME: 1769082668.068764
[01/22 17:21:08    273s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2008.0M, EPOCH TIME: 1769082668.075346
[01/22 17:21:08    273s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1769082668.075395
[01/22 17:21:08    273s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/22 17:21:08    273s] Density distribution unevenness ratio = 0.000%
[01/22 17:21:08    273s] Density distribution unevenness ratio (U70) = 0.000%
[01/22 17:21:08    273s] Density distribution unevenness ratio (U80) = 0.000%
[01/22 17:21:08    273s] Density distribution unevenness ratio (U90) = 0.000%
[01/22 17:21:08    273s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.007, MEM:2008.0M, EPOCH TIME: 1769082668.075450
[01/22 17:21:08    273s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2008.0M, EPOCH TIME: 1769082668.075496
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] All LLGs are deleted
[01/22 17:21:08    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:08    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.0M, EPOCH TIME: 1769082668.076093
[01/22 17:21:08    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1769082668.076344
[01/22 17:21:08    273s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2008.0M, EPOCH TIME: 1769082668.077034
[01/22 17:21:08    273s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] *** Start incrementalPlace ***
[01/22 17:21:08    273s] User Input Parameters:
[01/22 17:21:08    273s] - Congestion Driven    : On
[01/22 17:21:08    273s] - Timing Driven        : On
[01/22 17:21:08    273s] - Area-Violation Based : On
[01/22 17:21:08    273s] - Start Rollback Level : -5
[01/22 17:21:08    273s] - Legalized            : On
[01/22 17:21:08    273s] - Window Based         : Off
[01/22 17:21:08    273s] - eDen incr mode       : Off
[01/22 17:21:08    273s] - Small incr mode      : Off
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] SKP will enable view:
[01/22 17:21:08    273s]   fast_view
[01/22 17:21:08    273s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2010.0M, EPOCH TIME: 1769082668.224055
[01/22 17:21:08    273s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.067, MEM:2010.0M, EPOCH TIME: 1769082668.291086
[01/22 17:21:08    273s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2010.0M, EPOCH TIME: 1769082668.291403
[01/22 17:21:08    273s] Starting Early Global Route congestion estimation: mem = 2010.0M
[01/22 17:21:08    273s] (I)      ==================== Layers =====================
[01/22 17:21:08    273s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:08    273s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:21:08    273s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:08    273s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[01/22 17:21:08    273s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[01/22 17:21:08    273s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[01/22 17:21:08    273s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[01/22 17:21:08    273s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[01/22 17:21:08    273s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:21:08    273s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:08    273s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:21:08    273s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:08    273s] (I)      Started Import and model ( Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      Default pattern map key = counter_default.
[01/22 17:21:08    273s] (I)      == Non-default Options ==
[01/22 17:21:08    273s] (I)      Maximum routing layer                              : 6
[01/22 17:21:08    273s] (I)      Number of threads                                  : 1
[01/22 17:21:08    273s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:21:08    273s] (I)      Method to set GCell size                           : row
[01/22 17:21:08    273s] (I)      Counted 107 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:21:08    273s] (I)      Use row-based GCell size
[01/22 17:21:08    273s] (I)      Use row-based GCell align
[01/22 17:21:08    273s] (I)      layer 0 area = 0
[01/22 17:21:08    273s] (I)      layer 1 area = 0
[01/22 17:21:08    273s] (I)      layer 2 area = 0
[01/22 17:21:08    273s] (I)      layer 3 area = 0
[01/22 17:21:08    273s] (I)      layer 4 area = 0
[01/22 17:21:08    273s] (I)      layer 5 area = 0
[01/22 17:21:08    273s] (I)      GCell unit size   : 10080
[01/22 17:21:08    273s] (I)      GCell multiplier  : 1
[01/22 17:21:08    273s] (I)      GCell row height  : 10080
[01/22 17:21:08    273s] (I)      Actual row height : 10080
[01/22 17:21:08    273s] (I)      GCell align ref   : 21120 20160
[01/22 17:21:08    273s] [NR-eGR] Track table information for default rule: 
[01/22 17:21:08    273s] [NR-eGR] Metal1 has single uniform track structure
[01/22 17:21:08    273s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:21:08    273s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:21:08    273s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:21:08    273s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:21:08    273s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:21:08    273s] (I)      ================ Default via ================
[01/22 17:21:08    273s] (I)      +---+------------------+--------------------+
[01/22 17:21:08    273s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[01/22 17:21:08    273s] (I)      +---+------------------+--------------------+
[01/22 17:21:08    273s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[01/22 17:21:08    273s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[01/22 17:21:08    273s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[01/22 17:21:08    273s] (I)      | 4 |    4  via4       |   32  V45_1x2_VH_N |
[01/22 17:21:08    273s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[01/22 17:21:08    273s] (I)      +---+------------------+--------------------+
[01/22 17:21:08    273s] [NR-eGR] Read 150 PG shapes
[01/22 17:21:08    273s] [NR-eGR] Read 0 clock shapes
[01/22 17:21:08    273s] [NR-eGR] Read 0 other shapes
[01/22 17:21:08    273s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:21:08    273s] [NR-eGR] #Instance Blockages : 0
[01/22 17:21:08    273s] [NR-eGR] #PG Blockages       : 150
[01/22 17:21:08    273s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:21:08    273s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:21:08    273s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:21:08    273s] [NR-eGR] #Other Blockages    : 0
[01/22 17:21:08    273s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:21:08    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:21:08    273s] [NR-eGR] Read 27 nets ( ignored 0 )
[01/22 17:21:08    273s] (I)      early_global_route_priority property id does not exist.
[01/22 17:21:08    273s] (I)      Read Num Blocks=150  Num Prerouted Wires=0  Num CS=0
[01/22 17:21:08    273s] (I)      Layer 1 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:08    273s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[01/22 17:21:08    273s] (I)      Layer 3 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:08    273s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:21:08    273s] (I)      Layer 5 (V) : #blockages 26 : #preroutes 0
[01/22 17:21:08    273s] (I)      Number of ignored nets                =      0
[01/22 17:21:08    273s] (I)      Number of connected nets              =      0
[01/22 17:21:08    273s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/22 17:21:08    273s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:21:08    273s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:21:08    273s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:21:08    273s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/22 17:21:08    273s] (I)      Ndr track 0 does not exist
[01/22 17:21:08    273s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:21:08    273s] (I)      Routing area        : (0, 0) - (124080, 100800)
[01/22 17:21:08    273s] (I)      Core area           : (21120, 20160) - (102960, 80640)
[01/22 17:21:08    273s] (I)      Site width          :  1320  (dbu)
[01/22 17:21:08    273s] (I)      Row height          : 10080  (dbu)
[01/22 17:21:08    273s] (I)      GCell row height    : 10080  (dbu)
[01/22 17:21:08    273s] (I)      GCell width         : 10080  (dbu)
[01/22 17:21:08    273s] (I)      GCell height        : 10080  (dbu)
[01/22 17:21:08    273s] (I)      Grid                :    13    10     6
[01/22 17:21:08    273s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/22 17:21:08    273s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[01/22 17:21:08    273s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[01/22 17:21:08    273s] (I)      Default wire width  :   460   560   560   560   560   880
[01/22 17:21:08    273s] (I)      Default wire space  :   460   560   560   560   560   920
[01/22 17:21:08    273s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[01/22 17:21:08    273s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[01/22 17:21:08    273s] (I)      First track coord   :   560   660   560   660   560  1980
[01/22 17:21:08    273s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[01/22 17:21:08    273s] (I)      Total num of tracks :    90    94    90    94    90    62
[01/22 17:21:08    273s] (I)      Num of masks        :     1     1     1     1     1     1
[01/22 17:21:08    273s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/22 17:21:08    273s] (I)      --------------------------------------------------------
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] [NR-eGR] ============ Routing rule table ============
[01/22 17:21:08    273s] [NR-eGR] Rule id: 0  Nets: 27
[01/22 17:21:08    273s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:21:08    273s] (I)                    Layer     2     3     4     5     6 
[01/22 17:21:08    273s] (I)                    Pitch  1320  1120  1320  1120  1980 
[01/22 17:21:08    273s] (I)             #Used tracks     1     1     1     1     1 
[01/22 17:21:08    273s] (I)       #Fully used tracks     1     1     1     1     1 
[01/22 17:21:08    273s] [NR-eGR] ========================================
[01/22 17:21:08    273s] [NR-eGR] 
[01/22 17:21:08    273s] (I)      =============== Blocked Tracks ===============
[01/22 17:21:08    273s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:08    273s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:21:08    273s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:08    273s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:21:08    273s] (I)      |     2 |     940 |      112 |        11.91% |
[01/22 17:21:08    273s] (I)      |     3 |    1170 |       44 |         3.76% |
[01/22 17:21:08    273s] (I)      |     4 |     940 |      112 |        11.91% |
[01/22 17:21:08    273s] (I)      |     5 |    1170 |      236 |        20.17% |
[01/22 17:21:08    273s] (I)      |     6 |     620 |      120 |        19.35% |
[01/22 17:21:08    273s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:08    273s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.18 sec, Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      Reset routing kernel
[01/22 17:21:08    273s] (I)      Started Global Routing ( Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[01/22 17:21:08    273s] (I)      total 2D Cap : 4376 = (2084 H, 2292 V)
[01/22 17:21:08    273s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1a Route ============
[01/22 17:21:08    273s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1b Route ============
[01/22 17:21:08    273s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:08    273s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:08    273s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:21:08    273s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1c Route ============
[01/22 17:21:08    273s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1d Route ============
[01/22 17:21:08    273s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1e Route ============
[01/22 17:21:08    273s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:08    273s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] (I)      ============  Phase 1l Route ============
[01/22 17:21:08    273s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:21:08    273s] (I)      Layer  2:        808        95         0           0         893    ( 0.00%) 
[01/22 17:21:08    273s] (I)      Layer  3:       1052        66         0           0        1080    ( 0.00%) 
[01/22 17:21:08    273s] (I)      Layer  4:        808        11         0           0         893    ( 0.00%) 
[01/22 17:21:08    273s] (I)      Layer  5:        870         3         0           0        1080    ( 0.00%) 
[01/22 17:21:08    273s] (I)      Layer  6:        453         0         0           0         596    ( 0.00%) 
[01/22 17:21:08    273s] (I)      Total:          3991       175         0           0        4541    ( 0.00%) 
[01/22 17:21:08    273s] (I)      
[01/22 17:21:08    273s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:21:08    273s] [NR-eGR]                        OverCon            
[01/22 17:21:08    273s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:21:08    273s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:21:08    273s] [NR-eGR] ----------------------------------------------
[01/22 17:21:08    273s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR] ----------------------------------------------
[01/22 17:21:08    273s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:21:08    273s] [NR-eGR] 
[01/22 17:21:08    273s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      total 2D Cap : 4404 = (2096 H, 2308 V)
[01/22 17:21:08    273s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:21:08    273s] Early Global Route congestion estimation runtime: 0.30 seconds, mem = 2010.0M
[01/22 17:21:08    273s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.301, MEM:2010.0M, EPOCH TIME: 1769082668.592782
[01/22 17:21:08    273s] OPERPROF: Starting HotSpotCal at level 1, MEM:2010.0M, EPOCH TIME: 1769082668.592820
[01/22 17:21:08    273s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:08    273s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:21:08    273s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:08    273s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:21:08    273s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:08    273s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:21:08    273s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:21:08    273s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.013, MEM:2010.0M, EPOCH TIME: 1769082668.605643
[01/22 17:21:08    273s] Skipped repairing congestion.
[01/22 17:21:08    273s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2010.0M, EPOCH TIME: 1769082668.606438
[01/22 17:21:08    273s] Starting Early Global Route wiring: mem = 2010.0M
[01/22 17:21:08    273s] (I)      ============= Track Assignment ============
[01/22 17:21:08    273s] (I)      Started Track Assignment (1T) ( Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[01/22 17:21:08    273s] (I)      Run Multi-thread track assignment
[01/22 17:21:08    273s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] (I)      Started Export ( Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] [NR-eGR]                 Length (um)  Vias 
[01/22 17:21:08    273s] [NR-eGR] ----------------------------------
[01/22 17:21:08    273s] [NR-eGR]  Metal1  (1H)             0    83 
[01/22 17:21:08    273s] [NR-eGR]  Metal2  (2V)           307   118 
[01/22 17:21:08    273s] [NR-eGR]  Metal3  (3H)           329     6 
[01/22 17:21:08    273s] [NR-eGR]  Metal4  (4V)            54     2 
[01/22 17:21:08    273s] [NR-eGR]  Metal5  (5H)            14     2 
[01/22 17:21:08    273s] [NR-eGR]  Metal6  (6V)             1     0 
[01/22 17:21:08    273s] [NR-eGR] ----------------------------------
[01/22 17:21:08    273s] [NR-eGR]          Total          704   211 
[01/22 17:21:08    273s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:08    273s] [NR-eGR] Total half perimeter of net bounding box: 623um
[01/22 17:21:08    273s] [NR-eGR] Total length: 704um, number of vias: 211
[01/22 17:21:08    273s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:08    273s] [NR-eGR] Total eGR-routed clock nets wire length: 122um, number of vias: 32
[01/22 17:21:08    273s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:08    273s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 2009.98 MB )
[01/22 17:21:08    273s] Early Global Route wiring runtime: 0.07 seconds, mem = 2010.0M
[01/22 17:21:08    273s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.074, MEM:2010.0M, EPOCH TIME: 1769082668.680552
[01/22 17:21:08    273s] 0 delay mode for cte disabled.
[01/22 17:21:08    273s] SKP cleared!
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[01/22 17:21:08    273s] Tdgp not successfully inited but do clear! skip clearing
[01/22 17:21:08    273s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 7, mem = 2010.0M **
[01/22 17:21:08    273s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/22 17:21:08    273s] VSMManager cleared!
[01/22 17:21:08    273s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.3/0:00:07.2 (0.2), totSession cpu/real = 0:04:33.3/0:34:47.1 (0.1), mem = 2010.0M
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] =============================================================================================
[01/22 17:21:08    273s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.15-s110_1
[01/22 17:21:08    273s] =============================================================================================
[01/22 17:21:08    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:08    273s] ---------------------------------------------------------------------------------------------
[01/22 17:21:08    273s] [ CellServerInit         ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    0.3
[01/22 17:21:08    273s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:08    273s] [ TimingUpdate           ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.3
[01/22 17:21:08    273s] [ MISC                   ]          0:00:06.9  (  95.6 % )     0:00:06.9 /  0:00:01.2    0.2
[01/22 17:21:08    273s] ---------------------------------------------------------------------------------------------
[01/22 17:21:08    273s]  GlobalPlace #1 TOTAL               0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:01.3    0.2
[01/22 17:21:08    273s] ---------------------------------------------------------------------------------------------
[01/22 17:21:08    273s] 
[01/22 17:21:08    273s] Enable CTE adjustment.
[01/22 17:21:08    273s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1255.3M, totSessionCpu=0:04:33 **
[01/22 17:21:08    273s] GigaOpt running with 1 threads.
[01/22 17:21:08    273s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:33.3/0:34:47.2 (0.1), mem = 2010.0M
[01/22 17:21:08    273s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/22 17:21:09    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.0M, EPOCH TIME: 1769082669.080408
[01/22 17:21:09    273s] Processing tracks to init pin-track alignment.
[01/22 17:21:09    273s] z: 2, totalTracks: 1
[01/22 17:21:09    273s] z: 4, totalTracks: 1
[01/22 17:21:09    273s] z: 6, totalTracks: 1
[01/22 17:21:09    273s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:09    273s] All LLGs are deleted
[01/22 17:21:09    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.0M, EPOCH TIME: 1769082669.082919
[01/22 17:21:09    273s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1769082669.083191
[01/22 17:21:09    273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2010.0M, EPOCH TIME: 1769082669.083247
[01/22 17:21:09    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2010.0M, EPOCH TIME: 1769082669.083380
[01/22 17:21:09    273s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:09    273s] Core basic site is tsm3site
[01/22 17:21:09    273s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2010.0M, EPOCH TIME: 1769082669.090523
[01/22 17:21:09    273s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:09    273s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:09    273s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1769082669.090613
[01/22 17:21:09    273s] Fast DP-INIT is on for default
[01/22 17:21:09    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:09    273s] Atter site array init, number of instance map data is 0.
[01/22 17:21:09    273s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2010.0M, EPOCH TIME: 1769082669.091802
[01/22 17:21:09    273s] 
[01/22 17:21:09    273s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:09    273s] OPERPROF:     Starting CMU at level 3, MEM:2010.0M, EPOCH TIME: 1769082669.091902
[01/22 17:21:09    273s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1769082669.092146
[01/22 17:21:09    273s] 
[01/22 17:21:09    273s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:09    273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2010.0M, EPOCH TIME: 1769082669.092202
[01/22 17:21:09    273s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2010.0M, EPOCH TIME: 1769082669.092238
[01/22 17:21:09    273s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2010.0M, EPOCH TIME: 1769082669.092280
[01/22 17:21:09    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2010.0MB).
[01/22 17:21:09    273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2010.0M, EPOCH TIME: 1769082669.092363
[01/22 17:21:09    273s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2010.0M, EPOCH TIME: 1769082669.092481
[01/22 17:21:09    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:09    273s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2010.0M, EPOCH TIME: 1769082669.093750
[01/22 17:21:09    273s] 
[01/22 17:21:09    273s] Trim Metal Layers:
[01/22 17:21:09    273s] LayerId::1 widthSet size::1
[01/22 17:21:09    273s] LayerId::2 widthSet size::1
[01/22 17:21:09    273s] LayerId::3 widthSet size::1
[01/22 17:21:09    273s] LayerId::4 widthSet size::1
[01/22 17:21:09    273s] LayerId::5 widthSet size::1
[01/22 17:21:09    273s] LayerId::6 widthSet size::1
[01/22 17:21:09    273s] Updating RC grid for preRoute extraction ...
[01/22 17:21:09    273s] eee: pegSigSF::1.070000
[01/22 17:21:09    273s] Initializing multi-corner resistance tables ...
[01/22 17:21:09    273s] eee: l::1 avDens::0.040862 usedTrk::7.355159 availTrk::180.000000 sigTrk::7.355159
[01/22 17:21:09    273s] eee: l::2 avDens::0.079663 usedTrk::6.083333 availTrk::76.363636 sigTrk::6.083333
[01/22 17:21:09    273s] eee: l::3 avDens::0.036267 usedTrk::6.527976 availTrk::180.000000 sigTrk::6.527976
[01/22 17:21:09    273s] eee: l::4 avDens::0.006984 usedTrk::1.066667 availTrk::152.727273 sigTrk::1.066667
[01/22 17:21:09    273s] eee: l::5 avDens::0.025020 usedTrk::4.503571 availTrk::180.000000 sigTrk::4.503571
[01/22 17:21:09    273s] eee: l::6 avDens::0.032941 usedTrk::3.353968 availTrk::101.818182 sigTrk::3.353968
[01/22 17:21:09    273s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:09    273s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.096875 aWlH=0.000000 lMod=0 pMax=0.815900 pMod=83 wcR=0.566400 newSi=0.001600 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:21:09    273s] 
[01/22 17:21:09    273s] Creating Lib Analyzer ...
[01/22 17:21:09    273s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:09    273s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:09    273s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:09    273s] 
[01/22 17:21:09    273s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:10    274s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:34 mem=2010.0M
[01/22 17:21:10    274s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:34 mem=2010.0M
[01/22 17:21:10    274s] Creating Lib Analyzer, finished. 
[01/22 17:21:10    274s] AAE DB initialization (MEM=2009.98 CPU=0:00:00.1 REAL=0:00:00.0) 
[01/22 17:21:10    274s] #optDebug: fT-S <1 2 3 1 0>
[01/22 17:21:10    274s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/22 17:21:10    274s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/22 17:21:10    274s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1209.1M, totSessionCpu=0:04:34 **
[01/22 17:21:11    274s] *** optDesign -preCTS ***
[01/22 17:21:11    274s] DRC Margin: user margin 0.0; extra margin 0.2
[01/22 17:21:11    274s] Setup Target Slack: user slack 0; extra slack 0.0
[01/22 17:21:11    274s] Hold Target Slack: user slack 0
[01/22 17:21:11    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1964.0M, EPOCH TIME: 1769082671.077253
[01/22 17:21:11    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:11    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1964.0M, EPOCH TIME: 1769082671.085530
[01/22 17:21:11    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:21:11    274s] Deleting Lib Analyzer.
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Deleting Cell Server End ...
[01/22 17:21:11    274s] Multi-VT timing optimization disabled based on library information.
[01/22 17:21:11    274s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:21:11    274s] Summary for sequential cells identification: 
[01/22 17:21:11    274s]   Identified SBFF number: 116
[01/22 17:21:11    274s]   Identified MBFF number: 0
[01/22 17:21:11    274s]   Identified SB Latch number: 0
[01/22 17:21:11    274s]   Identified MB Latch number: 0
[01/22 17:21:11    274s]   Not identified SBFF number: 24
[01/22 17:21:11    274s]   Not identified MBFF number: 0
[01/22 17:21:11    274s]   Not identified SB Latch number: 0
[01/22 17:21:11    274s]   Not identified MB Latch number: 0
[01/22 17:21:11    274s]   Number of sequential cells which are not FFs: 38
[01/22 17:21:11    274s]  Visiting view : fast_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : slow_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : typ_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : fast_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : slow_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : typ_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:21:11    274s] TLC MultiMap info (StdDelay):
[01/22 17:21:11    274s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:21:11    274s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:21:11    274s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:21:11    274s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:21:11    274s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:21:11    274s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:21:11    274s]  Setting StdDelay to: 52.7ps
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Deleting Cell Server End ...
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] Creating Lib Analyzer ...
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:21:11    274s] Summary for sequential cells identification: 
[01/22 17:21:11    274s]   Identified SBFF number: 116
[01/22 17:21:11    274s]   Identified MBFF number: 0
[01/22 17:21:11    274s]   Identified SB Latch number: 0
[01/22 17:21:11    274s]   Identified MB Latch number: 0
[01/22 17:21:11    274s]   Not identified SBFF number: 24
[01/22 17:21:11    274s]   Not identified MBFF number: 0
[01/22 17:21:11    274s]   Not identified SB Latch number: 0
[01/22 17:21:11    274s]   Not identified MB Latch number: 0
[01/22 17:21:11    274s]   Number of sequential cells which are not FFs: 38
[01/22 17:21:11    274s]  Visiting view : fast_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : slow_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : typ_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : fast_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : slow_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:21:11    274s]  Visiting view : typ_view
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:21:11    274s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:21:11    274s] TLC MultiMap info (StdDelay):
[01/22 17:21:11    274s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:21:11    274s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:21:11    274s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:21:11    274s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:21:11    274s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:21:11    274s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:21:11    274s]  Setting StdDelay to: 52.7ps
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:21:11    274s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:11    274s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:11    274s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:11    274s] 
[01/22 17:21:11    274s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:11    274s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=1964.0M
[01/22 17:21:11    274s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=1964.0M
[01/22 17:21:11    274s] Creating Lib Analyzer, finished. 
[01/22 17:21:11    274s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1964.0M, EPOCH TIME: 1769082671.811092
[01/22 17:21:11    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] All LLGs are deleted
[01/22 17:21:11    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:11    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1964.0M, EPOCH TIME: 1769082671.811164
[01/22 17:21:11    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1964.0M, EPOCH TIME: 1769082671.811212
[01/22 17:21:11    274s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1962.0M, EPOCH TIME: 1769082671.811396
[01/22 17:21:11    274s] {MMLU 0 0 34}
[01/22 17:21:11    274s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1962.0M
[01/22 17:21:11    274s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1962.0M
[01/22 17:21:11    275s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      ==================== Layers =====================
[01/22 17:21:11    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:11    275s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:21:11    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:11    275s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[01/22 17:21:11    275s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[01/22 17:21:11    275s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[01/22 17:21:11    275s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[01/22 17:21:11    275s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[01/22 17:21:11    275s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:21:11    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:11    275s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:21:11    275s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:11    275s] (I)      Started Import and model ( Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      Default pattern map key = counter_default.
[01/22 17:21:11    275s] (I)      Number of ignored instance 0
[01/22 17:21:11    275s] (I)      Number of inbound cells 0
[01/22 17:21:11    275s] (I)      Number of opened ILM blockages 0
[01/22 17:21:11    275s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/22 17:21:11    275s] (I)      numMoveCells=23, numMacros=0  numPads=10  numMultiRowHeightInsts=0
[01/22 17:21:11    275s] (I)      cell height: 10080, count: 23
[01/22 17:21:11    275s] (I)      Number of nets = 27 ( 7 ignored )
[01/22 17:21:11    275s] (I)      Read rows... (mem=1962.0M)
[01/22 17:21:11    275s] (I)      Done Read rows (cpu=0.000s, mem=1962.0M)
[01/22 17:21:11    275s] (I)      Identified Clock instances: Flop 9, Clock buffer/inverter 0, Gate 0, Logic 1
[01/22 17:21:11    275s] (I)      Read module constraints... (mem=1962.0M)
[01/22 17:21:11    275s] (I)      Done Read module constraints (cpu=0.000s, mem=1962.0M)
[01/22 17:21:11    275s] (I)      == Non-default Options ==
[01/22 17:21:11    275s] (I)      Maximum routing layer                              : 6
[01/22 17:21:11    275s] (I)      Buffering-aware routing                            : true
[01/22 17:21:11    275s] (I)      Spread congestion away from blockages              : true
[01/22 17:21:11    275s] (I)      Number of threads                                  : 1
[01/22 17:21:11    275s] (I)      Overflow penalty cost                              : 10
[01/22 17:21:11    275s] (I)      Punch through distance                             : 970.070000
[01/22 17:21:11    275s] (I)      Source-to-sink ratio                               : 0.300000
[01/22 17:21:11    275s] (I)      Method to set GCell size                           : row
[01/22 17:21:11    275s] (I)      Counted 107 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:21:11    275s] (I)      Use row-based GCell size
[01/22 17:21:11    275s] (I)      Use row-based GCell align
[01/22 17:21:11    275s] (I)      layer 0 area = 0
[01/22 17:21:11    275s] (I)      layer 1 area = 0
[01/22 17:21:11    275s] (I)      layer 2 area = 0
[01/22 17:21:11    275s] (I)      layer 3 area = 0
[01/22 17:21:11    275s] (I)      layer 4 area = 0
[01/22 17:21:11    275s] (I)      layer 5 area = 0
[01/22 17:21:11    275s] (I)      GCell unit size   : 10080
[01/22 17:21:11    275s] (I)      GCell multiplier  : 1
[01/22 17:21:11    275s] (I)      GCell row height  : 10080
[01/22 17:21:11    275s] (I)      Actual row height : 10080
[01/22 17:21:11    275s] (I)      GCell align ref   : 21120 20160
[01/22 17:21:11    275s] [NR-eGR] Track table information for default rule: 
[01/22 17:21:11    275s] [NR-eGR] Metal1 has single uniform track structure
[01/22 17:21:11    275s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:21:11    275s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:21:11    275s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:21:11    275s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:21:11    275s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:21:11    275s] (I)      ================ Default via ================
[01/22 17:21:11    275s] (I)      +---+------------------+--------------------+
[01/22 17:21:11    275s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[01/22 17:21:11    275s] (I)      +---+------------------+--------------------+
[01/22 17:21:11    275s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[01/22 17:21:11    275s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[01/22 17:21:11    275s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[01/22 17:21:11    275s] (I)      | 4 |    4  via4       |   32  V45_1x2_VH_N |
[01/22 17:21:11    275s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[01/22 17:21:11    275s] (I)      +---+------------------+--------------------+
[01/22 17:21:11    275s] [NR-eGR] Read 150 PG shapes
[01/22 17:21:11    275s] [NR-eGR] Read 0 clock shapes
[01/22 17:21:11    275s] [NR-eGR] Read 0 other shapes
[01/22 17:21:11    275s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:21:11    275s] [NR-eGR] #Instance Blockages : 0
[01/22 17:21:11    275s] [NR-eGR] #PG Blockages       : 150
[01/22 17:21:11    275s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:21:11    275s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:21:11    275s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:21:11    275s] [NR-eGR] #Other Blockages    : 0
[01/22 17:21:11    275s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:21:11    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:21:11    275s] [NR-eGR] Read 27 nets ( ignored 0 )
[01/22 17:21:11    275s] (I)      early_global_route_priority property id does not exist.
[01/22 17:21:11    275s] (I)      Read Num Blocks=150  Num Prerouted Wires=0  Num CS=0
[01/22 17:21:11    275s] (I)      Layer 1 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:11    275s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[01/22 17:21:11    275s] (I)      Layer 3 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:11    275s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:21:11    275s] (I)      Layer 5 (V) : #blockages 26 : #preroutes 0
[01/22 17:21:11    275s] (I)      Number of ignored nets                =      0
[01/22 17:21:11    275s] (I)      Number of connected nets              =      0
[01/22 17:21:11    275s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/22 17:21:11    275s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:21:11    275s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:21:11    275s] (I)      Constructing bin map
[01/22 17:21:11    275s] (I)      Initialize bin information with width=20160 height=20160
[01/22 17:21:11    275s] (I)      Done constructing bin map
[01/22 17:21:11    275s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/22 17:21:11    275s] (I)      Ndr track 0 does not exist
[01/22 17:21:11    275s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:21:11    275s] (I)      Routing area        : (0, 0) - (124080, 100800)
[01/22 17:21:11    275s] (I)      Core area           : (21120, 20160) - (102960, 80640)
[01/22 17:21:11    275s] (I)      Site width          :  1320  (dbu)
[01/22 17:21:11    275s] (I)      Row height          : 10080  (dbu)
[01/22 17:21:11    275s] (I)      GCell row height    : 10080  (dbu)
[01/22 17:21:11    275s] (I)      GCell width         : 10080  (dbu)
[01/22 17:21:11    275s] (I)      GCell height        : 10080  (dbu)
[01/22 17:21:11    275s] (I)      Grid                :    13    10     6
[01/22 17:21:11    275s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/22 17:21:11    275s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[01/22 17:21:11    275s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[01/22 17:21:11    275s] (I)      Default wire width  :   460   560   560   560   560   880
[01/22 17:21:11    275s] (I)      Default wire space  :   460   560   560   560   560   920
[01/22 17:21:11    275s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[01/22 17:21:11    275s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[01/22 17:21:11    275s] (I)      First track coord   :   560   660   560   660   560  1980
[01/22 17:21:11    275s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[01/22 17:21:11    275s] (I)      Total num of tracks :    90    94    90    94    90    62
[01/22 17:21:11    275s] (I)      Num of masks        :     1     1     1     1     1     1
[01/22 17:21:11    275s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/22 17:21:11    275s] (I)      --------------------------------------------------------
[01/22 17:21:11    275s] 
[01/22 17:21:11    275s] [NR-eGR] ============ Routing rule table ============
[01/22 17:21:11    275s] [NR-eGR] Rule id: 0  Nets: 27
[01/22 17:21:11    275s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:21:11    275s] (I)                    Layer     2     3     4     5     6 
[01/22 17:21:11    275s] (I)                    Pitch  1320  1120  1320  1120  1980 
[01/22 17:21:11    275s] (I)             #Used tracks     1     1     1     1     1 
[01/22 17:21:11    275s] (I)       #Fully used tracks     1     1     1     1     1 
[01/22 17:21:11    275s] [NR-eGR] ========================================
[01/22 17:21:11    275s] [NR-eGR] 
[01/22 17:21:11    275s] (I)      =============== Blocked Tracks ===============
[01/22 17:21:11    275s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:11    275s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:21:11    275s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:11    275s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:21:11    275s] (I)      |     2 |     940 |      112 |        11.91% |
[01/22 17:21:11    275s] (I)      |     3 |    1170 |       44 |         3.76% |
[01/22 17:21:11    275s] (I)      |     4 |     940 |      112 |        11.91% |
[01/22 17:21:11    275s] (I)      |     5 |    1170 |      236 |        20.17% |
[01/22 17:21:11    275s] (I)      |     6 |     620 |      120 |        19.35% |
[01/22 17:21:11    275s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:11    275s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      Reset routing kernel
[01/22 17:21:11    275s] (I)      Started Global Routing ( Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[01/22 17:21:11    275s] (I)      total 2D Cap : 4376 = (2084 H, 2292 V)
[01/22 17:21:11    275s] (I)      #blocked areas for congestion spreading : 0
[01/22 17:21:11    275s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1a Route ============
[01/22 17:21:11    275s] (I)      Usage: 135 = (70 H, 65 V) = (3.36% H, 2.84% V) = (3.528e+02um H, 3.276e+02um V)
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1b Route ============
[01/22 17:21:11    275s] (I)      Usage: 135 = (70 H, 65 V) = (3.36% H, 2.84% V) = (3.528e+02um H, 3.276e+02um V)
[01/22 17:21:11    275s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:11    275s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:21:11    275s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1c Route ============
[01/22 17:21:11    275s] (I)      Usage: 135 = (70 H, 65 V) = (3.36% H, 2.84% V) = (3.528e+02um H, 3.276e+02um V)
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1d Route ============
[01/22 17:21:11    275s] (I)      Usage: 135 = (70 H, 65 V) = (3.36% H, 2.84% V) = (3.528e+02um H, 3.276e+02um V)
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1e Route ============
[01/22 17:21:11    275s] (I)      Usage: 135 = (70 H, 65 V) = (3.36% H, 2.84% V) = (3.528e+02um H, 3.276e+02um V)
[01/22 17:21:11    275s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] (I)      ============  Phase 1l Route ============
[01/22 17:21:11    275s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:21:11    275s] (I)      Layer  2:        808        96         0           0         893    ( 0.00%) 
[01/22 17:21:11    275s] (I)      Layer  3:       1052        70         0           0        1080    ( 0.00%) 
[01/22 17:21:11    275s] (I)      Layer  4:        808         9         0           0         893    ( 0.00%) 
[01/22 17:21:11    275s] (I)      Layer  5:        870         0         0           0        1080    ( 0.00%) 
[01/22 17:21:11    275s] (I)      Layer  6:        453         0         0           0         596    ( 0.00%) 
[01/22 17:21:11    275s] (I)      Total:          3991       175         0           0        4541    ( 0.00%) 
[01/22 17:21:11    275s] (I)      
[01/22 17:21:11    275s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:21:11    275s] [NR-eGR]                        OverCon            
[01/22 17:21:11    275s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:21:11    275s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:21:11    275s] [NR-eGR] ----------------------------------------------
[01/22 17:21:11    275s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR] ----------------------------------------------
[01/22 17:21:11    275s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:21:11    275s] [NR-eGR] 
[01/22 17:21:11    275s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      total 2D Cap : 4404 = (2096 H, 2308 V)
[01/22 17:21:11    275s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:21:11    275s] (I)      ============= Track Assignment ============
[01/22 17:21:11    275s] (I)      Started Track Assignment (1T) ( Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[01/22 17:21:11    275s] (I)      Run Multi-thread track assignment
[01/22 17:21:11    275s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      Started Export ( Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] [NR-eGR]                 Length (um)  Vias 
[01/22 17:21:11    275s] [NR-eGR] ----------------------------------
[01/22 17:21:11    275s] [NR-eGR]  Metal1  (1H)             0    83 
[01/22 17:21:11    275s] [NR-eGR]  Metal2  (2V)           314   119 
[01/22 17:21:11    275s] [NR-eGR]  Metal3  (3H)           346     4 
[01/22 17:21:11    275s] [NR-eGR]  Metal4  (4V)            44     2 
[01/22 17:21:11    275s] [NR-eGR]  Metal5  (5H)             1     0 
[01/22 17:21:11    275s] [NR-eGR]  Metal6  (6V)             0     0 
[01/22 17:21:11    275s] [NR-eGR] ----------------------------------
[01/22 17:21:11    275s] [NR-eGR]          Total          704   208 
[01/22 17:21:11    275s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:11    275s] [NR-eGR] Total half perimeter of net bounding box: 623um
[01/22 17:21:11    275s] [NR-eGR] Total length: 704um, number of vias: 208
[01/22 17:21:11    275s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:11    275s] [NR-eGR] Total eGR-routed clock nets wire length: 124um, number of vias: 33
[01/22 17:21:11    275s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:11    275s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.05 sec, Curr Mem: 1961.98 MB )
[01/22 17:21:11    275s] (I)      ===================================== Runtime Summary ======================================
[01/22 17:21:11    275s] (I)       Step                                             %     Start    Finish      Real       CPU 
[01/22 17:21:11    275s] (I)      --------------------------------------------------------------------------------------------
[01/22 17:21:11    275s] (I)       Early Global Route kernel                  100.00%  3.55 sec  3.60 sec  0.05 sec  0.02 sec 
[01/22 17:21:11    275s] (I)       +-Import and model                          39.56%  3.55 sec  3.57 sec  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | +-Create place DB                          2.78%  3.55 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Import place data                      2.38%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read instances and placement         0.50%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read nets                            0.24%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Create route DB                         11.05%  3.56 sec  3.56 sec  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | | +-Import route data (1T)                 9.87%  3.56 sec  3.56 sec  0.00 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read blockages ( Layer 2-6 )         2.81%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read routing blockages             0.01%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read instance blockages            0.06%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read PG blockages                  0.16%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read clock blockages               0.06%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read other blockages               0.08%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read halo blockages                0.01%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Read boundary cut boxes            0.01%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read blackboxes                      0.06%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read prerouted                       0.13%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read unlegalized nets                0.01%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Read nets                            0.19%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Set up via pillars                   0.01%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Initialize 3D grid graph             0.02%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Model blockage capacity              0.70%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Initialize 3D capacity             0.34%  3.56 sec  3.56 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Read aux data                           20.79%  3.56 sec  3.57 sec  0.01 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Others data preparation                  0.11%  3.57 sec  3.57 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Create route kernel                      3.01%  3.57 sec  3.57 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Global Routing                            42.51%  3.57 sec  3.60 sec  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | +-Initialization                           0.06%  3.57 sec  3.57 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Net group 1                             41.26%  3.57 sec  3.59 sec  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | | +-Generate topology                     22.99%  3.57 sec  3.59 sec  0.01 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1a                               1.33%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Pattern routing (1T)                 0.89%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Add via demand to 2D                 0.02%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1b                               0.11%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1c                               0.03%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1d                               0.03%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1e                               0.46%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | +-Route legalization                   0.19%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | | | +-Legalize Reach Aware Violations    0.01%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Phase 1l                              14.60%  3.59 sec  3.59 sec  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | | | +-Layer assignment (1T)               14.39%  3.59 sec  3.59 sec  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)       | +-Clean cong LA                            0.00%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Export 3D cong map                         0.32%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Export 2D cong map                       0.08%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Extract Global 3D Wires                    0.02%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Track Assignment (1T)                      1.59%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Initialization                           0.06%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Track Assignment Kernel                  0.98%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Free Memory                              0.00%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Export                                     3.45%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Export DB wires                          0.53%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Export all nets                        0.14%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | | +-Set wire vias                          0.03%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Report wirelength                        2.09%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Update net boxes                         0.09%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       | +-Update timing                            0.01%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)       +-Postprocess design                         0.19%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)      ====================== Summary by functions ======================
[01/22 17:21:11    275s] (I)       Lv  Step                                   %      Real       CPU 
[01/22 17:21:11    275s] (I)      ------------------------------------------------------------------
[01/22 17:21:11    275s] (I)        0  Early Global Route kernel        100.00%  0.05 sec  0.02 sec 
[01/22 17:21:11    275s] (I)        1  Global Routing                    42.51%  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        1  Import and model                  39.56%  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        1  Export                             3.45%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        1  Track Assignment (1T)              1.59%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        1  Export 3D cong map                 0.32%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        1  Postprocess design                 0.19%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        1  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Net group 1                       41.26%  0.02 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        2  Read aux data                     20.79%  0.01 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Create route DB                   11.05%  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        2  Create route kernel                3.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Create place DB                    2.78%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Report wirelength                  2.09%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Track Assignment Kernel            0.98%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Export DB wires                    0.53%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Initialization                     0.12%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Others data preparation            0.11%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Update net boxes                   0.09%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Generate topology                 22.99%  0.01 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1l                          14.60%  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        3  Import route data (1T)             9.87%  0.00 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        3  Import place data                  2.38%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1a                           1.33%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1e                           0.46%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Export all nets                    0.14%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1b                           0.11%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1c                           0.03%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        3  Phase 1d                           0.03%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Layer assignment (1T)             14.39%  0.01 sec  0.01 sec 
[01/22 17:21:11    275s] (I)        4  Read blockages ( Layer 2-6 )       2.81%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Pattern routing (1T)               0.89%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Model blockage capacity            0.70%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Read instances and placement       0.50%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Read nets                          0.44%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Route legalization                 0.19%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Read prerouted                     0.13%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Read blackboxes                    0.06%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Add via demand to 2D               0.02%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Initialize 3D capacity             0.34%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read PG blockages                  0.16%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read other blockages               0.08%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/22 17:21:11    275s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[01/22 17:21:12    275s] Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
[01/22 17:21:12    275s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:21:12    275s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:21:12    275s] PreRoute RC Extraction called for design counter.
[01/22 17:21:12    275s] RC Extraction called in multi-corner(1) mode.
[01/22 17:21:12    275s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:21:12    275s] Type 'man IMPEXT-6197' for more detail.
[01/22 17:21:12    275s] RCMode: PreRoute
[01/22 17:21:12    275s]       RC Corner Indexes            0   
[01/22 17:21:12    275s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:21:12    275s] Resistance Scaling Factor    : 1.00000 
[01/22 17:21:12    275s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:21:12    275s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:21:12    275s] Shrink Factor                : 1.00000
[01/22 17:21:12    275s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:21:12    275s] 
[01/22 17:21:12    275s] Trim Metal Layers:
[01/22 17:21:12    275s] LayerId::1 widthSet size::1
[01/22 17:21:12    275s] LayerId::2 widthSet size::1
[01/22 17:21:12    275s] LayerId::3 widthSet size::1
[01/22 17:21:12    275s] LayerId::4 widthSet size::1
[01/22 17:21:12    275s] LayerId::5 widthSet size::1
[01/22 17:21:12    275s] LayerId::6 widthSet size::1
[01/22 17:21:12    275s] Updating RC grid for preRoute extraction ...
[01/22 17:21:12    275s] eee: pegSigSF::1.070000
[01/22 17:21:12    275s] Initializing multi-corner resistance tables ...
[01/22 17:21:12    275s] eee: l::1 avDens::0.040862 usedTrk::7.355159 availTrk::180.000000 sigTrk::7.355159
[01/22 17:21:12    275s] eee: l::2 avDens::0.081700 usedTrk::6.238889 availTrk::76.363636 sigTrk::6.238889
[01/22 17:21:12    275s] eee: l::3 avDens::0.038085 usedTrk::6.855357 availTrk::180.000000 sigTrk::6.855357
[01/22 17:21:12    275s] eee: l::4 avDens::0.005675 usedTrk::0.866667 availTrk::152.727273 sigTrk::0.866667
[01/22 17:21:12    275s] eee: l::5 avDens::0.023565 usedTrk::4.241667 availTrk::180.000000 sigTrk::4.241667
[01/22 17:21:12    275s] eee: l::6 avDens::0.032832 usedTrk::3.342857 availTrk::101.818182 sigTrk::3.342857
[01/22 17:21:12    275s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:12    275s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.062957 aWlH=0.000000 lMod=0 pMax=0.812900 pMod=83 wcR=0.566400 newSi=0.001600 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:21:12    275s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1961.980M)
[01/22 17:21:12    275s] All LLGs are deleted
[01/22 17:21:12    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1962.0M, EPOCH TIME: 1769082672.126010
[01/22 17:21:12    275s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1962.0M, EPOCH TIME: 1769082672.126278
[01/22 17:21:12    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1962.0M, EPOCH TIME: 1769082672.126333
[01/22 17:21:12    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1962.0M, EPOCH TIME: 1769082672.126466
[01/22 17:21:12    275s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:12    275s] Core basic site is tsm3site
[01/22 17:21:12    275s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1962.0M, EPOCH TIME: 1769082672.133441
[01/22 17:21:12    275s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:12    275s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:12    275s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1962.0M, EPOCH TIME: 1769082672.133526
[01/22 17:21:12    275s] Fast DP-INIT is on for default
[01/22 17:21:12    275s] Atter site array init, number of instance map data is 0.
[01/22 17:21:12    275s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1962.0M, EPOCH TIME: 1769082672.134687
[01/22 17:21:12    275s] 
[01/22 17:21:12    275s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:12    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1962.0M, EPOCH TIME: 1769082672.134787
[01/22 17:21:12    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:12    275s] Starting delay calculation for Setup views
[01/22 17:21:12    275s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:21:12    275s] #################################################################################
[01/22 17:21:12    275s] # Design Stage: PreRoute
[01/22 17:21:12    275s] # Design Name: counter
[01/22 17:21:12    275s] # Design Mode: 90nm
[01/22 17:21:12    275s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:21:12    275s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:21:12    275s] # Signoff Settings: SI Off 
[01/22 17:21:12    275s] #################################################################################
[01/22 17:21:12    275s] Calculate delays in BcWc mode...
[01/22 17:21:12    275s] Calculate delays in BcWc mode...
[01/22 17:21:12    275s] Calculate delays in BcWc mode...
[01/22 17:21:12    275s] Topological Sorting (REAL = 0:00:00.0, MEM = 1975.8M, InitMEM = 1975.8M)
[01/22 17:21:12    275s] Start delay calculation (fullDC) (1 T). (MEM=1975.8)
[01/22 17:21:12    275s] Start AAE Lib Loading. (MEM=1985.6)
[01/22 17:21:12    275s] End AAE Lib Loading. (MEM=2004.68 CPU=0:00:00.0 Real=0:00:00.0)
[01/22 17:21:12    275s] End AAE Lib Interpolated Model. (MEM=2004.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:13    275s] Total number of fetched objects 34
[01/22 17:21:13    275s] Total number of fetched objects 34
[01/22 17:21:13    275s] Total number of fetched objects 34
[01/22 17:21:13    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:13    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:13    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:13    275s] End delay calculation. (MEM=2064.48 CPU=0:00:00.1 REAL=0:00:01.0)
[01/22 17:21:13    275s] End delay calculation (fullDC). (MEM=2027.86 CPU=0:00:00.2 REAL=0:00:01.0)
[01/22 17:21:13    275s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2027.9M) ***
[01/22 17:21:14    275s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:02.0 totSessionCpu=0:04:35 mem=2027.9M)
[01/22 17:21:14    275s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 fast_view slow_view typ_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.603  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   27    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (9)       |   -0.100   |      1 (9)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.1M, EPOCH TIME: 1769082674.679290
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:14    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2043.1M, EPOCH TIME: 1769082674.687138
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] Density: 69.086%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:06, mem = 1264.0M, totSessionCpu=0:04:35 **
[01/22 17:21:14    275s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:05.8 (0.4), totSession cpu/real = 0:04:35.4/0:34:53.0 (0.1), mem = 2001.1M
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s] =============================================================================================
[01/22 17:21:14    275s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.15-s110_1
[01/22 17:21:14    275s] =============================================================================================
[01/22 17:21:14    275s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:14    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:14    275s] [ ViewPruning            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:14    275s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:02.6 /  0:00:00.3    0.1
[01/22 17:21:14    275s] [ DrvReport              ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.0    0.1
[01/22 17:21:14    275s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[01/22 17:21:14    275s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  27.0 % )     0:00:01.6 /  0:00:01.3    0.9
[01/22 17:21:14    275s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:14    275s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:14    275s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.5
[01/22 17:21:14    275s] [ ExtractRC              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.3
[01/22 17:21:14    275s] [ TimingUpdate           ]      1   0:00:00.2  (   3.8 % )     0:00:02.0 /  0:00:00.3    0.1
[01/22 17:21:14    275s] [ FullDelayCalc          ]      1   0:00:01.8  (  30.4 % )     0:00:01.8 /  0:00:00.2    0.1
[01/22 17:21:14    275s] [ TimingReport           ]      1   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.0    0.0
[01/22 17:21:14    275s] [ MISC                   ]          0:00:01.5  (  25.3 % )     0:00:01.5 /  0:00:00.4    0.3
[01/22 17:21:14    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:14    275s]  InitOpt #1 TOTAL                   0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:02.1    0.4
[01/22 17:21:14    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/22 17:21:14    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:14    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:35 mem=2001.1M
[01/22 17:21:14    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.1M, EPOCH TIME: 1769082674.744816
[01/22 17:21:14    275s] Processing tracks to init pin-track alignment.
[01/22 17:21:14    275s] z: 2, totalTracks: 1
[01/22 17:21:14    275s] z: 4, totalTracks: 1
[01/22 17:21:14    275s] z: 6, totalTracks: 1
[01/22 17:21:14    275s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:14    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.1M, EPOCH TIME: 1769082674.753925
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:14    275s] OPERPROF:     Starting CMU at level 3, MEM:2001.1M, EPOCH TIME: 1769082674.769635
[01/22 17:21:14    275s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2001.1M, EPOCH TIME: 1769082674.769889
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:14    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2001.1M, EPOCH TIME: 1769082674.769943
[01/22 17:21:14    275s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.1M, EPOCH TIME: 1769082674.769978
[01/22 17:21:14    275s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.1M, EPOCH TIME: 1769082674.770016
[01/22 17:21:14    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.1MB).
[01/22 17:21:14    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2001.1M, EPOCH TIME: 1769082674.770089
[01/22 17:21:14    275s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:14    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=2001.1M
[01/22 17:21:14    275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.1M, EPOCH TIME: 1769082674.785399
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2001.1M, EPOCH TIME: 1769082674.786728
[01/22 17:21:14    275s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:14    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:14    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:35 mem=2001.1M
[01/22 17:21:14    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.1M, EPOCH TIME: 1769082674.787046
[01/22 17:21:14    275s] Processing tracks to init pin-track alignment.
[01/22 17:21:14    275s] z: 2, totalTracks: 1
[01/22 17:21:14    275s] z: 4, totalTracks: 1
[01/22 17:21:14    275s] z: 6, totalTracks: 1
[01/22 17:21:14    275s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:14    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.1M, EPOCH TIME: 1769082674.789146
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:14    275s] OPERPROF:     Starting CMU at level 3, MEM:2001.1M, EPOCH TIME: 1769082674.796879
[01/22 17:21:14    275s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2001.1M, EPOCH TIME: 1769082674.797133
[01/22 17:21:14    275s] 
[01/22 17:21:14    275s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:14    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2001.1M, EPOCH TIME: 1769082674.797189
[01/22 17:21:14    275s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.1M, EPOCH TIME: 1769082674.797224
[01/22 17:21:14    275s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.1M, EPOCH TIME: 1769082674.797259
[01/22 17:21:14    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.1MB).
[01/22 17:21:14    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2001.1M, EPOCH TIME: 1769082674.797329
[01/22 17:21:14    275s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:14    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:35 mem=2001.1M
[01/22 17:21:14    275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.1M, EPOCH TIME: 1769082674.797468
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:14    275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2001.1M, EPOCH TIME: 1769082674.798743
[01/22 17:21:14    275s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:14    275s] *** Starting optimizing excluded clock nets MEM= 2001.1M) ***
[01/22 17:21:14    275s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2001.1M) ***
[01/22 17:21:14    275s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/22 17:21:14    275s] Begin: GigaOpt Route Type Constraints Refinement
[01/22 17:21:14    275s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:35.5/0:34:53.2 (0.1), mem = 2001.1M
[01/22 17:21:14    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.1
[01/22 17:21:14    275s] ### Creating RouteCongInterface, started
[01/22 17:21:14    275s] #optDebug: Start CG creation (mem=2001.1M)
[01/22 17:21:14    275s]  ...initializing CG  maxDriveDist 561.027500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 56.102500 
[01/22 17:21:15    275s] (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgPrt (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgEgp (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgPbk (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgNrb(cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgObs (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgCon (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s]  ...processing cgPdm (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2110.5M)
[01/22 17:21:15    275s] 
[01/22 17:21:15    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[01/22 17:21:15    275s] 
[01/22 17:21:15    275s] #optDebug: {0, 1.000}
[01/22 17:21:15    275s] ### Creating RouteCongInterface, finished
[01/22 17:21:15    275s] Updated routing constraints on 0 nets.
[01/22 17:21:15    275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.1
[01/22 17:21:15    275s] Bottom Preferred Layer:
[01/22 17:21:15    275s]     None
[01/22 17:21:15    275s] Via Pillar Rule:
[01/22 17:21:15    275s]     None
[01/22 17:21:15    275s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.3 (0.2), totSession cpu/real = 0:04:35.5/0:34:53.5 (0.1), mem = 2110.5M
[01/22 17:21:15    275s] 
[01/22 17:21:15    275s] =============================================================================================
[01/22 17:21:15    275s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.15-s110_1
[01/22 17:21:15    275s] =============================================================================================
[01/22 17:21:15    275s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:15    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:15    275s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  66.3 % )     0:00:00.2 /  0:00:00.0    0.3
[01/22 17:21:15    275s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:21:15    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:15    275s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.0    0.2
[01/22 17:21:15    275s] ---------------------------------------------------------------------------------------------
[01/22 17:21:15    275s] 
[01/22 17:21:15    275s] End: GigaOpt Route Type Constraints Refinement
[01/22 17:21:15    275s] The useful skew maximum allowed delay is: 0.3
[01/22 17:21:16    275s] Deleting Lib Analyzer.
[01/22 17:21:16    275s] 
[01/22 17:21:16    275s] Optimization is working on the following views:
[01/22 17:21:16    275s]   Setup views: fast_view 
[01/22 17:21:16    275s]   Hold  views: fast_view 
[01/22 17:21:16    275s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:21:16    275s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:35.7/0:34:54.4 (0.1), mem = 2126.5M
[01/22 17:21:16    275s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:16    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=2126.5M
[01/22 17:21:16    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=2126.5M
[01/22 17:21:16    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.2
[01/22 17:21:16    275s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:16    275s] ### Creating PhyDesignMc. totSessionCpu=0:04:36 mem=2126.5M
[01/22 17:21:16    275s] OPERPROF: Starting DPlace-Init at level 1, MEM:2126.5M, EPOCH TIME: 1769082676.348721
[01/22 17:21:16    275s] Processing tracks to init pin-track alignment.
[01/22 17:21:16    275s] z: 2, totalTracks: 1
[01/22 17:21:16    275s] z: 4, totalTracks: 1
[01/22 17:21:16    275s] z: 6, totalTracks: 1
[01/22 17:21:16    275s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:16    275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2126.5M, EPOCH TIME: 1769082676.358109
[01/22 17:21:16    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:16    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:16    275s] 
[01/22 17:21:16    275s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:16    275s] OPERPROF:     Starting CMU at level 3, MEM:2126.5M, EPOCH TIME: 1769082676.389379
[01/22 17:21:16    275s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2126.5M, EPOCH TIME: 1769082676.390013
[01/22 17:21:16    275s] 
[01/22 17:21:16    275s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:16    275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2126.5M, EPOCH TIME: 1769082676.390137
[01/22 17:21:16    275s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2126.5M, EPOCH TIME: 1769082676.390216
[01/22 17:21:16    275s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2126.5M, EPOCH TIME: 1769082676.390292
[01/22 17:21:16    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2126.5MB).
[01/22 17:21:16    275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2126.5M, EPOCH TIME: 1769082676.390440
[01/22 17:21:16    275s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:16    275s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:36 mem=2126.5M
[01/22 17:21:16    275s] 
[01/22 17:21:16    275s] Footprint cell information for calculating maxBufDist
[01/22 17:21:16    275s] *info: There are 17 candidate Buffer cells
[01/22 17:21:16    275s] *info: There are 14 candidate Inverter cells
[01/22 17:21:16    275s] 
[01/22 17:21:16    275s] #optDebug: Start CG creation (mem=2126.5M)
[01/22 17:21:16    275s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[01/22 17:21:16    276s] (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgPrt (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgEgp (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgPbk (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgNrb(cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgObs (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgCon (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s]  ...processing cgPdm (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2137.4M)
[01/22 17:21:16    276s] ### Creating RouteCongInterface, started
[01/22 17:21:16    276s] 
[01/22 17:21:16    276s] Creating Lib Analyzer ...
[01/22 17:21:16    276s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:16    276s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:16    276s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:16    276s] 
[01/22 17:21:16    276s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:17    276s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:36 mem=2137.4M
[01/22 17:21:17    276s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:36 mem=2137.4M
[01/22 17:21:17    276s] Creating Lib Analyzer, finished. 
[01/22 17:21:17    276s] 
[01/22 17:21:17    276s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[01/22 17:21:17    276s] 
[01/22 17:21:17    276s] #optDebug: {0, 1.000}
[01/22 17:21:17    276s] ### Creating RouteCongInterface, finished
[01/22 17:21:17    276s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:17    276s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.5M, EPOCH TIME: 1769082677.600719
[01/22 17:21:17    276s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.027, MEM:2156.5M, EPOCH TIME: 1769082677.627714
[01/22 17:21:17    276s] 
[01/22 17:21:17    276s] Netlist preparation processing... 
[01/22 17:21:17    276s] Removed 0 instance
[01/22 17:21:17    276s] *info: Marking 0 isolation instances dont touch
[01/22 17:21:17    276s] *info: Marking 0 level shifter instances dont touch
[01/22 17:21:17    276s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2175.6M, EPOCH TIME: 1769082677.970990
[01/22 17:21:17    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:17    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:17    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:17    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:17    276s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2076.6M, EPOCH TIME: 1769082677.973312
[01/22 17:21:17    276s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:18    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.2
[01/22 17:21:18    276s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.9/0:00:01.9 (0.5), totSession cpu/real = 0:04:36.6/0:34:56.3 (0.1), mem = 2076.6M
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s] =============================================================================================
[01/22 17:21:18    276s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.15-s110_1
[01/22 17:21:18    276s] =============================================================================================
[01/22 17:21:18    276s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:18    276s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    276s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  21.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:18    276s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:18    276s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.0    0.2
[01/22 17:21:18    276s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:21:18    276s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:18    276s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  17.2 % )     0:00:00.3 /  0:00:00.2    0.7
[01/22 17:21:18    276s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:21:18    276s] [ IncrDelayCalc          ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:21:18    276s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:18    276s] [ MISC                   ]          0:00:00.8  (  42.4 % )     0:00:00.8 /  0:00:00.2    0.3
[01/22 17:21:18    276s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    276s]  SimplifyNetlist #1 TOTAL           0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:00.9    0.5
[01/22 17:21:18    276s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s] Deleting Lib Analyzer.
[01/22 17:21:18    276s] Begin: GigaOpt high fanout net optimization
[01/22 17:21:18    276s] GigaOpt HFN: use maxLocalDensity 1.2
[01/22 17:21:18    276s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/22 17:21:18    276s] *** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:36.7/0:34:56.5 (0.1), mem = 2076.6M
[01/22 17:21:18    276s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:18    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.3
[01/22 17:21:18    276s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:18    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2076.6M
[01/22 17:21:18    276s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:21:18    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2076.6M, EPOCH TIME: 1769082678.209037
[01/22 17:21:18    276s] Processing tracks to init pin-track alignment.
[01/22 17:21:18    276s] z: 2, totalTracks: 1
[01/22 17:21:18    276s] z: 4, totalTracks: 1
[01/22 17:21:18    276s] z: 6, totalTracks: 1
[01/22 17:21:18    276s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:18    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.6M, EPOCH TIME: 1769082678.218353
[01/22 17:21:18    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:18    276s] OPERPROF:     Starting CMU at level 3, MEM:2076.6M, EPOCH TIME: 1769082678.237258
[01/22 17:21:18    276s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2076.6M, EPOCH TIME: 1769082678.237679
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:18    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2076.6M, EPOCH TIME: 1769082678.237771
[01/22 17:21:18    276s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2076.6M, EPOCH TIME: 1769082678.237829
[01/22 17:21:18    276s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2076.6M, EPOCH TIME: 1769082678.237888
[01/22 17:21:18    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2076.6MB).
[01/22 17:21:18    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:2076.6M, EPOCH TIME: 1769082678.238007
[01/22 17:21:18    276s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:18    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2076.6M
[01/22 17:21:18    276s] ### Creating RouteCongInterface, started
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s] Creating Lib Analyzer ...
[01/22 17:21:18    276s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:18    276s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:18    276s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:18    276s] 
[01/22 17:21:18    276s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:18    277s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:37 mem=2076.6M
[01/22 17:21:18    277s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:37 mem=2076.6M
[01/22 17:21:18    277s] Creating Lib Analyzer, finished. 
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] #optDebug: {0, 1.000}
[01/22 17:21:18    277s] ### Creating RouteCongInterface, finished
[01/22 17:21:18    277s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:18    277s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:18    277s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %, Total-len 704.29, Stn-len 0
[01/22 17:21:18    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2095.8M, EPOCH TIME: 1769082678.829409
[01/22 17:21:18    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2076.8M, EPOCH TIME: 1769082678.835663
[01/22 17:21:18    277s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:18    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.3
[01/22 17:21:18    277s] *** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (0.9), totSession cpu/real = 0:04:37.2/0:34:57.1 (0.1), mem = 2076.8M
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] =============================================================================================
[01/22 17:21:18    277s]  Step TAT Report : DrvOpt #1 / place_opt_design #2                              21.15-s110_1
[01/22 17:21:18    277s] =============================================================================================
[01/22 17:21:18    277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:18    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    277s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  62.8 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:18    277s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:18    277s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/22 17:21:18    277s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:18    277s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:18    277s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:18    277s] [ MISC                   ]          0:00:00.2  (  31.0 % )     0:00:00.2 /  0:00:00.1    0.7
[01/22 17:21:18    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    277s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    0.9
[01/22 17:21:18    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/22 17:21:18    277s] End: GigaOpt high fanout net optimization
[01/22 17:21:18    277s] Begin: GigaOpt DRV Optimization
[01/22 17:21:18    277s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/22 17:21:18    277s] *** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:37.2/0:34:57.1 (0.1), mem = 2076.8M
[01/22 17:21:18    277s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:18    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.4
[01/22 17:21:18    277s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:18    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2076.8M
[01/22 17:21:18    277s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:21:18    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2076.8M, EPOCH TIME: 1769082678.848618
[01/22 17:21:18    277s] Processing tracks to init pin-track alignment.
[01/22 17:21:18    277s] z: 2, totalTracks: 1
[01/22 17:21:18    277s] z: 4, totalTracks: 1
[01/22 17:21:18    277s] z: 6, totalTracks: 1
[01/22 17:21:18    277s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:18    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.8M, EPOCH TIME: 1769082678.850939
[01/22 17:21:18    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:18    277s] OPERPROF:     Starting CMU at level 3, MEM:2076.8M, EPOCH TIME: 1769082678.859051
[01/22 17:21:18    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2076.8M, EPOCH TIME: 1769082678.859329
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:18    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2076.8M, EPOCH TIME: 1769082678.859396
[01/22 17:21:18    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2076.8M, EPOCH TIME: 1769082678.859432
[01/22 17:21:18    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2076.8M, EPOCH TIME: 1769082678.859468
[01/22 17:21:18    277s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2076.8MB).
[01/22 17:21:18    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2076.8M, EPOCH TIME: 1769082678.859539
[01/22 17:21:18    277s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:18    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2076.8M
[01/22 17:21:18    277s] ### Creating RouteCongInterface, started
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[01/22 17:21:18    277s] 
[01/22 17:21:18    277s] #optDebug: {0, 1.000}
[01/22 17:21:18    277s] ### Creating RouteCongInterface, finished
[01/22 17:21:18    277s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:18    277s] [GPS-DRV] Optimizer parameters ============================= 
[01/22 17:21:18    277s] [GPS-DRV] maxDensity (design): 0.95
[01/22 17:21:18    277s] [GPS-DRV] maxLocalDensity: 1.2
[01/22 17:21:18    277s] [GPS-DRV] All active and enabled setup views
[01/22 17:21:18    277s] [GPS-DRV]     fast_view
[01/22 17:21:18    277s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/22 17:21:18    277s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/22 17:21:18    277s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/22 17:21:18    277s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/22 17:21:18    277s] [GPS-DRV] timing-driven DRV settings
[01/22 17:21:18    277s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/22 17:21:18    277s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2134.0M, EPOCH TIME: 1769082678.971326
[01/22 17:21:18    277s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2134.0M, EPOCH TIME: 1769082678.971384
[01/22 17:21:18    277s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:18    277s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/22 17:21:18    277s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:18    277s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/22 17:21:18    277s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:19    277s] Info: violation cost 7.885624 (cap = 0.000000, tran = 7.885624, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:19    277s] |     1|     9|    -0.14|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.09%|          |         |
[01/22 17:21:19    277s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:19    277s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       1| 69.35%| 0:00:00.0|  2170.1M|
[01/22 17:21:19    277s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:19    277s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%| 0:00:00.0|  2170.1M|
[01/22 17:21:19    277s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:19    277s] Bottom Preferred Layer:
[01/22 17:21:19    277s]     None
[01/22 17:21:19    277s] Via Pillar Rule:
[01/22 17:21:19    277s]     None
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2170.1M) ***
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %, Total-len 704.29, Stn-len 0
[01/22 17:21:19    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.0M, EPOCH TIME: 1769082679.381389
[01/22 17:21:19    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:19    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:19    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:19    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:19    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2090.0M, EPOCH TIME: 1769082679.383028
[01/22 17:21:19    277s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:19    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.4
[01/22 17:21:19    277s] *** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:04:37.4/0:34:57.6 (0.1), mem = 2090.0M
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] =============================================================================================
[01/22 17:21:19    277s]  Step TAT Report : DrvOpt #2 / place_opt_design #2                              21.15-s110_1
[01/22 17:21:19    277s] =============================================================================================
[01/22 17:21:19    277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:19    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:19    277s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.8
[01/22 17:21:19    277s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ OptimizationStep       ]      1   0:00:00.0  (   2.8 % )     0:00:00.4 /  0:00:00.1    0.2
[01/22 17:21:19    277s] [ OptSingleIteration     ]      1   0:00:00.0  (   6.0 % )     0:00:00.4 /  0:00:00.1    0.2
[01/22 17:21:19    277s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ OptEval                ]      1   0:00:00.2  (  33.4 % )     0:00:00.2 /  0:00:00.0    0.1
[01/22 17:21:19    277s] [ OptCommit              ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.7
[01/22 17:21:19    277s] [ IncrDelayCalc          ]      3   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    0.8
[01/22 17:21:19    277s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:19    277s] [ MISC                   ]          0:00:00.1  (  27.3 % )     0:00:00.1 /  0:00:00.1    0.8
[01/22 17:21:19    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:19    277s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.4
[01/22 17:21:19    277s] ---------------------------------------------------------------------------------------------
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] End: GigaOpt DRV Optimization
[01/22 17:21:19    277s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/22 17:21:19    277s] **optDesign ... cpu = 0:00:04, real = 0:00:11, mem = 1329.6M, totSessionCpu=0:04:37 **
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] Active setup views:
[01/22 17:21:19    277s]  fast_view
[01/22 17:21:19    277s]   Dominating endpoints: 0
[01/22 17:21:19    277s]   Dominating TNS: -0.000
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:21:19    277s] Deleting Lib Analyzer.
[01/22 17:21:19    277s] Begin: GigaOpt Global Optimization
[01/22 17:21:19    277s] *info: use new DP (enabled)
[01/22 17:21:19    277s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/22 17:21:19    277s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:19    277s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:37.5/0:34:57.7 (0.1), mem = 2128.2M
[01/22 17:21:19    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.5
[01/22 17:21:19    277s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:19    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2128.2M
[01/22 17:21:19    277s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:21:19    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.2M, EPOCH TIME: 1769082679.423046
[01/22 17:21:19    277s] Processing tracks to init pin-track alignment.
[01/22 17:21:19    277s] z: 2, totalTracks: 1
[01/22 17:21:19    277s] z: 4, totalTracks: 1
[01/22 17:21:19    277s] z: 6, totalTracks: 1
[01/22 17:21:19    277s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:19    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2128.2M, EPOCH TIME: 1769082679.425437
[01/22 17:21:19    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:19    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:19    277s] OPERPROF:     Starting CMU at level 3, MEM:2128.2M, EPOCH TIME: 1769082679.433291
[01/22 17:21:19    277s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1769082679.433566
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:19    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2128.2M, EPOCH TIME: 1769082679.433623
[01/22 17:21:19    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2128.2M, EPOCH TIME: 1769082679.433658
[01/22 17:21:19    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.2M, EPOCH TIME: 1769082679.433694
[01/22 17:21:19    277s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.2MB).
[01/22 17:21:19    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2128.2M, EPOCH TIME: 1769082679.433764
[01/22 17:21:19    277s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:19    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2128.2M
[01/22 17:21:19    277s] ### Creating RouteCongInterface, started
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] Creating Lib Analyzer ...
[01/22 17:21:19    277s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:19    277s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:19    277s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:19    277s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:38 mem=2128.2M
[01/22 17:21:19    277s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:38 mem=2128.2M
[01/22 17:21:19    277s] Creating Lib Analyzer, finished. 
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[01/22 17:21:19    277s] 
[01/22 17:21:19    277s] #optDebug: {0, 1.000}
[01/22 17:21:19    277s] ### Creating RouteCongInterface, finished
[01/22 17:21:19    277s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:20    278s] *info: 2 clock nets excluded
[01/22 17:21:20    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2166.3M, EPOCH TIME: 1769082680.123681
[01/22 17:21:20    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2166.3M, EPOCH TIME: 1769082680.123751
[01/22 17:21:20    278s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/22 17:21:20    278s] +--------+--------+---------+------------+--------+----------+---------+------------------------------+
[01/22 17:21:20    278s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|          End Point           |
[01/22 17:21:20    278s] +--------+--------+---------+------------+--------+----------+---------+------------------------------+
[01/22 17:21:20    278s] |   0.000|   0.000|   69.35%|   0:00:00.0| 2166.3M| fast_view|       NA| NA                           |
[01/22 17:21:20    278s] +--------+--------+---------+------------+--------+----------+---------+------------------------------+
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2166.3M) ***
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2166.3M) ***
[01/22 17:21:20    278s] Bottom Preferred Layer:
[01/22 17:21:20    278s]     None
[01/22 17:21:20    278s] Via Pillar Rule:
[01/22 17:21:20    278s]     None
[01/22 17:21:20    278s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/22 17:21:20    278s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %, Total-len 704.29, Stn-len 0
[01/22 17:21:20    278s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2147.3M, EPOCH TIME: 1769082680.344390
[01/22 17:21:20    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:20    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:20    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:20    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:20    278s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2096.3M, EPOCH TIME: 1769082680.346238
[01/22 17:21:20    278s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:20    278s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.5
[01/22 17:21:20    278s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:04:38.2/0:34:58.6 (0.1), mem = 2096.3M
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] =============================================================================================
[01/22 17:21:20    278s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.15-s110_1
[01/22 17:21:20    278s] =============================================================================================
[01/22 17:21:20    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:20    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:20    278s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:20    278s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  42.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:20    278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:20    278s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.8
[01/22 17:21:20    278s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:20    278s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:20    278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:20    278s] [ TransformInit          ]      1   0:00:00.3  (  31.2 % )     0:00:00.3 /  0:00:00.2    0.6
[01/22 17:21:20    278s] [ MISC                   ]          0:00:00.2  (  24.2 % )     0:00:00.2 /  0:00:00.2    0.8
[01/22 17:21:20    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:20    278s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.8
[01/22 17:21:20    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] End: GigaOpt Global Optimization
[01/22 17:21:20    278s] *** Timing Is met
[01/22 17:21:20    278s] *** Check timing (0:00:00.0)
[01/22 17:21:20    278s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:21:20    278s] Deleting Lib Analyzer.
[01/22 17:21:20    278s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/22 17:21:20    278s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:20    278s] ### Creating LA Mngr. totSessionCpu=0:04:38 mem=2096.3M
[01/22 17:21:20    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=2096.3M
[01/22 17:21:20    278s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/22 17:21:20    278s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:20    278s] ### Creating PhyDesignMc. totSessionCpu=0:04:38 mem=2153.5M
[01/22 17:21:20    278s] OPERPROF: Starting DPlace-Init at level 1, MEM:2153.5M, EPOCH TIME: 1769082680.380848
[01/22 17:21:20    278s] Processing tracks to init pin-track alignment.
[01/22 17:21:20    278s] z: 2, totalTracks: 1
[01/22 17:21:20    278s] z: 4, totalTracks: 1
[01/22 17:21:20    278s] z: 6, totalTracks: 1
[01/22 17:21:20    278s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:20    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2153.5M, EPOCH TIME: 1769082680.383201
[01/22 17:21:20    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:20    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:20    278s] OPERPROF:     Starting CMU at level 3, MEM:2153.5M, EPOCH TIME: 1769082680.391122
[01/22 17:21:20    278s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2153.5M, EPOCH TIME: 1769082680.391391
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:20    278s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2153.5M, EPOCH TIME: 1769082680.391449
[01/22 17:21:20    278s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2153.5M, EPOCH TIME: 1769082680.391484
[01/22 17:21:20    278s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2153.5M, EPOCH TIME: 1769082680.391525
[01/22 17:21:20    278s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2153.5MB).
[01/22 17:21:20    278s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2153.5M, EPOCH TIME: 1769082680.391597
[01/22 17:21:20    278s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:20    278s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:38 mem=2153.5M
[01/22 17:21:20    278s] Begin: Area Reclaim Optimization
[01/22 17:21:20    278s] *** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:38.3/0:34:58.7 (0.1), mem = 2153.5M
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] Creating Lib Analyzer ...
[01/22 17:21:20    278s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:21:20    278s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:21:20    278s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:20    278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:39 mem=2155.5M
[01/22 17:21:20    278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:39 mem=2155.5M
[01/22 17:21:20    278s] Creating Lib Analyzer, finished. 
[01/22 17:21:20    278s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.6
[01/22 17:21:20    278s] ### Creating RouteCongInterface, started
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[01/22 17:21:20    278s] 
[01/22 17:21:20    278s] #optDebug: {0, 1.000}
[01/22 17:21:20    278s] ### Creating RouteCongInterface, finished
[01/22 17:21:20    278s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:20    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2155.5M, EPOCH TIME: 1769082680.928783
[01/22 17:21:20    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2155.5M, EPOCH TIME: 1769082680.928847
[01/22 17:21:20    278s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.35
[01/22 17:21:20    278s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:20    278s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/22 17:21:20    278s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:20    278s] |   69.35%|        -|   0.000|   0.000|   0:00:00.0| 2155.5M|
[01/22 17:21:21    278s] |   69.35%|        0|   0.000|   0.000|   0:00:01.0| 2160.1M|
[01/22 17:21:21    278s] #optDebug: <stH: 5.0400 MiSeL: 125.6095>
[01/22 17:21:21    278s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
[01/22 17:21:21    278s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
[01/22 17:21:21    278s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
[01/22 17:21:21    278s] #optDebug: <stH: 5.0400 MiSeL: 125.6095>
[01/22 17:21:21    278s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2160.1M|
[01/22 17:21:21    278s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:21    278s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.35
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/22 17:21:21    278s] --------------------------------------------------------------
[01/22 17:21:21    278s] |                                   | Total     | Sequential |
[01/22 17:21:21    278s] --------------------------------------------------------------
[01/22 17:21:21    278s] | Num insts resized                 |       0  |       0    |
[01/22 17:21:21    278s] | Num insts undone                  |       0  |       0    |
[01/22 17:21:21    278s] | Num insts Downsized               |       0  |       0    |
[01/22 17:21:21    278s] | Num insts Samesized               |       0  |       0    |
[01/22 17:21:21    278s] | Num insts Upsized                 |       0  |       0    |
[01/22 17:21:21    278s] | Num multiple commits+uncommits    |       0  |       -    |
[01/22 17:21:21    278s] --------------------------------------------------------------
[01/22 17:21:21    278s] Bottom Preferred Layer:
[01/22 17:21:21    278s]     None
[01/22 17:21:21    278s] Via Pillar Rule:
[01/22 17:21:21    278s]     None
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/22 17:21:21    278s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[01/22 17:21:21    278s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.6
[01/22 17:21:21    278s] *** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:04:38.8/0:34:59.5 (0.1), mem = 2160.1M
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] =============================================================================================
[01/22 17:21:21    278s]  Step TAT Report : AreaOpt #1 / place_opt_design #2                             21.15-s110_1
[01/22 17:21:21    278s] =============================================================================================
[01/22 17:21:21    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:21    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:21    278s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  51.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/22 17:21:21    278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.0    0.1
[01/22 17:21:21    278s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.0    0.1
[01/22 17:21:21    278s] [ OptGetWeight           ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ OptEval                ]     24   0:00:00.3  (  33.0 % )     0:00:00.3 /  0:00:00.0    0.1
[01/22 17:21:21    278s] [ OptCommit              ]     24   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:21    278s] [ MISC                   ]          0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:21:21    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:21    278s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.7
[01/22 17:21:21    278s] ---------------------------------------------------------------------------------------------
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] Executing incremental physical updates
[01/22 17:21:21    278s] Executing incremental physical updates
[01/22 17:21:21    278s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2141.1M, EPOCH TIME: 1769082681.212398
[01/22 17:21:21    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:21    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2101.1M, EPOCH TIME: 1769082681.214154
[01/22 17:21:21    278s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:21    278s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2101.07M, totSessionCpu=0:04:39).
[01/22 17:21:21    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2101.1M, EPOCH TIME: 1769082681.264312
[01/22 17:21:21    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:21    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2101.1M, EPOCH TIME: 1769082681.283175
[01/22 17:21:21    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] **INFO: Flow update: Design is easy to close.
[01/22 17:21:21    278s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:38.9/0:34:59.6 (0.1), mem = 2101.1M
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] *** Start incrementalPlace ***
[01/22 17:21:21    278s] User Input Parameters:
[01/22 17:21:21    278s] - Congestion Driven    : On
[01/22 17:21:21    278s] - Timing Driven        : On
[01/22 17:21:21    278s] - Area-Violation Based : On
[01/22 17:21:21    278s] - Start Rollback Level : -5
[01/22 17:21:21    278s] - Legalized            : On
[01/22 17:21:21    278s] - Window Based         : Off
[01/22 17:21:21    278s] - eDen incr mode       : Off
[01/22 17:21:21    278s] - Small incr mode      : Off
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] no activity file in design. spp won't run.
[01/22 17:21:21    278s] Effort level <high> specified for reg2reg path_group
[01/22 17:21:21    278s] Effort level <high> specified for reg2cgate path_group
[01/22 17:21:21    278s] SKP will enable view:
[01/22 17:21:21    278s]   fast_view
[01/22 17:21:21    278s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.433932
[01/22 17:21:21    278s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:2103.1M, EPOCH TIME: 1769082681.436112
[01/22 17:21:21    278s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.436166
[01/22 17:21:21    278s] Starting Early Global Route congestion estimation: mem = 2103.1M
[01/22 17:21:21    278s] (I)      ==================== Layers =====================
[01/22 17:21:21    278s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    278s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:21:21    278s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    278s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[01/22 17:21:21    278s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[01/22 17:21:21    278s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[01/22 17:21:21    278s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[01/22 17:21:21    278s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[01/22 17:21:21    278s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:21:21    278s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    278s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:21:21    278s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    278s] (I)      Started Import and model ( Curr Mem: 2103.07 MB )
[01/22 17:21:21    278s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    278s] (I)      == Non-default Options ==
[01/22 17:21:21    278s] (I)      Maximum routing layer                              : 6
[01/22 17:21:21    278s] (I)      Number of threads                                  : 1
[01/22 17:21:21    278s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:21:21    278s] (I)      Method to set GCell size                           : row
[01/22 17:21:21    278s] (I)      Counted 107 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:21:21    278s] (I)      Use row-based GCell size
[01/22 17:21:21    278s] (I)      Use row-based GCell align
[01/22 17:21:21    278s] (I)      layer 0 area = 0
[01/22 17:21:21    278s] (I)      layer 1 area = 0
[01/22 17:21:21    278s] (I)      layer 2 area = 0
[01/22 17:21:21    278s] (I)      layer 3 area = 0
[01/22 17:21:21    278s] (I)      layer 4 area = 0
[01/22 17:21:21    278s] (I)      layer 5 area = 0
[01/22 17:21:21    278s] (I)      GCell unit size   : 10080
[01/22 17:21:21    278s] (I)      GCell multiplier  : 1
[01/22 17:21:21    278s] (I)      GCell row height  : 10080
[01/22 17:21:21    278s] (I)      Actual row height : 10080
[01/22 17:21:21    278s] (I)      GCell align ref   : 21120 20160
[01/22 17:21:21    278s] [NR-eGR] Track table information for default rule: 
[01/22 17:21:21    278s] [NR-eGR] Metal1 has single uniform track structure
[01/22 17:21:21    278s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:21:21    278s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:21:21    278s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:21:21    278s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:21:21    278s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:21:21    278s] (I)      ================ Default via ================
[01/22 17:21:21    278s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    278s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[01/22 17:21:21    278s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    278s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[01/22 17:21:21    278s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[01/22 17:21:21    278s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[01/22 17:21:21    278s] (I)      | 4 |    4  via4       |   32  V45_1x2_VH_N |
[01/22 17:21:21    278s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[01/22 17:21:21    278s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    278s] [NR-eGR] Read 150 PG shapes
[01/22 17:21:21    278s] [NR-eGR] Read 0 clock shapes
[01/22 17:21:21    278s] [NR-eGR] Read 0 other shapes
[01/22 17:21:21    278s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:21:21    278s] [NR-eGR] #Instance Blockages : 0
[01/22 17:21:21    278s] [NR-eGR] #PG Blockages       : 150
[01/22 17:21:21    278s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:21:21    278s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:21:21    278s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:21:21    278s] [NR-eGR] #Other Blockages    : 0
[01/22 17:21:21    278s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:21:21    278s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:21:21    278s] [NR-eGR] Read 27 nets ( ignored 0 )
[01/22 17:21:21    278s] (I)      early_global_route_priority property id does not exist.
[01/22 17:21:21    278s] (I)      Read Num Blocks=150  Num Prerouted Wires=0  Num CS=0
[01/22 17:21:21    278s] (I)      Layer 1 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:21    278s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[01/22 17:21:21    278s] (I)      Layer 3 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:21    278s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:21:21    278s] (I)      Layer 5 (V) : #blockages 26 : #preroutes 0
[01/22 17:21:21    278s] (I)      Number of ignored nets                =      0
[01/22 17:21:21    278s] (I)      Number of connected nets              =      0
[01/22 17:21:21    278s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/22 17:21:21    278s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:21:21    278s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:21:21    278s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:21:21    278s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/22 17:21:21    278s] (I)      Ndr track 0 does not exist
[01/22 17:21:21    278s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:21:21    278s] (I)      Routing area        : (0, 0) - (124080, 100800)
[01/22 17:21:21    278s] (I)      Core area           : (21120, 20160) - (102960, 80640)
[01/22 17:21:21    278s] (I)      Site width          :  1320  (dbu)
[01/22 17:21:21    278s] (I)      Row height          : 10080  (dbu)
[01/22 17:21:21    278s] (I)      GCell row height    : 10080  (dbu)
[01/22 17:21:21    278s] (I)      GCell width         : 10080  (dbu)
[01/22 17:21:21    278s] (I)      GCell height        : 10080  (dbu)
[01/22 17:21:21    278s] (I)      Grid                :    13    10     6
[01/22 17:21:21    278s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/22 17:21:21    278s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[01/22 17:21:21    278s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[01/22 17:21:21    278s] (I)      Default wire width  :   460   560   560   560   560   880
[01/22 17:21:21    278s] (I)      Default wire space  :   460   560   560   560   560   920
[01/22 17:21:21    278s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[01/22 17:21:21    278s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[01/22 17:21:21    278s] (I)      First track coord   :   560   660   560   660   560  1980
[01/22 17:21:21    278s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[01/22 17:21:21    278s] (I)      Total num of tracks :    90    94    90    94    90    62
[01/22 17:21:21    278s] (I)      Num of masks        :     1     1     1     1     1     1
[01/22 17:21:21    278s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/22 17:21:21    278s] (I)      --------------------------------------------------------
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] [NR-eGR] ============ Routing rule table ============
[01/22 17:21:21    278s] [NR-eGR] Rule id: 0  Nets: 27
[01/22 17:21:21    278s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:21:21    278s] (I)                    Layer     2     3     4     5     6 
[01/22 17:21:21    278s] (I)                    Pitch  1320  1120  1320  1120  1980 
[01/22 17:21:21    278s] (I)             #Used tracks     1     1     1     1     1 
[01/22 17:21:21    278s] (I)       #Fully used tracks     1     1     1     1     1 
[01/22 17:21:21    278s] [NR-eGR] ========================================
[01/22 17:21:21    278s] [NR-eGR] 
[01/22 17:21:21    278s] (I)      =============== Blocked Tracks ===============
[01/22 17:21:21    278s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    278s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:21:21    278s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    278s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:21:21    278s] (I)      |     2 |     940 |      112 |        11.91% |
[01/22 17:21:21    278s] (I)      |     3 |    1170 |       44 |         3.76% |
[01/22 17:21:21    278s] (I)      |     4 |     940 |      112 |        11.91% |
[01/22 17:21:21    278s] (I)      |     5 |    1170 |      236 |        20.17% |
[01/22 17:21:21    278s] (I)      |     6 |     620 |      120 |        19.35% |
[01/22 17:21:21    278s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    278s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2103.07 MB )
[01/22 17:21:21    278s] (I)      Reset routing kernel
[01/22 17:21:21    278s] (I)      Started Global Routing ( Curr Mem: 2103.07 MB )
[01/22 17:21:21    278s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[01/22 17:21:21    278s] (I)      total 2D Cap : 4376 = (2084 H, 2292 V)
[01/22 17:21:21    278s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1a Route ============
[01/22 17:21:21    278s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1b Route ============
[01/22 17:21:21    278s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:21    278s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:21    278s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:21:21    278s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1c Route ============
[01/22 17:21:21    278s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1d Route ============
[01/22 17:21:21    278s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1e Route ============
[01/22 17:21:21    278s] (I)      Usage: 135 = (69 H, 66 V) = (3.31% H, 2.88% V) = (3.478e+02um H, 3.326e+02um V)
[01/22 17:21:21    278s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.804000e+02um
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] (I)      ============  Phase 1l Route ============
[01/22 17:21:21    278s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:21:21    278s] (I)      Layer  2:        808        95         0           0         893    ( 0.00%) 
[01/22 17:21:21    278s] (I)      Layer  3:       1052        66         0           0        1080    ( 0.00%) 
[01/22 17:21:21    278s] (I)      Layer  4:        808        11         0           0         893    ( 0.00%) 
[01/22 17:21:21    278s] (I)      Layer  5:        870         3         0           0        1080    ( 0.00%) 
[01/22 17:21:21    278s] (I)      Layer  6:        453         0         0           0         596    ( 0.00%) 
[01/22 17:21:21    278s] (I)      Total:          3991       175         0           0        4541    ( 0.00%) 
[01/22 17:21:21    278s] (I)      
[01/22 17:21:21    278s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:21:21    278s] [NR-eGR]                        OverCon            
[01/22 17:21:21    278s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:21:21    278s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:21:21    278s] [NR-eGR] ----------------------------------------------
[01/22 17:21:21    278s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR] ----------------------------------------------
[01/22 17:21:21    278s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    278s] [NR-eGR] 
[01/22 17:21:21    278s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2103.07 MB )
[01/22 17:21:21    278s] (I)      total 2D Cap : 4404 = (2096 H, 2308 V)
[01/22 17:21:21    278s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:21:21    278s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2103.1M
[01/22 17:21:21    278s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:2103.1M, EPOCH TIME: 1769082681.448518
[01/22 17:21:21    278s] OPERPROF: Starting HotSpotCal at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.448553
[01/22 17:21:21    278s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    278s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:21:21    278s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    278s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:21:21    278s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    278s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:21:21    278s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:21:21    278s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2103.1M, EPOCH TIME: 1769082681.448703
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s] === incrementalPlace Internal Loop 1 ===
[01/22 17:21:21    278s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/22 17:21:21    278s] OPERPROF: Starting IPInitSPData at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.457085
[01/22 17:21:21    278s] Processing tracks to init pin-track alignment.
[01/22 17:21:21    278s] z: 2, totalTracks: 1
[01/22 17:21:21    278s] z: 4, totalTracks: 1
[01/22 17:21:21    278s] z: 6, totalTracks: 1
[01/22 17:21:21    278s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:21    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.1M, EPOCH TIME: 1769082681.466258
[01/22 17:21:21    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    278s] 
[01/22 17:21:21    278s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:21    278s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2103.1M, EPOCH TIME: 1769082681.474278
[01/22 17:21:21    278s] OPERPROF:   Starting post-place ADS at level 2, MEM:2103.1M, EPOCH TIME: 1769082681.477737
[01/22 17:21:21    278s] ADSU 0.694 -> 0.694. site 372.000 -> 372.000. GS 40.320
[01/22 17:21:21    278s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.010, MEM:2103.1M, EPOCH TIME: 1769082681.487958
[01/22 17:21:21    278s] OPERPROF:   Starting spMPad at level 2, MEM:2103.1M, EPOCH TIME: 1769082681.497402
[01/22 17:21:21    278s] OPERPROF:     Starting spContextMPad at level 3, MEM:2103.1M, EPOCH TIME: 1769082681.497702
[01/22 17:21:21    278s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2103.1M, EPOCH TIME: 1769082681.497881
[01/22 17:21:21    278s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:2103.1M, EPOCH TIME: 1769082681.498329
[01/22 17:21:21    278s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2103.1M, EPOCH TIME: 1769082681.498619
[01/22 17:21:21    278s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2103.1M, EPOCH TIME: 1769082681.498817
[01/22 17:21:21    278s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2103.1M, EPOCH TIME: 1769082681.499014
[01/22 17:21:21    278s] no activity file in design. spp won't run.
[01/22 17:21:21    278s] [spp] 0
[01/22 17:21:21    278s] [adp] 0:1:1:3
[01/22 17:21:21    278s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2103.1M, EPOCH TIME: 1769082681.499928
[01/22 17:21:21    278s] SP #FI/SF FL/PI 0/0 23/0
[01/22 17:21:21    278s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.043, MEM:2103.1M, EPOCH TIME: 1769082681.500434
[01/22 17:21:21    278s] PP off. flexM 0
[01/22 17:21:21    278s] OPERPROF: Starting CDPad at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.514755
[01/22 17:21:21    278s] 3DP is on.
[01/22 17:21:21    278s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[01/22 17:21:21    278s] design sh 0.163. rd 0.200
[01/22 17:21:21    278s] design sh 0.145. rd 0.200
[01/22 17:21:21    278s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/22 17:21:21    278s] design sh 0.145. rd 0.200
[01/22 17:21:21    278s] CDPadU 0.885 -> 0.781. R=0.693, N=23, GS=5.040
[01/22 17:21:21    278s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.012, MEM:2103.1M, EPOCH TIME: 1769082681.526332
[01/22 17:21:21    278s] OPERPROF: Starting InitSKP at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.526977
[01/22 17:21:21    278s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[01/22 17:21:21    279s] OPERPROF: Finished InitSKP at level 1, CPU:0.050, REAL:0.060, MEM:2103.1M, EPOCH TIME: 1769082681.586946
[01/22 17:21:21    279s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] OPERPROF: Starting npPlace at level 1, MEM:2103.1M, EPOCH TIME: 1769082681.663379
[01/22 17:21:21    279s] Iteration  4: Total net bbox = 5.200e+02 (2.58e+02 2.62e+02)
[01/22 17:21:21    279s]               Est.  stn bbox = 5.596e+02 (2.78e+02 2.81e+02)
[01/22 17:21:21    279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
[01/22 17:21:21    279s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.080, MEM:2078.7M, EPOCH TIME: 1769082681.743114
[01/22 17:21:21    279s] Legalizing MH Cells... 0 / 0 (level 2)
[01/22 17:21:21    279s] No instances found in the vector
[01/22 17:21:21    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7M, DRC: 0)
[01/22 17:21:21    279s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] OPERPROF: Starting npPlace at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.744249
[01/22 17:21:21    279s] Iteration  5: Total net bbox = 6.435e+02 (3.25e+02 3.19e+02)
[01/22 17:21:21    279s]               Est.  stn bbox = 6.899e+02 (3.48e+02 3.42e+02)
[01/22 17:21:21    279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
[01/22 17:21:21    279s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:2078.7M, EPOCH TIME: 1769082681.763367
[01/22 17:21:21    279s] Legalizing MH Cells... 0 / 0 (level 3)
[01/22 17:21:21    279s] No instances found in the vector
[01/22 17:21:21    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7M, DRC: 0)
[01/22 17:21:21    279s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] OPERPROF: Starting npPlace at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.763936
[01/22 17:21:21    279s] GP RA stats: MHOnly 0 nrInst 23 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/22 17:21:21    279s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.781740
[01/22 17:21:21    279s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.781789
[01/22 17:21:21    279s] Iteration  6: Total net bbox = 6.460e+02 (3.30e+02 3.16e+02)
[01/22 17:21:21    279s]               Est.  stn bbox = 6.915e+02 (3.52e+02 3.39e+02)
[01/22 17:21:21    279s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2078.7M
[01/22 17:21:21    279s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:2078.7M, EPOCH TIME: 1769082681.782002
[01/22 17:21:21    279s] Legalizing MH Cells... 0 / 0 (level 4)
[01/22 17:21:21    279s] No instances found in the vector
[01/22 17:21:21    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7M, DRC: 0)
[01/22 17:21:21    279s] 0 (out of 0) MH cells were successfully legalized.
[01/22 17:21:21    279s] Move report: Timing Driven Placement moves 23 insts, mean move: 7.44 um, max move: 16.29 um 
[01/22 17:21:21    279s] 	Max move on inst (RC_CG_HIER_INST1/enl_reg): (13.20, 15.12) --> (10.78, 28.99)
[01/22 17:21:21    279s] no activity file in design. spp won't run.
[01/22 17:21:21    279s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.782367
[01/22 17:21:21    279s] Saved padding area to DB
[01/22 17:21:21    279s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.782987
[01/22 17:21:21    279s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.783032
[01/22 17:21:21    279s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.783072
[01/22 17:21:21    279s] *Info(CAP): clkGateAware moves 1 insts, mean move: 8.81 um, max move: 8.81 um
[01/22 17:21:21    279s] *Info(CAP): max move on inst (RC_CG_HIER_INST1/g16__2398): (18.74, 28.98) --> (23.53, 24.96)
[01/22 17:21:21    279s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.783163
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.784058
[01/22 17:21:21    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.784324
[01/22 17:21:21    279s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:2078.7M, EPOCH TIME: 1769082681.785063
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2078.7M)
[01/22 17:21:21    279s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/22 17:21:21    279s] Type 'man IMPSP-9025' for more detail.
[01/22 17:21:21    279s] CongRepair sets shifter mode to gplace
[01/22 17:21:21    279s] TDRefine: refinePlace mode is spiral
[01/22 17:21:21    279s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.786595
[01/22 17:21:21    279s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.786646
[01/22 17:21:21    279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2078.7M, EPOCH TIME: 1769082681.786705
[01/22 17:21:21    279s] Processing tracks to init pin-track alignment.
[01/22 17:21:21    279s] z: 2, totalTracks: 1
[01/22 17:21:21    279s] z: 4, totalTracks: 1
[01/22 17:21:21    279s] z: 6, totalTracks: 1
[01/22 17:21:21    279s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:21    279s] All LLGs are deleted
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2078.7M, EPOCH TIME: 1769082681.788987
[01/22 17:21:21    279s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.789240
[01/22 17:21:21    279s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2078.7M, EPOCH TIME: 1769082681.789294
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2078.7M, EPOCH TIME: 1769082681.789406
[01/22 17:21:21    279s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:21    279s] Core basic site is tsm3site
[01/22 17:21:21    279s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2078.7M, EPOCH TIME: 1769082681.796461
[01/22 17:21:21    279s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:21    279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:21    279s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.796551
[01/22 17:21:21    279s] Fast DP-INIT is on for default
[01/22 17:21:21    279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:21    279s] Atter site array init, number of instance map data is 0.
[01/22 17:21:21    279s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.008, MEM:2078.7M, EPOCH TIME: 1769082681.797739
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:21    279s] OPERPROF:         Starting CMU at level 5, MEM:2078.7M, EPOCH TIME: 1769082681.797857
[01/22 17:21:21    279s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.798099
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:21    279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:2078.7M, EPOCH TIME: 1769082681.798159
[01/22 17:21:21    279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2078.7M, EPOCH TIME: 1769082681.798194
[01/22 17:21:21    279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.798230
[01/22 17:21:21    279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7MB).
[01/22 17:21:21    279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2078.7M, EPOCH TIME: 1769082681.798300
[01/22 17:21:21    279s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2078.7M, EPOCH TIME: 1769082681.798331
[01/22 17:21:21    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15263.2
[01/22 17:21:21    279s] OPERPROF:   Starting RefinePlace at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.798372
[01/22 17:21:21    279s] *** Starting refinePlace (0:04:39 mem=2078.7M) ***
[01/22 17:21:21    279s] Total net bbox length = 7.085e+02 (3.902e+02 3.183e+02) (ext = 2.496e+02)
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:21    279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:21    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    279s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2078.7M, EPOCH TIME: 1769082681.800173
[01/22 17:21:21    279s] Starting refinePlace ...
[01/22 17:21:21    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    279s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2078.7M, EPOCH TIME: 1769082681.801542
[01/22 17:21:21    279s] DDP initSite1 nrRow 6 nrJob 6
[01/22 17:21:21    279s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2078.7M, EPOCH TIME: 1769082681.801590
[01/22 17:21:21    279s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.801625
[01/22 17:21:21    279s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2078.7M, EPOCH TIME: 1769082681.801657
[01/22 17:21:21    279s] DDP markSite nrRow 6 nrJob 6
[01/22 17:21:21    279s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.801692
[01/22 17:21:21    279s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.801723
[01/22 17:21:21    279s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/22 17:21:21    279s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2078.7M, EPOCH TIME: 1769082681.802199
[01/22 17:21:21    279s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2078.7M, EPOCH TIME: 1769082681.802233
[01/22 17:21:21    279s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.802269
[01/22 17:21:21    279s] ** Cut row section cpu time 0:00:00.0.
[01/22 17:21:21    279s]  ** Cut row section real time 0:00:00.0.
[01/22 17:21:21    279s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.802309
[01/22 17:21:21    279s]   Spread Effort: high, pre-route mode, useDDP on.
[01/22 17:21:21    279s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7MB) @(0:04:39 - 0:04:39).
[01/22 17:21:21    279s] Move report: preRPlace moves 23 insts, mean move: 0.92 um, max move: 5.03 um 
[01/22 17:21:21    279s] 	Max move on inst (RC_CG_HIER_INST1/g16__2398): (23.53, 24.96) --> (23.76, 20.16)
[01/22 17:21:21    279s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[01/22 17:21:21    279s] wireLenOptFixPriorityInst 0 inst fixed
[01/22 17:21:21    279s] Placement tweakage begins.
[01/22 17:21:21    279s] wire length = 8.378e+02
[01/22 17:21:21    279s] wire length = 7.436e+02
[01/22 17:21:21    279s] Placement tweakage ends.
[01/22 17:21:21    279s] Move report: tweak moves 4 insts, mean move: 8.09 um, max move: 10.56 um 
[01/22 17:21:21    279s] 	Max move on inst (RC_CG_HIER_INST1/g16__2398): (23.76, 20.16) --> (13.20, 20.16)
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:21:21    279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/22 17:21:21    279s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:21    279s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:21    279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7MB) @(0:04:39 - 0:04:39).
[01/22 17:21:21    279s] Move report: Detail placement moves 23 insts, mean move: 2.28 um, max move: 15.13 um 
[01/22 17:21:21    279s] 	Max move on inst (RC_CG_HIER_INST1/g16__2398): (23.53, 24.96) --> (13.20, 20.16)
[01/22 17:21:21    279s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.7MB
[01/22 17:21:21    279s] Statistics of distance of Instance movement in refine placement:
[01/22 17:21:21    279s]   maximum (X+Y) =        15.13 um
[01/22 17:21:21    279s]   inst (RC_CG_HIER_INST1/g16__2398) with max move: (23.5295, 24.9635) -> (13.2, 20.16)
[01/22 17:21:21    279s]   mean    (X+Y) =         2.28 um
[01/22 17:21:21    279s] Summary Report:
[01/22 17:21:21    279s] Instances move: 23 (out of 23 movable)
[01/22 17:21:21    279s] Instances flipped: 0
[01/22 17:21:21    279s] Mean displacement: 2.28 um
[01/22 17:21:21    279s] Max displacement: 15.13 um (Instance: RC_CG_HIER_INST1/g16__2398) (23.5295, 24.9635) -> (13.2, 20.16)
[01/22 17:21:21    279s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[01/22 17:21:21    279s] Total instances moved : 23
[01/22 17:21:21    279s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.006, MEM:2078.7M, EPOCH TIME: 1769082681.806635
[01/22 17:21:21    279s] Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
[01/22 17:21:21    279s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.7MB
[01/22 17:21:21    279s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2078.7MB) @(0:04:39 - 0:04:39).
[01/22 17:21:21    279s] *** Finished refinePlace (0:04:39 mem=2078.7M) ***
[01/22 17:21:21    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15263.2
[01/22 17:21:21    279s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.000, REAL:0.008, MEM:2078.7M, EPOCH TIME: 1769082681.806855
[01/22 17:21:21    279s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.806906
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.002, MEM:2078.7M, EPOCH TIME: 1769082681.808499
[01/22 17:21:21    279s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.022, MEM:2078.7M, EPOCH TIME: 1769082681.808550
[01/22 17:21:21    279s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.808891
[01/22 17:21:21    279s] Starting Early Global Route congestion estimation: mem = 2078.7M
[01/22 17:21:21    279s] (I)      ==================== Layers =====================
[01/22 17:21:21    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    279s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:21:21    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    279s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[01/22 17:21:21    279s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[01/22 17:21:21    279s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[01/22 17:21:21    279s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[01/22 17:21:21    279s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[01/22 17:21:21    279s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:21:21    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    279s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:21:21    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:21    279s] (I)      Started Import and model ( Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:21    279s] (I)      == Non-default Options ==
[01/22 17:21:21    279s] (I)      Maximum routing layer                              : 6
[01/22 17:21:21    279s] (I)      Number of threads                                  : 1
[01/22 17:21:21    279s] (I)      Use non-blocking free Dbs wires                    : false
[01/22 17:21:21    279s] (I)      Method to set GCell size                           : row
[01/22 17:21:21    279s] (I)      Counted 107 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:21:21    279s] (I)      Use row-based GCell size
[01/22 17:21:21    279s] (I)      Use row-based GCell align
[01/22 17:21:21    279s] (I)      layer 0 area = 0
[01/22 17:21:21    279s] (I)      layer 1 area = 0
[01/22 17:21:21    279s] (I)      layer 2 area = 0
[01/22 17:21:21    279s] (I)      layer 3 area = 0
[01/22 17:21:21    279s] (I)      layer 4 area = 0
[01/22 17:21:21    279s] (I)      layer 5 area = 0
[01/22 17:21:21    279s] (I)      GCell unit size   : 10080
[01/22 17:21:21    279s] (I)      GCell multiplier  : 1
[01/22 17:21:21    279s] (I)      GCell row height  : 10080
[01/22 17:21:21    279s] (I)      Actual row height : 10080
[01/22 17:21:21    279s] (I)      GCell align ref   : 21120 20160
[01/22 17:21:21    279s] [NR-eGR] Track table information for default rule: 
[01/22 17:21:21    279s] [NR-eGR] Metal1 has single uniform track structure
[01/22 17:21:21    279s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:21:21    279s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:21:21    279s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:21:21    279s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:21:21    279s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:21:21    279s] (I)      ================ Default via ================
[01/22 17:21:21    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    279s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[01/22 17:21:21    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    279s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[01/22 17:21:21    279s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[01/22 17:21:21    279s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[01/22 17:21:21    279s] (I)      | 4 |    4  via4       |   32  V45_1x2_VH_N |
[01/22 17:21:21    279s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[01/22 17:21:21    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:21    279s] [NR-eGR] Read 150 PG shapes
[01/22 17:21:21    279s] [NR-eGR] Read 0 clock shapes
[01/22 17:21:21    279s] [NR-eGR] Read 0 other shapes
[01/22 17:21:21    279s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:21:21    279s] [NR-eGR] #Instance Blockages : 0
[01/22 17:21:21    279s] [NR-eGR] #PG Blockages       : 150
[01/22 17:21:21    279s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:21:21    279s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:21:21    279s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:21:21    279s] [NR-eGR] #Other Blockages    : 0
[01/22 17:21:21    279s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:21:21    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:21:21    279s] [NR-eGR] Read 27 nets ( ignored 0 )
[01/22 17:21:21    279s] (I)      early_global_route_priority property id does not exist.
[01/22 17:21:21    279s] (I)      Read Num Blocks=150  Num Prerouted Wires=0  Num CS=0
[01/22 17:21:21    279s] (I)      Layer 1 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:21    279s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[01/22 17:21:21    279s] (I)      Layer 3 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:21    279s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:21:21    279s] (I)      Layer 5 (V) : #blockages 26 : #preroutes 0
[01/22 17:21:21    279s] (I)      Number of ignored nets                =      0
[01/22 17:21:21    279s] (I)      Number of connected nets              =      0
[01/22 17:21:21    279s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/22 17:21:21    279s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:21:21    279s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:21:21    279s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:21:21    279s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/22 17:21:21    279s] (I)      Ndr track 0 does not exist
[01/22 17:21:21    279s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:21:21    279s] (I)      Routing area        : (0, 0) - (124080, 100800)
[01/22 17:21:21    279s] (I)      Core area           : (21120, 20160) - (102960, 80640)
[01/22 17:21:21    279s] (I)      Site width          :  1320  (dbu)
[01/22 17:21:21    279s] (I)      Row height          : 10080  (dbu)
[01/22 17:21:21    279s] (I)      GCell row height    : 10080  (dbu)
[01/22 17:21:21    279s] (I)      GCell width         : 10080  (dbu)
[01/22 17:21:21    279s] (I)      GCell height        : 10080  (dbu)
[01/22 17:21:21    279s] (I)      Grid                :    13    10     6
[01/22 17:21:21    279s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/22 17:21:21    279s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[01/22 17:21:21    279s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[01/22 17:21:21    279s] (I)      Default wire width  :   460   560   560   560   560   880
[01/22 17:21:21    279s] (I)      Default wire space  :   460   560   560   560   560   920
[01/22 17:21:21    279s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[01/22 17:21:21    279s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[01/22 17:21:21    279s] (I)      First track coord   :   560   660   560   660   560  1980
[01/22 17:21:21    279s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[01/22 17:21:21    279s] (I)      Total num of tracks :    90    94    90    94    90    62
[01/22 17:21:21    279s] (I)      Num of masks        :     1     1     1     1     1     1
[01/22 17:21:21    279s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/22 17:21:21    279s] (I)      --------------------------------------------------------
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] [NR-eGR] ============ Routing rule table ============
[01/22 17:21:21    279s] [NR-eGR] Rule id: 0  Nets: 27
[01/22 17:21:21    279s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:21:21    279s] (I)                    Layer     2     3     4     5     6 
[01/22 17:21:21    279s] (I)                    Pitch  1320  1120  1320  1120  1980 
[01/22 17:21:21    279s] (I)             #Used tracks     1     1     1     1     1 
[01/22 17:21:21    279s] (I)       #Fully used tracks     1     1     1     1     1 
[01/22 17:21:21    279s] [NR-eGR] ========================================
[01/22 17:21:21    279s] [NR-eGR] 
[01/22 17:21:21    279s] (I)      =============== Blocked Tracks ===============
[01/22 17:21:21    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    279s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:21:21    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    279s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:21:21    279s] (I)      |     2 |     940 |      112 |        11.91% |
[01/22 17:21:21    279s] (I)      |     3 |    1170 |       44 |         3.76% |
[01/22 17:21:21    279s] (I)      |     4 |     940 |      112 |        11.91% |
[01/22 17:21:21    279s] (I)      |     5 |    1170 |      236 |        20.17% |
[01/22 17:21:21    279s] (I)      |     6 |     620 |      120 |        19.35% |
[01/22 17:21:21    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:21    279s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      Reset routing kernel
[01/22 17:21:21    279s] (I)      Started Global Routing ( Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      totalPins=93  totalGlobalPin=88 (94.62%)
[01/22 17:21:21    279s] (I)      total 2D Cap : 4376 = (2084 H, 2292 V)
[01/22 17:21:21    279s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1a Route ============
[01/22 17:21:21    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1b Route ============
[01/22 17:21:21    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:21    279s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[01/22 17:21:21    279s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:21:21    279s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1c Route ============
[01/22 17:21:21    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1d Route ============
[01/22 17:21:21    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1e Route ============
[01/22 17:21:21    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:21    279s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] (I)      ============  Phase 1l Route ============
[01/22 17:21:21    279s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:21:21    279s] (I)      Layer  2:        808        92         0           0         893    ( 0.00%) 
[01/22 17:21:21    279s] (I)      Layer  3:       1052        63         0           0        1080    ( 0.00%) 
[01/22 17:21:21    279s] (I)      Layer  4:        808         8         0           0         893    ( 0.00%) 
[01/22 17:21:21    279s] (I)      Layer  5:        870         0         0           0        1080    ( 0.00%) 
[01/22 17:21:21    279s] (I)      Layer  6:        453         0         0           0         596    ( 0.00%) 
[01/22 17:21:21    279s] (I)      Total:          3991       163         0           0        4541    ( 0.00%) 
[01/22 17:21:21    279s] (I)      
[01/22 17:21:21    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:21:21    279s] [NR-eGR]                        OverCon            
[01/22 17:21:21    279s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:21:21    279s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:21:21    279s] [NR-eGR] ----------------------------------------------
[01/22 17:21:21    279s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR] ----------------------------------------------
[01/22 17:21:21    279s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:21:21    279s] [NR-eGR] 
[01/22 17:21:21    279s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      total 2D Cap : 4404 = (2096 H, 2308 V)
[01/22 17:21:21    279s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:21:21    279s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2078.7M
[01/22 17:21:21    279s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:2078.7M, EPOCH TIME: 1769082681.821096
[01/22 17:21:21    279s] OPERPROF: Starting HotSpotCal at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.821136
[01/22 17:21:21    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    279s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:21:21    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    279s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:21:21    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:21    279s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:21:21    279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:21:21    279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.821284
[01/22 17:21:21    279s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.821331
[01/22 17:21:21    279s] Starting Early Global Route wiring: mem = 2078.7M
[01/22 17:21:21    279s] (I)      ============= Track Assignment ============
[01/22 17:21:21    279s] (I)      Started Track Assignment (1T) ( Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[01/22 17:21:21    279s] (I)      Run Multi-thread track assignment
[01/22 17:21:21    279s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] (I)      Started Export ( Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] [NR-eGR]                 Length (um)  Vias 
[01/22 17:21:21    279s] [NR-eGR] ----------------------------------
[01/22 17:21:21    279s] [NR-eGR]  Metal1  (1H)             0    83 
[01/22 17:21:21    279s] [NR-eGR]  Metal2  (2V)           351   110 
[01/22 17:21:21    279s] [NR-eGR]  Metal3  (3H)           341     2 
[01/22 17:21:21    279s] [NR-eGR]  Metal4  (4V)            37     2 
[01/22 17:21:21    279s] [NR-eGR]  Metal5  (5H)             1     0 
[01/22 17:21:21    279s] [NR-eGR]  Metal6  (6V)             0     0 
[01/22 17:21:21    279s] [NR-eGR] ----------------------------------
[01/22 17:21:21    279s] [NR-eGR]          Total          730   197 
[01/22 17:21:21    279s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:21    279s] [NR-eGR] Total half perimeter of net bounding box: 653um
[01/22 17:21:21    279s] [NR-eGR] Total length: 730um, number of vias: 197
[01/22 17:21:21    279s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:21    279s] [NR-eGR] Total eGR-routed clock nets wire length: 110um, number of vias: 30
[01/22 17:21:21    279s] [NR-eGR] --------------------------------------------------------------------------
[01/22 17:21:21    279s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2078.69 MB )
[01/22 17:21:21    279s] Early Global Route wiring runtime: 0.00 seconds, mem = 2078.7M
[01/22 17:21:21    279s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.002, MEM:2078.7M, EPOCH TIME: 1769082681.823557
[01/22 17:21:21    279s] 0 delay mode for cte disabled.
[01/22 17:21:21    279s] SKP cleared!
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[01/22 17:21:21    279s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2078.7M, EPOCH TIME: 1769082681.835471
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] All LLGs are deleted
[01/22 17:21:21    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:21    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.7M, EPOCH TIME: 1769082681.835546
[01/22 17:21:21    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.835588
[01/22 17:21:21    279s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2078.7M, EPOCH TIME: 1769082681.835773
[01/22 17:21:21    279s] Start to check current routing status for nets...
[01/22 17:21:21    279s] All nets are already routed correctly.
[01/22 17:21:21    279s] End to check current routing status for nets (mem=2078.7M)
[01/22 17:21:21    279s] Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
[01/22 17:21:21    279s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:21:21    279s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:21:21    279s] PreRoute RC Extraction called for design counter.
[01/22 17:21:21    279s] RC Extraction called in multi-corner(1) mode.
[01/22 17:21:21    279s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:21:21    279s] Type 'man IMPEXT-6197' for more detail.
[01/22 17:21:21    279s] RCMode: PreRoute
[01/22 17:21:21    279s]       RC Corner Indexes            0   
[01/22 17:21:21    279s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:21:21    279s] Resistance Scaling Factor    : 1.00000 
[01/22 17:21:21    279s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:21:21    279s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:21:21    279s] Shrink Factor                : 1.00000
[01/22 17:21:21    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:21:21    279s] 
[01/22 17:21:21    279s] Trim Metal Layers:
[01/22 17:21:21    279s] LayerId::1 widthSet size::1
[01/22 17:21:21    279s] LayerId::2 widthSet size::1
[01/22 17:21:21    279s] LayerId::3 widthSet size::1
[01/22 17:21:21    279s] LayerId::4 widthSet size::1
[01/22 17:21:21    279s] LayerId::5 widthSet size::1
[01/22 17:21:21    279s] LayerId::6 widthSet size::1
[01/22 17:21:21    279s] Updating RC grid for preRoute extraction ...
[01/22 17:21:21    279s] eee: pegSigSF::1.070000
[01/22 17:21:21    279s] Initializing multi-corner resistance tables ...
[01/22 17:21:21    279s] eee: l::1 avDens::0.040862 usedTrk::7.355159 availTrk::180.000000 sigTrk::7.355159
[01/22 17:21:21    279s] eee: l::2 avDens::0.045651 usedTrk::6.972222 availTrk::152.727273 sigTrk::6.972222
[01/22 17:21:21    279s] eee: l::3 avDens::0.037576 usedTrk::6.763690 availTrk::180.000000 sigTrk::6.763690
[01/22 17:21:21    279s] eee: l::4 avDens::0.009603 usedTrk::0.733333 availTrk::76.363636 sigTrk::0.733333
[01/22 17:21:21    279s] eee: l::5 avDens::0.023565 usedTrk::4.241667 availTrk::180.000000 sigTrk::4.241667
[01/22 17:21:21    279s] eee: l::6 avDens::0.032832 usedTrk::3.342857 availTrk::101.818182 sigTrk::3.342857
[01/22 17:21:21    279s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:21    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.051541 aWlH=0.000000 lMod=0 pMax=0.812000 pMod=83 wcR=0.566400 newSi=0.001600 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:21:21    279s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2078.688M)
[01/22 17:21:21    279s] Compute RC Scale Done ...
[01/22 17:21:21    279s] **optDesign ... cpu = 0:00:06, real = 0:00:13, mem = 1306.0M, totSessionCpu=0:04:39 **
[01/22 17:21:21    279s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:21:21    279s] #################################################################################
[01/22 17:21:21    279s] # Design Stage: PreRoute
[01/22 17:21:21    279s] # Design Name: counter
[01/22 17:21:21    279s] # Design Mode: 90nm
[01/22 17:21:21    279s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:21:21    279s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:21:21    279s] # Signoff Settings: SI Off 
[01/22 17:21:21    279s] #################################################################################
[01/22 17:21:21    279s] Calculate delays in BcWc mode...
[01/22 17:21:21    279s] Topological Sorting (REAL = 0:00:00.0, MEM = 2074.8M, InitMEM = 2074.8M)
[01/22 17:21:21    279s] Start delay calculation (fullDC) (1 T). (MEM=2074.79)
[01/22 17:21:22    279s] End AAE Lib Interpolated Model. (MEM=2084.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:22    279s] Total number of fetched objects 34
[01/22 17:21:22    279s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:22    279s] End delay calculation. (MEM=2106.54 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:21:22    279s] End delay calculation (fullDC). (MEM=2106.54 CPU=0:00:00.1 REAL=0:00:01.0)
[01/22 17:21:22    279s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2106.5M) ***
[01/22 17:21:22    279s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.5/0:00:00.9 (0.5), totSession cpu/real = 0:04:39.4/0:35:00.5 (0.1), mem = 2106.5M
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.15-s110_1
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ ExtractRC              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/22 17:21:22    279s] [ TimingUpdate           ]      4   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    1.1
[01/22 17:21:22    279s] [ FullDelayCalc          ]      1   0:00:00.2  (  19.8 % )     0:00:00.2 /  0:00:00.1    0.5
[01/22 17:21:22    279s] [ MISC                   ]          0:00:00.7  (  74.3 % )     0:00:00.7 /  0:00:00.3    0.5
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s]  IncrReplace #1 TOTAL               0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.5    0.5
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] *** Timing Is met
[01/22 17:21:22    279s] *** Check timing (0:00:00.0)
[01/22 17:21:22    279s] *** Timing Is met
[01/22 17:21:22    279s] *** Check timing (0:00:00.0)
[01/22 17:21:22    279s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/22 17:21:22    279s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:22    279s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=2122.5M
[01/22 17:21:22    279s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=2122.5M
[01/22 17:21:22    279s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:22    279s] ### Creating PhyDesignMc. totSessionCpu=0:04:39 mem=2141.6M
[01/22 17:21:22    279s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.6M, EPOCH TIME: 1769082682.360696
[01/22 17:21:22    279s] Processing tracks to init pin-track alignment.
[01/22 17:21:22    279s] z: 2, totalTracks: 1
[01/22 17:21:22    279s] z: 4, totalTracks: 1
[01/22 17:21:22    279s] z: 6, totalTracks: 1
[01/22 17:21:22    279s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:22    279s] All LLGs are deleted
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2141.6M, EPOCH TIME: 1769082682.363011
[01/22 17:21:22    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1769082682.363278
[01/22 17:21:22    279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.6M, EPOCH TIME: 1769082682.363332
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2141.6M, EPOCH TIME: 1769082682.363467
[01/22 17:21:22    279s] Max number of tech site patterns supported in site array is 256.
[01/22 17:21:22    279s] Core basic site is tsm3site
[01/22 17:21:22    279s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2141.6M, EPOCH TIME: 1769082682.370581
[01/22 17:21:22    279s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:21:22    279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:21:22    279s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1769082682.370668
[01/22 17:21:22    279s] Fast DP-INIT is on for default
[01/22 17:21:22    279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:21:22    279s] Atter site array init, number of instance map data is 0.
[01/22 17:21:22    279s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:2141.6M, EPOCH TIME: 1769082682.371858
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] OPERPROF:     Starting CMU at level 3, MEM:2141.6M, EPOCH TIME: 1769082682.371953
[01/22 17:21:22    279s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1769082682.372221
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:22    279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2141.6M, EPOCH TIME: 1769082682.372277
[01/22 17:21:22    279s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.6M, EPOCH TIME: 1769082682.372310
[01/22 17:21:22    279s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1769082682.372345
[01/22 17:21:22    279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.6MB).
[01/22 17:21:22    279s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2141.6M, EPOCH TIME: 1769082682.372414
[01/22 17:21:22    279s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:22    279s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:39 mem=2141.6M
[01/22 17:21:22    279s] Begin: Area Reclaim Optimization
[01/22 17:21:22    279s] *** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:39.4/0:35:00.6 (0.1), mem = 2141.6M
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.7
[01/22 17:21:22    279s] ### Creating RouteCongInterface, started
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] #optDebug: {0, 1.000}
[01/22 17:21:22    279s] ### Creating RouteCongInterface, finished
[01/22 17:21:22    279s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:22    279s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=2141.6M
[01/22 17:21:22    279s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=2141.6M
[01/22 17:21:22    279s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2141.6M, EPOCH TIME: 1769082682.496049
[01/22 17:21:22    279s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1769082682.496118
[01/22 17:21:22    279s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.35
[01/22 17:21:22    279s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:22    279s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/22 17:21:22    279s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:22    279s] |   69.35%|        -|   0.000|   0.000|   0:00:00.0| 2157.6M|
[01/22 17:21:22    279s] #optDebug: <stH: 5.0400 MiSeL: 125.6095>
[01/22 17:21:22    279s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
[01/22 17:21:22    279s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
[01/22 17:21:22    279s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
[01/22 17:21:22    279s] #optDebug: <stH: 5.0400 MiSeL: 125.6095>
[01/22 17:21:22    279s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[01/22 17:21:22    279s] |   69.35%|        0|   0.000|   0.000|   0:00:00.0| 2157.6M|
[01/22 17:21:22    279s] +---------+---------+--------+--------+------------+--------+
[01/22 17:21:22    279s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.35
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/22 17:21:22    279s] --------------------------------------------------------------
[01/22 17:21:22    279s] |                                   | Total     | Sequential |
[01/22 17:21:22    279s] --------------------------------------------------------------
[01/22 17:21:22    279s] | Num insts resized                 |       0  |       0    |
[01/22 17:21:22    279s] | Num insts undone                  |       0  |       0    |
[01/22 17:21:22    279s] | Num insts Downsized               |       0  |       0    |
[01/22 17:21:22    279s] | Num insts Samesized               |       0  |       0    |
[01/22 17:21:22    279s] | Num insts Upsized                 |       0  |       0    |
[01/22 17:21:22    279s] | Num multiple commits+uncommits    |       0  |       -    |
[01/22 17:21:22    279s] --------------------------------------------------------------
[01/22 17:21:22    279s] Bottom Preferred Layer:
[01/22 17:21:22    279s]     None
[01/22 17:21:22    279s] Via Pillar Rule:
[01/22 17:21:22    279s]     None
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/22 17:21:22    279s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[01/22 17:21:22    279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2157.6M, EPOCH TIME: 1769082682.504813
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2153.6M, EPOCH TIME: 1769082682.506669
[01/22 17:21:22    279s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2153.6M, EPOCH TIME: 1769082682.528081
[01/22 17:21:22    279s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2153.6M, EPOCH TIME: 1769082682.528540
[01/22 17:21:22    279s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2153.6M, EPOCH TIME: 1769082682.537010
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] OPERPROF:       Starting CMU at level 4, MEM:2153.6M, EPOCH TIME: 1769082682.554633
[01/22 17:21:22    279s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.555101
[01/22 17:21:22    279s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:2153.6M, EPOCH TIME: 1769082682.555201
[01/22 17:21:22    279s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2153.6M, EPOCH TIME: 1769082682.555255
[01/22 17:21:22    279s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.555305
[01/22 17:21:22    279s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2153.6M, EPOCH TIME: 1769082682.555360
[01/22 17:21:22    279s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.555434
[01/22 17:21:22    279s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.027, MEM:2153.6M, EPOCH TIME: 1769082682.555527
[01/22 17:21:22    279s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.027, MEM:2153.6M, EPOCH TIME: 1769082682.555573
[01/22 17:21:22    279s] TDRefine: refinePlace mode is spiral
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15263.3
[01/22 17:21:22    279s] OPERPROF: Starting RefinePlace at level 1, MEM:2153.6M, EPOCH TIME: 1769082682.555641
[01/22 17:21:22    279s] *** Starting refinePlace (0:04:40 mem=2153.6M) ***
[01/22 17:21:22    279s] Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2153.6M, EPOCH TIME: 1769082682.558170
[01/22 17:21:22    279s] Starting refinePlace ...
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] One DDP V2 for no tweak run.
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:21:22    279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/22 17:21:22    279s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:22    279s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:22    279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2153.6MB) @(0:04:40 - 0:04:40).
[01/22 17:21:22    279s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:22    279s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.6MB
[01/22 17:21:22    279s] Statistics of distance of Instance movement in refine placement:
[01/22 17:21:22    279s]   maximum (X+Y) =         0.00 um
[01/22 17:21:22    279s]   mean    (X+Y) =         0.00 um
[01/22 17:21:22    279s] Summary Report:
[01/22 17:21:22    279s] Instances move: 0 (out of 23 movable)
[01/22 17:21:22    279s] Instances flipped: 0
[01/22 17:21:22    279s] Mean displacement: 0.00 um
[01/22 17:21:22    279s] Max displacement: 0.00 um 
[01/22 17:21:22    279s] Total instances moved : 0
[01/22 17:21:22    279s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.026, MEM:2153.6M, EPOCH TIME: 1769082682.584437
[01/22 17:21:22    279s] Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
[01/22 17:21:22    279s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2153.6MB
[01/22 17:21:22    279s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2153.6MB) @(0:04:40 - 0:04:40).
[01/22 17:21:22    279s] *** Finished refinePlace (0:04:40 mem=2153.6M) ***
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15263.3
[01/22 17:21:22    279s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.030, MEM:2153.6M, EPOCH TIME: 1769082682.585775
[01/22 17:21:22    279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2153.6M, EPOCH TIME: 1769082682.615183
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2153.6M, EPOCH TIME: 1769082682.616735
[01/22 17:21:22    279s] *** maximum move = 0.00 um ***
[01/22 17:21:22    279s] *** Finished re-routing un-routed nets (2153.6M) ***
[01/22 17:21:22    279s] OPERPROF: Starting DPlace-Init at level 1, MEM:2153.6M, EPOCH TIME: 1769082682.617648
[01/22 17:21:22    279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2153.6M, EPOCH TIME: 1769082682.619712
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] OPERPROF:     Starting CMU at level 3, MEM:2153.6M, EPOCH TIME: 1769082682.627670
[01/22 17:21:22    279s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.627921
[01/22 17:21:22    279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2153.6M, EPOCH TIME: 1769082682.627973
[01/22 17:21:22    279s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2153.6M, EPOCH TIME: 1769082682.628007
[01/22 17:21:22    279s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.628043
[01/22 17:21:22    279s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2153.6M, EPOCH TIME: 1769082682.628082
[01/22 17:21:22    279s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2153.6M, EPOCH TIME: 1769082682.628138
[01/22 17:21:22    279s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:2153.6M, EPOCH TIME: 1769082682.628202
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2153.6M) ***
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.7
[01/22 17:21:22    279s] *** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:04:39.6/0:35:00.9 (0.1), mem = 2153.6M
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step TAT Report : AreaOpt #2 / place_opt_design #2                             21.15-s110_1
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptGetWeight           ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptEval                ]     16   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptCommit              ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ RefinePlace            ]      1   0:00:00.1  (  48.5 % )     0:00:00.1 /  0:00:00.1    0.5
[01/22 17:21:22    279s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ MISC                   ]          0:00:00.1  (  48.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.6M, EPOCH TIME: 1769082682.629632
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2096.6M, EPOCH TIME: 1769082682.631245
[01/22 17:21:22    279s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:22    279s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2096.55M, totSessionCpu=0:04:40).
[01/22 17:21:22    279s] **INFO: Flow update: Design timing is met.
[01/22 17:21:22    279s] Begin: GigaOpt postEco DRV Optimization
[01/22 17:21:22    279s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/22 17:21:22    279s] *** DrvOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:39.6/0:35:01.0 (0.1), mem = 2096.6M
[01/22 17:21:22    279s] Info: 2 clock nets excluded from IPO operation.
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.15263.8
[01/22 17:21:22    279s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/22 17:21:22    279s] ### Creating PhyDesignMc. totSessionCpu=0:04:40 mem=2096.6M
[01/22 17:21:22    279s] OPERPROF: Starting DPlace-Init at level 1, MEM:2096.6M, EPOCH TIME: 1769082682.711382
[01/22 17:21:22    279s] Processing tracks to init pin-track alignment.
[01/22 17:21:22    279s] z: 2, totalTracks: 1
[01/22 17:21:22    279s] z: 4, totalTracks: 1
[01/22 17:21:22    279s] z: 6, totalTracks: 1
[01/22 17:21:22    279s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:22    279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2096.6M, EPOCH TIME: 1769082682.713668
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] OPERPROF:     Starting CMU at level 3, MEM:2096.6M, EPOCH TIME: 1769082682.721558
[01/22 17:21:22    279s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2096.6M, EPOCH TIME: 1769082682.721813
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:22    279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2096.6M, EPOCH TIME: 1769082682.721870
[01/22 17:21:22    279s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2096.6M, EPOCH TIME: 1769082682.721904
[01/22 17:21:22    279s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2096.6M, EPOCH TIME: 1769082682.721940
[01/22 17:21:22    279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2096.6MB).
[01/22 17:21:22    279s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.011, MEM:2096.6M, EPOCH TIME: 1769082682.722013
[01/22 17:21:22    279s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/22 17:21:22    279s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:40 mem=2096.6M
[01/22 17:21:22    279s] ### Creating RouteCongInterface, started
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] #optDebug: {0, 1.000}
[01/22 17:21:22    279s] ### Creating RouteCongInterface, finished
[01/22 17:21:22    279s] {MG  {5 0 28.7 0.54538} }
[01/22 17:21:22    279s] ### Creating LA Mngr. totSessionCpu=0:04:40 mem=2096.6M
[01/22 17:21:22    279s] ### Creating LA Mngr, finished. totSessionCpu=0:04:40 mem=2096.6M
[01/22 17:21:22    279s] [GPS-DRV] Optimizer parameters ============================= 
[01/22 17:21:22    279s] [GPS-DRV] maxDensity (design): 0.95
[01/22 17:21:22    279s] [GPS-DRV] maxLocalDensity: 0.98
[01/22 17:21:22    279s] [GPS-DRV] All active and enabled setup views
[01/22 17:21:22    279s] [GPS-DRV]     fast_view
[01/22 17:21:22    279s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/22 17:21:22    279s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/22 17:21:22    279s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/22 17:21:22    279s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/22 17:21:22    279s] [GPS-DRV] timing-driven DRV settings
[01/22 17:21:22    279s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/22 17:21:22    279s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2153.8M, EPOCH TIME: 1769082682.833046
[01/22 17:21:22    279s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2153.8M, EPOCH TIME: 1769082682.833104
[01/22 17:21:22    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:22    279s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/22 17:21:22    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:22    279s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/22 17:21:22    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:22    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:22    279s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%|          |         |
[01/22 17:21:22    279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/22 17:21:22    279s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.60|     0.00|       0|       0|       0| 69.35%| 0:00:00.0|  2153.8M|
[01/22 17:21:22    279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/22 17:21:22    279s] Bottom Preferred Layer:
[01/22 17:21:22    279s]     None
[01/22 17:21:22    279s] Via Pillar Rule:
[01/22 17:21:22    279s]     None
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2153.8M) ***
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %, Total-len 729.91, Stn-len 0
[01/22 17:21:22    279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2134.7M, EPOCH TIME: 1769082682.835040
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2096.7M, EPOCH TIME: 1769082682.836515
[01/22 17:21:22    279s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.15263.8
[01/22 17:21:22    279s] *** DrvOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:39.8/0:35:01.1 (0.1), mem = 2096.7M
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step TAT Report : DrvOpt #3 / place_opt_design #2                              21.15-s110_1
[01/22 17:21:22    279s] =============================================================================================
[01/22 17:21:22    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.8
[01/22 17:21:22    279s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:22    279s] [ MISC                   ]          0:00:00.1  (  89.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/22 17:21:22    279s] ---------------------------------------------------------------------------------------------
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] End: GigaOpt postEco DRV Optimization
[01/22 17:21:22    279s] **INFO: Flow update: Design timing is met.
[01/22 17:21:22    279s] Running refinePlace -preserveRouting true -hardFence false
[01/22 17:21:22    279s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2096.7M, EPOCH TIME: 1769082682.861852
[01/22 17:21:22    279s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2096.7M, EPOCH TIME: 1769082682.861917
[01/22 17:21:22    279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2096.7M, EPOCH TIME: 1769082682.861978
[01/22 17:21:22    279s] Processing tracks to init pin-track alignment.
[01/22 17:21:22    279s] z: 2, totalTracks: 1
[01/22 17:21:22    279s] z: 4, totalTracks: 1
[01/22 17:21:22    279s] z: 6, totalTracks: 1
[01/22 17:21:22    279s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:21:22    279s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2096.7M, EPOCH TIME: 1769082682.864122
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] OPERPROF:         Starting CMU at level 5, MEM:2096.7M, EPOCH TIME: 1769082682.871919
[01/22 17:21:22    279s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.872175
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:21:22    279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.008, MEM:2096.7M, EPOCH TIME: 1769082682.872239
[01/22 17:21:22    279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2096.7M, EPOCH TIME: 1769082682.872273
[01/22 17:21:22    279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.872309
[01/22 17:21:22    279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7MB).
[01/22 17:21:22    279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2096.7M, EPOCH TIME: 1769082682.872379
[01/22 17:21:22    279s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2096.7M, EPOCH TIME: 1769082682.872410
[01/22 17:21:22    279s] TDRefine: refinePlace mode is spiral
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.15263.4
[01/22 17:21:22    279s] OPERPROF:   Starting RefinePlace at level 2, MEM:2096.7M, EPOCH TIME: 1769082682.872451
[01/22 17:21:22    279s] *** Starting refinePlace (0:04:40 mem=2096.7M) ***
[01/22 17:21:22    279s] Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Starting Small incrNP...
[01/22 17:21:22    279s] User Input Parameters:
[01/22 17:21:22    279s] - Congestion Driven    : Off
[01/22 17:21:22    279s] - Timing Driven        : Off
[01/22 17:21:22    279s] - Area-Violation Based : Off
[01/22 17:21:22    279s] - Start Rollback Level : -5
[01/22 17:21:22    279s] - Legalized            : On
[01/22 17:21:22    279s] - Window Based         : Off
[01/22 17:21:22    279s] - eDen incr mode       : Off
[01/22 17:21:22    279s] - Small incr mode      : On
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2096.7M, EPOCH TIME: 1769082682.884655
[01/22 17:21:22    279s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2096.7M, EPOCH TIME: 1769082682.884713
[01/22 17:21:22    279s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.884764
[01/22 17:21:22    279s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/22 17:21:22    279s] Density distribution unevenness ratio = 0.000%
[01/22 17:21:22    279s] Density distribution unevenness ratio (U70) = 0.000%
[01/22 17:21:22    279s] Density distribution unevenness ratio (U80) = 0.000%
[01/22 17:21:22    279s] Density distribution unevenness ratio (U90) = 0.000%
[01/22 17:21:22    279s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.884815
[01/22 17:21:22    279s] cost 0.693548, thresh 1.000000
[01/22 17:21:22    279s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7M)
[01/22 17:21:22    279s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:22    279s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2096.7M, EPOCH TIME: 1769082682.897617
[01/22 17:21:22    279s] Starting refinePlace ...
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] One DDP V2 for no tweak run.
[01/22 17:21:22    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:22    279s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2096.7M, EPOCH TIME: 1769082682.898984
[01/22 17:21:22    279s] DDP initSite1 nrRow 6 nrJob 6
[01/22 17:21:22    279s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2096.7M, EPOCH TIME: 1769082682.899029
[01/22 17:21:22    279s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.899062
[01/22 17:21:22    279s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2096.7M, EPOCH TIME: 1769082682.899094
[01/22 17:21:22    279s] DDP markSite nrRow 6 nrJob 6
[01/22 17:21:22    279s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.899134
[01/22 17:21:22    279s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.899167
[01/22 17:21:22    279s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/22 17:21:22    279s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2096.7M, EPOCH TIME: 1769082682.899710
[01/22 17:21:22    279s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2096.7M, EPOCH TIME: 1769082682.899744
[01/22 17:21:22    279s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.899787
[01/22 17:21:22    279s] ** Cut row section cpu time 0:00:00.0.
[01/22 17:21:22    279s]  ** Cut row section real time 0:00:00.0.
[01/22 17:21:22    279s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2096.7M, EPOCH TIME: 1769082682.899829
[01/22 17:21:22    279s]   Spread Effort: high, pre-route mode, useDDP on.
[01/22 17:21:22    279s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7MB) @(0:04:40 - 0:04:40).
[01/22 17:21:22    279s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:22    279s] wireLenOptFixPriorityInst 7 inst fixed
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/22 17:21:22    279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/22 17:21:22    279s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:22    279s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/22 17:21:22    279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7MB) @(0:04:40 - 0:04:40).
[01/22 17:21:22    279s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/22 17:21:22    279s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.7MB
[01/22 17:21:22    279s] Statistics of distance of Instance movement in refine placement:
[01/22 17:21:22    279s]   maximum (X+Y) =         0.00 um
[01/22 17:21:22    279s]   mean    (X+Y) =         0.00 um
[01/22 17:21:22    279s] Summary Report:
[01/22 17:21:22    279s] Instances move: 0 (out of 23 movable)
[01/22 17:21:22    279s] Instances flipped: 0
[01/22 17:21:22    279s] Mean displacement: 0.00 um
[01/22 17:21:22    279s] Max displacement: 0.00 um 
[01/22 17:21:22    279s] Total instances moved : 0
[01/22 17:21:22    279s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.004, MEM:2096.7M, EPOCH TIME: 1769082682.901168
[01/22 17:21:22    279s] Total net bbox length = 6.535e+02 (3.211e+02 3.324e+02) (ext = 2.287e+02)
[01/22 17:21:22    279s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.7MB
[01/22 17:21:22    279s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2096.7MB) @(0:04:40 - 0:04:40).
[01/22 17:21:22    279s] *** Finished refinePlace (0:04:40 mem=2096.7M) ***
[01/22 17:21:22    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.15263.4
[01/22 17:21:22    279s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.029, MEM:2096.7M, EPOCH TIME: 1769082682.901369
[01/22 17:21:22    279s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2096.7M, EPOCH TIME: 1769082682.901407
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:22    279s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2096.7M, EPOCH TIME: 1769082682.902805
[01/22 17:21:22    279s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.041, MEM:2096.7M, EPOCH TIME: 1769082682.902855
[01/22 17:21:22    279s] **INFO: Flow update: Design timing is met.
[01/22 17:21:22    279s] **INFO: Flow update: Design timing is met.
[01/22 17:21:22    279s] **INFO: Flow update: Design timing is met.
[01/22 17:21:22    279s] Register exp ratio and priority group on 0 nets on 34 nets : 
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Active setup views:
[01/22 17:21:22    279s]  fast_view
[01/22 17:21:22    279s]   Dominating endpoints: 0
[01/22 17:21:22    279s]   Dominating TNS: -0.000
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
[01/22 17:21:22    279s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:21:22    279s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:21:22    279s] PreRoute RC Extraction called for design counter.
[01/22 17:21:22    279s] RC Extraction called in multi-corner(1) mode.
[01/22 17:21:22    279s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:21:22    279s] Type 'man IMPEXT-6197' for more detail.
[01/22 17:21:22    279s] RCMode: PreRoute
[01/22 17:21:22    279s]       RC Corner Indexes            0   
[01/22 17:21:22    279s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:21:22    279s] Resistance Scaling Factor    : 1.00000 
[01/22 17:21:22    279s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:21:22    279s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:21:22    279s] Shrink Factor                : 1.00000
[01/22 17:21:22    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:21:22    279s] RC Grid backup saved.
[01/22 17:21:22    279s] 
[01/22 17:21:22    279s] Trim Metal Layers:
[01/22 17:21:22    279s] LayerId::1 widthSet size::1
[01/22 17:21:22    279s] LayerId::2 widthSet size::1
[01/22 17:21:22    279s] LayerId::3 widthSet size::1
[01/22 17:21:22    279s] LayerId::4 widthSet size::1
[01/22 17:21:22    279s] LayerId::5 widthSet size::1
[01/22 17:21:22    279s] LayerId::6 widthSet size::1
[01/22 17:21:22    279s] Skipped RC grid update for preRoute extraction.
[01/22 17:21:22    279s] eee: pegSigSF::1.070000
[01/22 17:21:22    279s] Initializing multi-corner resistance tables ...
[01/22 17:21:22    279s] eee: l::1 avDens::0.040862 usedTrk::7.355159 availTrk::180.000000 sigTrk::7.355159
[01/22 17:21:22    279s] eee: l::2 avDens::0.045651 usedTrk::6.972222 availTrk::152.727273 sigTrk::6.972222
[01/22 17:21:22    279s] eee: l::3 avDens::0.037576 usedTrk::6.763690 availTrk::180.000000 sigTrk::6.763690
[01/22 17:21:22    279s] eee: l::4 avDens::0.009603 usedTrk::0.733333 availTrk::76.363636 sigTrk::0.733333
[01/22 17:21:22    279s] eee: l::5 avDens::0.023565 usedTrk::4.241667 availTrk::180.000000 sigTrk::4.241667
[01/22 17:21:22    279s] eee: l::6 avDens::0.032832 usedTrk::3.342857 availTrk::101.818182 sigTrk::3.342857
[01/22 17:21:22    279s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:21:22    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.812000 pMod=83 wcR=0.566400 newSi=0.001600 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:21:22    279s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2127.066M)
[01/22 17:21:22    279s] Skewing Data Summary (End_of_FINAL)
[01/22 17:21:22    279s] --------------------------------------------------
[01/22 17:21:22    279s]  Total skewed count:0
[01/22 17:21:22    279s] --------------------------------------------------
[01/22 17:21:22    279s] Starting delay calculation for Setup views
[01/22 17:21:23    279s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:21:23    279s] #################################################################################
[01/22 17:21:23    279s] # Design Stage: PreRoute
[01/22 17:21:23    279s] # Design Name: counter
[01/22 17:21:23    279s] # Design Mode: 90nm
[01/22 17:21:23    279s] # Analysis Mode: MMMC Non-OCV 
[01/22 17:21:23    279s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:21:23    279s] # Signoff Settings: SI Off 
[01/22 17:21:23    279s] #################################################################################
[01/22 17:21:23    279s] Calculate delays in BcWc mode...
[01/22 17:21:23    279s] Topological Sorting (REAL = 0:00:00.0, MEM = 2125.1M, InitMEM = 2125.1M)
[01/22 17:21:23    279s] Start delay calculation (fullDC) (1 T). (MEM=2125.07)
[01/22 17:21:23    279s] End AAE Lib Interpolated Model. (MEM=2134.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:23    279s] Total number of fetched objects 34
[01/22 17:21:23    279s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:21:23    279s] End delay calculation. (MEM=2121.93 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:21:23    279s] End delay calculation (fullDC). (MEM=2121.93 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:21:23    279s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2121.9M) ***
[01/22 17:21:23    279s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:04:40 mem=2121.9M)
[01/22 17:21:23    279s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2121.93 MB )
[01/22 17:21:23    279s] (I)      ==================== Layers =====================
[01/22 17:21:23    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:23    279s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/22 17:21:23    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:23    279s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[01/22 17:21:23    279s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[01/22 17:21:23    279s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[01/22 17:21:23    279s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[01/22 17:21:23    279s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[01/22 17:21:23    279s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/22 17:21:23    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:23    279s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/22 17:21:23    279s] (I)      +-----+----+---------+---------+--------+-------+
[01/22 17:21:23    279s] (I)      Started Import and model ( Curr Mem: 2121.93 MB )
[01/22 17:21:23    279s] (I)      Default pattern map key = counter_default.
[01/22 17:21:23    279s] (I)      == Non-default Options ==
[01/22 17:21:23    279s] (I)      Build term to term wires                           : false
[01/22 17:21:23    279s] (I)      Maximum routing layer                              : 6
[01/22 17:21:23    279s] (I)      Number of threads                                  : 1
[01/22 17:21:23    279s] (I)      Method to set GCell size                           : row
[01/22 17:21:23    279s] (I)      Counted 107 PG shapes. We will not process PG shapes layer by layer.
[01/22 17:21:23    279s] (I)      Use row-based GCell size
[01/22 17:21:23    279s] (I)      Use row-based GCell align
[01/22 17:21:23    279s] (I)      layer 0 area = 0
[01/22 17:21:23    279s] (I)      layer 1 area = 0
[01/22 17:21:23    279s] (I)      layer 2 area = 0
[01/22 17:21:23    279s] (I)      layer 3 area = 0
[01/22 17:21:23    279s] (I)      layer 4 area = 0
[01/22 17:21:23    279s] (I)      layer 5 area = 0
[01/22 17:21:23    279s] (I)      GCell unit size   : 10080
[01/22 17:21:23    279s] (I)      GCell multiplier  : 1
[01/22 17:21:23    279s] (I)      GCell row height  : 10080
[01/22 17:21:23    279s] (I)      Actual row height : 10080
[01/22 17:21:23    279s] (I)      GCell align ref   : 21120 20160
[01/22 17:21:23    279s] [NR-eGR] Track table information for default rule: 
[01/22 17:21:23    279s] [NR-eGR] Metal1 has single uniform track structure
[01/22 17:21:23    279s] [NR-eGR] Metal2 has single uniform track structure
[01/22 17:21:23    279s] [NR-eGR] Metal3 has single uniform track structure
[01/22 17:21:23    279s] [NR-eGR] Metal4 has single uniform track structure
[01/22 17:21:23    279s] [NR-eGR] Metal5 has single uniform track structure
[01/22 17:21:23    279s] [NR-eGR] Metal6 has single uniform track structure
[01/22 17:21:23    279s] (I)      ================ Default via ================
[01/22 17:21:23    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:23    279s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[01/22 17:21:23    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:23    279s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[01/22 17:21:23    279s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[01/22 17:21:23    279s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[01/22 17:21:23    279s] (I)      | 4 |    4  via4       |   32  V45_1x2_VH_N |
[01/22 17:21:23    279s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[01/22 17:21:23    279s] (I)      +---+------------------+--------------------+
[01/22 17:21:23    279s] [NR-eGR] Read 150 PG shapes
[01/22 17:21:23    279s] [NR-eGR] Read 0 clock shapes
[01/22 17:21:23    279s] [NR-eGR] Read 0 other shapes
[01/22 17:21:23    279s] [NR-eGR] #Routing Blockages  : 0
[01/22 17:21:23    279s] [NR-eGR] #Instance Blockages : 0
[01/22 17:21:23    279s] [NR-eGR] #PG Blockages       : 150
[01/22 17:21:23    279s] [NR-eGR] #Halo Blockages     : 0
[01/22 17:21:23    279s] [NR-eGR] #Boundary Blockages : 0
[01/22 17:21:23    279s] [NR-eGR] #Clock Blockages    : 0
[01/22 17:21:23    279s] [NR-eGR] #Other Blockages    : 0
[01/22 17:21:23    279s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/22 17:21:23    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/22 17:21:23    279s] [NR-eGR] Read 27 nets ( ignored 0 )
[01/22 17:21:23    279s] (I)      early_global_route_priority property id does not exist.
[01/22 17:21:23    279s] (I)      Read Num Blocks=150  Num Prerouted Wires=0  Num CS=0
[01/22 17:21:23    279s] (I)      Layer 1 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:23    279s] (I)      Layer 2 (H) : #blockages 28 : #preroutes 0
[01/22 17:21:23    279s] (I)      Layer 3 (V) : #blockages 28 : #preroutes 0
[01/22 17:21:23    279s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[01/22 17:21:23    279s] (I)      Layer 5 (V) : #blockages 26 : #preroutes 0
[01/22 17:21:23    279s] (I)      Number of ignored nets                =      0
[01/22 17:21:23    279s] (I)      Number of connected nets              =      0
[01/22 17:21:23    279s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of clock nets                  =      2.  Ignored: No
[01/22 17:21:23    279s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/22 17:21:23    279s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/22 17:21:23    279s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/22 17:21:23    279s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[01/22 17:21:23    279s] (I)      Ndr track 0 does not exist
[01/22 17:21:23    279s] (I)      ---------------------Grid Graph Info--------------------
[01/22 17:21:23    279s] (I)      Routing area        : (0, 0) - (124080, 100800)
[01/22 17:21:23    279s] (I)      Core area           : (21120, 20160) - (102960, 80640)
[01/22 17:21:23    279s] (I)      Site width          :  1320  (dbu)
[01/22 17:21:23    279s] (I)      Row height          : 10080  (dbu)
[01/22 17:21:23    279s] (I)      GCell row height    : 10080  (dbu)
[01/22 17:21:23    279s] (I)      GCell width         : 10080  (dbu)
[01/22 17:21:23    279s] (I)      GCell height        : 10080  (dbu)
[01/22 17:21:23    279s] (I)      Grid                :    13    10     6
[01/22 17:21:23    279s] (I)      Layer numbers       :     1     2     3     4     5     6
[01/22 17:21:23    279s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[01/22 17:21:23    279s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[01/22 17:21:23    279s] (I)      Default wire width  :   460   560   560   560   560   880
[01/22 17:21:23    279s] (I)      Default wire space  :   460   560   560   560   560   920
[01/22 17:21:23    279s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[01/22 17:21:23    279s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[01/22 17:21:23    279s] (I)      First track coord   :   560   660   560   660   560  1980
[01/22 17:21:23    279s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[01/22 17:21:23    279s] (I)      Total num of tracks :    90    94    90    94    90    62
[01/22 17:21:23    279s] (I)      Num of masks        :     1     1     1     1     1     1
[01/22 17:21:23    279s] (I)      Num of trim masks   :     0     0     0     0     0     0
[01/22 17:21:23    279s] (I)      --------------------------------------------------------
[01/22 17:21:23    279s] 
[01/22 17:21:23    279s] [NR-eGR] ============ Routing rule table ============
[01/22 17:21:23    279s] [NR-eGR] Rule id: 0  Nets: 27
[01/22 17:21:23    279s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/22 17:21:23    279s] (I)                    Layer     2     3     4     5     6 
[01/22 17:21:23    279s] (I)                    Pitch  1320  1120  1320  1120  1980 
[01/22 17:21:23    279s] (I)             #Used tracks     1     1     1     1     1 
[01/22 17:21:23    279s] (I)       #Fully used tracks     1     1     1     1     1 
[01/22 17:21:23    279s] [NR-eGR] ========================================
[01/22 17:21:23    279s] [NR-eGR] 
[01/22 17:21:23    279s] (I)      =============== Blocked Tracks ===============
[01/22 17:21:23    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:23    279s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/22 17:21:23    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:23    279s] (I)      |     1 |       0 |        0 |         0.00% |
[01/22 17:21:23    279s] (I)      |     2 |     940 |      112 |        11.91% |
[01/22 17:21:23    279s] (I)      |     3 |    1170 |       44 |         3.76% |
[01/22 17:21:23    279s] (I)      |     4 |     940 |      112 |        11.91% |
[01/22 17:21:23    279s] (I)      |     5 |    1170 |      236 |        20.17% |
[01/22 17:21:23    279s] (I)      |     6 |     620 |      120 |        19.35% |
[01/22 17:21:23    279s] (I)      +-------+---------+----------+---------------+
[01/22 17:21:23    279s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2121.93 MB )
[01/22 17:21:23    279s] (I)      Reset routing kernel
[01/22 17:21:23    279s] (I)      Started Global Routing ( Curr Mem: 2121.93 MB )
[01/22 17:21:23    279s] (I)      totalPins=93  totalGlobalPin=88 (94.62%)
[01/22 17:21:23    279s] (I)      total 2D Cap : 4376 = (2084 H, 2292 V)
[01/22 17:21:23    279s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 6]
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1a Route ============
[01/22 17:21:23    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1b Route ============
[01/22 17:21:23    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:23    279s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[01/22 17:21:23    279s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/22 17:21:23    279s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1c Route ============
[01/22 17:21:23    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1d Route ============
[01/22 17:21:23    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1e Route ============
[01/22 17:21:23    279s] (I)      Usage: 136 = (64 H, 72 V) = (3.07% H, 3.14% V) = (3.226e+02um H, 3.629e+02um V)
[01/22 17:21:23    279s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.854400e+02um
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] (I)      ============  Phase 1l Route ============
[01/22 17:21:23    279s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/22 17:21:23    279s] (I)      Layer  2:        808        92         0           0         893    ( 0.00%) 
[01/22 17:21:23    279s] (I)      Layer  3:       1052        63         0           0        1080    ( 0.00%) 
[01/22 17:21:23    279s] (I)      Layer  4:        808         8         0           0         893    ( 0.00%) 
[01/22 17:21:23    279s] (I)      Layer  5:        870         0         0           0        1080    ( 0.00%) 
[01/22 17:21:23    279s] (I)      Layer  6:        453         0         0           0         596    ( 0.00%) 
[01/22 17:21:23    279s] (I)      Total:          3991       163         0           0        4541    ( 0.00%) 
[01/22 17:21:23    279s] (I)      
[01/22 17:21:23    279s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/22 17:21:23    279s] [NR-eGR]                        OverCon            
[01/22 17:21:23    279s] [NR-eGR]                         #Gcell     %Gcell
[01/22 17:21:23    279s] [NR-eGR]        Layer             (1-0)    OverCon
[01/22 17:21:23    279s] [NR-eGR] ----------------------------------------------
[01/22 17:21:23    279s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR] ----------------------------------------------
[01/22 17:21:23    279s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/22 17:21:23    279s] [NR-eGR] 
[01/22 17:21:23    279s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2129.94 MB )
[01/22 17:21:23    279s] (I)      total 2D Cap : 4404 = (2096 H, 2308 V)
[01/22 17:21:23    279s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/22 17:21:23    279s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2129.94 MB )
[01/22 17:21:23    279s] (I)      ==================================== Runtime Summary ====================================
[01/22 17:21:23    279s] (I)       Step                                        %      Start     Finish      Real       CPU 
[01/22 17:21:23    279s] (I)      -----------------------------------------------------------------------------------------
[01/22 17:21:23    279s] (I)       Early Global Route kernel             100.00%  14.76 sec  14.78 sec  0.02 sec  0.02 sec 
[01/22 17:21:23    279s] (I)       +-Import and model                     40.55%  14.77 sec  14.78 sec  0.01 sec  0.01 sec 
[01/22 17:21:23    279s] (I)       | +-Create place DB                     3.78%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Import place data                 2.90%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read instances and placement    0.55%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read nets                       0.49%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Create route DB                    24.84%  14.77 sec  14.77 sec  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Import route data (1T)           22.18%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read blockages ( Layer 2-6 )    6.39%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read routing blockages        0.02%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read instance blockages       0.16%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read PG blockages             0.37%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read clock blockages          0.13%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read other blockages          0.12%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read halo blockages           0.03%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Read boundary cut boxes       0.02%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read blackboxes                 0.11%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read prerouted                  0.35%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read unlegalized nets           0.03%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Read nets                       0.51%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Set up via pillars              0.03%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Initialize 3D grid graph        0.08%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Model blockage capacity         1.66%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | | +-Initialize 3D capacity        0.82%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Read aux data                       0.02%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Others data preparation             0.45%  14.77 sec  14.77 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Create route kernel                 6.97%  14.77 sec  14.78 sec  0.00 sec  0.01 sec 
[01/22 17:21:23    279s] (I)       +-Global Routing                       37.32%  14.78 sec  14.78 sec  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Initialization                      0.14%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Net group 1                        34.53%  14.78 sec  14.78 sec  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Generate topology                 0.15%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1a                          2.50%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Pattern routing (1T)            1.59%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Add via demand to 2D            0.06%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1b                          0.18%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1c                          0.09%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1d                          0.06%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1e                          0.63%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Route legalization              0.01%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | +-Phase 1l                         27.79%  14.78 sec  14.78 sec  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | | | +-Layer assignment (1T)          27.33%  14.78 sec  14.78 sec  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Clean cong LA                       0.01%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       +-Export 3D cong map                    0.72%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)       | +-Export 2D cong map                  0.18%  14.78 sec  14.78 sec  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)      ==================== Summary by functions =====================
[01/22 17:21:23    279s] (I)       Lv  Step                                %      Real       CPU 
[01/22 17:21:23    279s] (I)      ---------------------------------------------------------------
[01/22 17:21:23    279s] (I)        0  Early Global Route kernel     100.00%  0.02 sec  0.02 sec 
[01/22 17:21:23    279s] (I)        1  Import and model               40.55%  0.01 sec  0.01 sec 
[01/22 17:21:23    279s] (I)        1  Global Routing                 37.32%  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        1  Export 3D cong map              0.72%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Net group 1                    34.53%  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Create route DB                24.84%  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Create route kernel             6.97%  0.00 sec  0.01 sec 
[01/22 17:21:23    279s] (I)        2  Create place DB                 3.78%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Others data preparation         0.45%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Export 2D cong map              0.18%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Initialization                  0.14%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Read aux data                   0.02%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1l                       27.79%  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Import route data (1T)         22.18%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Import place data               2.90%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1a                        2.50%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1e                        0.63%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1b                        0.18%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Generate topology               0.15%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1c                        0.09%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        3  Phase 1d                        0.06%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Layer assignment (1T)          27.33%  0.01 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read blockages ( Layer 2-6 )    6.39%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Model blockage capacity         1.66%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Pattern routing (1T)            1.59%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read nets                       1.00%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read instances and placement    0.55%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read prerouted                  0.35%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read blackboxes                 0.11%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Initialize 3D capacity          0.82%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read PG blockages               0.37%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read instance blockages         0.16%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read clock blockages            0.13%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read other blockages            0.12%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read routing blockages          0.02%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] (I)        5  Read boundary cut boxes         0.02%  0.00 sec  0.00 sec 
[01/22 17:21:23    279s] OPERPROF: Starting HotSpotCal at level 1, MEM:2129.9M, EPOCH TIME: 1769082683.149536
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:21:23    279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:21:23    279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1769082683.149746
[01/22 17:21:23    279s] [hotspot] Hotspot report including placement blocked areas
[01/22 17:21:23    279s] OPERPROF: Starting HotSpotCal at level 1, MEM:2129.9M, EPOCH TIME: 1769082683.149855
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] [hotspot] |            |   max hotspot | total hotspot |
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] [hotspot] | normalized |          0.00 |          0.00 |
[01/22 17:21:23    279s] [hotspot] +------------+---------------+---------------+
[01/22 17:21:23    279s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:21:23    279s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:21:23    279s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1769082683.150051
[01/22 17:21:23    279s] Reported timing to dir ./timingReports
[01/22 17:21:23    279s] **optDesign ... cpu = 0:00:07, real = 0:00:15, mem = 1352.0M, totSessionCpu=0:04:40 **
[01/22 17:21:23    279s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2076.9M, EPOCH TIME: 1769082683.192652
[01/22 17:21:23    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:23    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:23    279s] 
[01/22 17:21:23    279s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:23    279s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:2076.9M, EPOCH TIME: 1769082683.200649
[01/22 17:21:23    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:23    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 fast_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.598  |  0.598  |  0.835  |  1.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.4M, EPOCH TIME: 1769082685.501456
[01/22 17:21:25    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:25    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2092.4M, EPOCH TIME: 1769082685.509967
[01/22 17:21:25    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2092.4M, EPOCH TIME: 1769082685.513190
[01/22 17:21:25    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:21:25    280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2092.4M, EPOCH TIME: 1769082685.520771
[01/22 17:21:25    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] **optDesign ... cpu = 0:00:07, real = 0:00:17, mem = 1354.8M, totSessionCpu=0:04:40 **
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:21:25    280s] Deleting Lib Analyzer.
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] TimeStamp Deleting Cell Server End ...
[01/22 17:21:25    280s] *** Finished optDesign ***
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.5 real=0:00:22.5)
[01/22 17:21:25    280s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:01.9)
[01/22 17:21:25    280s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[01/22 17:21:25    280s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:01.1)
[01/22 17:21:25    280s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.6)
[01/22 17:21:25    280s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[01/22 17:21:25    280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:21:25    280s] clean pInstBBox. size 0
[01/22 17:21:25    280s] All LLGs are deleted
[01/22 17:21:25    280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:21:25    280s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2092.4M, EPOCH TIME: 1769082685.807555
[01/22 17:21:25    280s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2092.4M, EPOCH TIME: 1769082685.807680
[01/22 17:21:25    280s] Disable CTE adjustment.
[01/22 17:21:25    280s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:21:25    280s] #optDebug: fT-D <X 1 0 0 0>
[01/22 17:21:25    280s] VSMManager cleared!
[01/22 17:21:25    280s] **place_opt_design ... cpu = 0:00:08, real = 0:00:24, mem = 2039.4M **
[01/22 17:21:25    280s] *** Finished GigaPlace ***
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:21:25    280s] Severity  ID               Count  Summary                                  
[01/22 17:21:25    280s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[01/22 17:21:25    280s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/22 17:21:25    280s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/22 17:21:25    280s] *** Message Summary: 8 warning(s), 0 error(s)
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] *** place_opt_design #2 [finish] : cpu/real = 0:00:08.3/0:00:24.7 (0.3), totSession cpu/real = 0:04:40.2/0:35:04.1 (0.1), mem = 2039.4M
[01/22 17:21:25    280s] 
[01/22 17:21:25    280s] =============================================================================================
[01/22 17:21:25    280s]  Final TAT Report : place_opt_design #2                                         21.15-s110_1
[01/22 17:21:25    280s] =============================================================================================
[01/22 17:21:25    280s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:21:25    280s] ---------------------------------------------------------------------------------------------
[01/22 17:21:25    280s] [ InitOpt                ]      1   0:00:03.0  (  12.3 % )     0:00:05.8 /  0:00:02.1    0.4
[01/22 17:21:25    280s] [ GlobalOpt              ]      1   0:00:00.9  (   3.7 % )     0:00:00.9 /  0:00:00.8    0.8
[01/22 17:21:25    280s] [ DrvOpt                 ]      3   0:00:01.3  (   5.2 % )     0:00:01.3 /  0:00:00.9    0.7
[01/22 17:21:25    280s] [ SimplifyNetlist        ]      1   0:00:01.9  (   7.7 % )     0:00:01.9 /  0:00:00.9    0.5
[01/22 17:21:25    280s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/22 17:21:25    280s] [ AreaOpt                ]      2   0:00:01.0  (   3.9 % )     0:00:01.1 /  0:00:00.8    0.7
[01/22 17:21:25    280s] [ ViewPruning            ]      8   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.4
[01/22 17:21:25    280s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.7 % )     0:00:05.0 /  0:00:00.4    0.1
[01/22 17:21:25    280s] [ DrvReport              ]      2   0:00:02.0  (   8.2 % )     0:00:02.0 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ CongRefineRouteType    ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.0    0.2
[01/22 17:21:25    280s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:21:25    280s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ GlobalPlace            ]      1   0:00:07.1  (  28.8 % )     0:00:07.2 /  0:00:01.3    0.2
[01/22 17:21:25    280s] [ IncrReplace            ]      1   0:00:00.7  (   2.8 % )     0:00:00.9 /  0:00:00.5    0.5
[01/22 17:21:25    280s] [ RefinePlace            ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.4
[01/22 17:21:25    280s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.6
[01/22 17:21:25    280s] [ ExtractRC              ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.4
[01/22 17:21:25    280s] [ TimingUpdate           ]     32   0:00:00.5  (   1.9 % )     0:00:02.3 /  0:00:00.5    0.2
[01/22 17:21:25    280s] [ FullDelayCalc          ]      3   0:00:02.0  (   8.0 % )     0:00:02.0 /  0:00:00.4    0.2
[01/22 17:21:25    280s] [ TimingReport           ]      2   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.0    0.0
[01/22 17:21:25    280s] [ GenerateReports        ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.0    0.1
[01/22 17:21:25    280s] [ MISC                   ]          0:00:02.4  (   9.7 % )     0:00:02.4 /  0:00:00.6    0.3
[01/22 17:21:25    280s] ---------------------------------------------------------------------------------------------
[01/22 17:21:25    280s]  place_opt_design #2 TOTAL          0:00:24.7  ( 100.0 % )     0:00:24.7 /  0:00:08.3    0.3
[01/22 17:21:25    280s] ---------------------------------------------------------------------------------------------
[01/22 17:21:25    280s] 
[01/22 17:21:32    280s] <CMD> setDrawView place
[01/22 17:21:37    281s] <CMD> zoomBox 3.56100 3.10500 52.86800 47.24550
[01/22 17:21:37    281s] <CMD> zoomBox 6.16350 6.40600 48.07450 43.92550
[01/22 17:21:37    281s] <CMD> zoomBox 8.37550 9.21200 44.00000 41.10350
[01/22 17:21:38    281s] <CMD> zoomBox 11.85400 13.62400 37.59250 36.66550
[01/22 17:21:39    281s] <CMD> zoomBox 8.37500 9.21150 44.00000 41.10350
[01/22 17:21:40    281s] <CMD> fit
[01/22 17:22:32    289s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 } -name 2w2s
[01/22 17:22:51    292s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal4 -top_preferred_layer Metal5
[01/22 17:22:59    293s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[01/22 17:22:59    293s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[01/22 17:22:59    293s] <CMD> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
[01/22 17:23:01    293s] <CMD> set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}
[01/22 17:23:10    294s] <CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
[01/22 17:23:14    294s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[01/22 17:23:15    294s] Creating clock tree spec for modes (timing configs): constraints_fast constraints_slow constraints_typ
[01/22 17:23:15    294s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/22 17:23:16    294s] 
[01/22 17:23:16    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:23:16    294s] Summary for sequential cells identification: 
[01/22 17:23:16    294s]   Identified SBFF number: 116
[01/22 17:23:16    294s]   Identified MBFF number: 0
[01/22 17:23:16    294s]   Identified SB Latch number: 0
[01/22 17:23:16    294s]   Identified MB Latch number: 0
[01/22 17:23:16    294s]   Not identified SBFF number: 24
[01/22 17:23:16    294s]   Not identified MBFF number: 0
[01/22 17:23:16    294s]   Not identified SB Latch number: 0
[01/22 17:23:16    294s]   Not identified MB Latch number: 0
[01/22 17:23:16    294s]   Number of sequential cells which are not FFs: 38
[01/22 17:23:16    294s]  Visiting view : fast_view
[01/22 17:23:16    294s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:23:16    294s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:23:16    294s]  Visiting view : fast_view
[01/22 17:23:16    294s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:23:16    294s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:23:16    294s] TLC MultiMap info (StdDelay):
[01/22 17:23:16    294s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:23:16    294s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:23:16    294s]  Setting StdDelay to: 25.4ps
[01/22 17:23:16    294s] 
[01/22 17:23:16    294s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:23:17    294s] Ignoring AAE DB Resetting ...
[01/22 17:23:17    294s] Reset timing graph...
[01/22 17:23:17    294s] Ignoring AAE DB Resetting ...
[01/22 17:23:17    294s] Reset timing graph done.
[01/22 17:23:17    294s] Ignoring AAE DB Resetting ...
[01/22 17:23:17    294s] Analyzing clock structure...
[01/22 17:23:17    294s] Analyzing clock structure done.
[01/22 17:23:17    294s] Reset timing graph...
[01/22 17:23:17    294s] Ignoring AAE DB Resetting ...
[01/22 17:23:17    294s] Reset timing graph done.
[01/22 17:23:17    294s] Ignoring AAE DB Resetting ...
[01/22 17:23:17    294s] Wrote: ccopt.spec
[01/22 17:23:22    295s] <CMD> get_ccopt_clock_trees
[01/22 17:23:22    295s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[01/22 17:23:22    295s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[01/22 17:23:22    295s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[01/22 17:23:23    295s] Extracting original clock gating for clk...
[01/22 17:23:23    295s]   clock_tree clk contains 9 sinks and 1 clock gates.
[01/22 17:23:23    295s] Extracting original clock gating for clk done.
[01/22 17:23:23    295s] <CMD> set_ccopt_property clock_period -pin clk 2
[01/22 17:23:23    295s] <CMD> set_ccopt_property timing_connectivity_info {}
[01/22 17:23:23    295s] <CMD> create_ccopt_skew_group -name clk/constraints_fast -sources clk -auto_sinks
[01/22 17:23:23    295s] The skew group clk/constraints_fast was created. It contains 9 sinks and 1 sources.
[01/22 17:23:23    295s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_fast true
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_fast clk
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_fast constraints_fast
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_fast dalay_corner_fast
[01/22 17:23:23    295s] <CMD> create_ccopt_skew_group -name clk/constraints_slow -sources clk -auto_sinks
[01/22 17:23:23    295s] The skew group clk/constraints_slow was created. It contains 9 sinks and 1 sources.
[01/22 17:23:23    295s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_slow true
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_slow clk
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_slow constraints_slow
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_slow delay_corner_slow
[01/22 17:23:23    295s] <CMD> create_ccopt_skew_group -name clk/constraints_typ -sources clk -auto_sinks
[01/22 17:23:23    295s] The skew group clk/constraints_typ was created. It contains 9 sinks and 1 sources.
[01/22 17:23:23    295s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraints_typ true
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraints_typ clk
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraints_typ constraints_typ
[01/22 17:23:23    295s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraints_typ delay_corner_tpy
[01/22 17:23:23    295s] <CMD> check_ccopt_clock_tree_convergence
[01/22 17:23:23    295s] Checking clock tree convergence...
[01/22 17:23:23    295s] Checking clock tree convergence done.
[01/22 17:23:23    295s] <CMD> get_ccopt_property auto_design_state_for_ilms
[01/22 17:23:40    297s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/22 17:23:48    298s] <CMD> timeDesign -postCTS
[01/22 17:23:48    298s] *** timeDesign #1 [begin] : totSession cpu/real = 0:04:58.7/0:37:27.2 (0.1), mem = 2035.7M
[01/22 17:23:49    298s] Turning off fast DC mode.
[01/22 17:23:49    298s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2006.7M, EPOCH TIME: 1769082829.172063
[01/22 17:23:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] All LLGs are deleted
[01/22 17:23:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2006.7M, EPOCH TIME: 1769082829.172151
[01/22 17:23:49    298s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2006.7M, EPOCH TIME: 1769082829.172197
[01/22 17:23:49    298s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2006.7M, EPOCH TIME: 1769082829.172259
[01/22 17:23:49    298s] Start to check current routing status for nets...
[01/22 17:23:49    298s] All nets are already routed correctly.
[01/22 17:23:49    298s] End to check current routing status for nets (mem=2006.7M)
[01/22 17:23:49    298s] Effort level <high> specified for reg2reg path_group
[01/22 17:23:49    298s] Effort level <high> specified for reg2cgate path_group
[01/22 17:23:49    298s] All LLGs are deleted
[01/22 17:23:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.4M, EPOCH TIME: 1769082829.209882
[01/22 17:23:49    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1769082829.210173
[01/22 17:23:49    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.4M, EPOCH TIME: 1769082829.210234
[01/22 17:23:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2016.4M, EPOCH TIME: 1769082829.210460
[01/22 17:23:49    298s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:49    298s] Core basic site is tsm3site
[01/22 17:23:49    298s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2016.4M, EPOCH TIME: 1769082829.217901
[01/22 17:23:49    298s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:49    298s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:49    298s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1769082829.217997
[01/22 17:23:49    298s] Fast DP-INIT is on for default
[01/22 17:23:49    298s] Atter site array init, number of instance map data is 0.
[01/22 17:23:49    298s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2016.4M, EPOCH TIME: 1769082829.219244
[01/22 17:23:49    298s] 
[01/22 17:23:49    298s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:49    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2016.4M, EPOCH TIME: 1769082829.219364
[01/22 17:23:49    298s] All LLGs are deleted
[01/22 17:23:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:49    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2016.4M, EPOCH TIME: 1769082829.220024
[01/22 17:23:49    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1769082829.220268
[01/22 17:23:49    298s] Starting delay calculation for Setup views
[01/22 17:23:49    298s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:23:49    298s] AAE DB initialization (MEM=2023.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/22 17:23:49    298s] #################################################################################
[01/22 17:23:49    298s] # Design Stage: PreRoute
[01/22 17:23:49    298s] # Design Name: counter
[01/22 17:23:49    298s] # Design Mode: 90nm
[01/22 17:23:49    298s] # Analysis Mode: MMMC OCV 
[01/22 17:23:49    298s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:23:49    298s] # Signoff Settings: SI Off 
[01/22 17:23:49    298s] #################################################################################
[01/22 17:23:49    298s] Calculate early delays in OCV mode...
[01/22 17:23:49    298s] Calculate late delays in OCV mode...
[01/22 17:23:49    298s] Topological Sorting (REAL = 0:00:00.0, MEM = 2024.0M, InitMEM = 2024.0M)
[01/22 17:23:49    298s] Start delay calculation (fullDC) (1 T). (MEM=2023.99)
[01/22 17:23:49    298s] Start AAE Lib Loading. (MEM=2040.56)
[01/22 17:23:49    298s] End AAE Lib Loading. (MEM=2059.64 CPU=0:00:00.0 Real=0:00:00.0)
[01/22 17:23:49    298s] End AAE Lib Interpolated Model. (MEM=2059.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:49    298s] Total number of fetched objects 34
[01/22 17:23:49    298s] Total number of fetched objects 34
[01/22 17:23:49    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:49    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:49    298s] End delay calculation. (MEM=2106.12 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:23:49    298s] End delay calculation (fullDC). (MEM=2069.51 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:23:49    298s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2069.5M) ***
[01/22 17:23:49    299s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:59 mem=2077.5M)
[01/22 17:23:51    299s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 fast_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.598  |  0.598  |  0.835  |  1.446  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |     -3     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.145444
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.145767
[01/22 17:23:51    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.145825
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2049.9M, EPOCH TIME: 1769082831.145979
[01/22 17:23:51    299s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:51    299s] Core basic site is tsm3site
[01/22 17:23:51    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2049.9M, EPOCH TIME: 1769082831.154196
[01/22 17:23:51    299s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.154302
[01/22 17:23:51    299s] Fast DP-INIT is on for default
[01/22 17:23:51    299s] Atter site array init, number of instance map data is 0.
[01/22 17:23:51    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2049.9M, EPOCH TIME: 1769082831.155606
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:51    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2049.9M, EPOCH TIME: 1769082831.155731
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.156372
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.156605
[01/22 17:23:51    299s] Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.159358
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.159618
[01/22 17:23:51    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.159671
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2049.9M, EPOCH TIME: 1769082831.159759
[01/22 17:23:51    299s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:51    299s] Core basic site is tsm3site
[01/22 17:23:51    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2049.9M, EPOCH TIME: 1769082831.166602
[01/22 17:23:51    299s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.166692
[01/22 17:23:51    299s] Fast DP-INIT is on for default
[01/22 17:23:51    299s] Atter site array init, number of instance map data is 0.
[01/22 17:23:51    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2049.9M, EPOCH TIME: 1769082831.167880
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:51    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2049.9M, EPOCH TIME: 1769082831.167984
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2049.9M, EPOCH TIME: 1769082831.168572
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2049.9M, EPOCH TIME: 1769082831.168812
[01/22 17:23:51    299s] Reported timing to dir ./timingReports
[01/22 17:23:51    299s] Total CPU time: 0.48 sec
[01/22 17:23:51    299s] Total Real time: 3.0 sec
[01/22 17:23:51    299s] Total Memory Usage: 2041.925781 Mbytes
[01/22 17:23:51    299s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:23:51    299s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:02.3 (0.2), totSession cpu/real = 0:04:59.1/0:37:29.5 (0.1), mem = 2041.9M
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s] =============================================================================================
[01/22 17:23:51    299s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[01/22 17:23:51    299s] =============================================================================================
[01/22 17:23:51    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:23:51    299s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:02.0 /  0:00:00.3    0.2
[01/22 17:23:51    299s] [ DrvReport              ]      1   0:00:01.1  (  49.1 % )     0:00:01.1 /  0:00:00.0    0.0
[01/22 17:23:51    299s] [ TimingUpdate           ]      1   0:00:00.2  (  10.4 % )     0:00:00.7 /  0:00:00.2    0.3
[01/22 17:23:51    299s] [ FullDelayCalc          ]      1   0:00:00.4  (  18.7 % )     0:00:00.4 /  0:00:00.1    0.3
[01/22 17:23:51    299s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:23:51    299s] [ GenerateReports        ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.6
[01/22 17:23:51    299s] [ MISC                   ]          0:00:00.4  (  15.1 % )     0:00:00.4 /  0:00:00.1    0.4
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s]  timeDesign #1 TOTAL                0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:00.5    0.2
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s] <CMD> timeDesign -postCTS -hold
[01/22 17:23:51    299s] *** timeDesign #2 [begin] : totSession cpu/real = 0:04:59.1/0:37:29.5 (0.1), mem = 2041.9M
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s] TimeStamp Deleting Cell Server End ...
[01/22 17:23:51    299s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2011.4M, EPOCH TIME: 1769082831.277179
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2011.4M, EPOCH TIME: 1769082831.277249
[01/22 17:23:51    299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1769082831.277288
[01/22 17:23:51    299s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2011.4M, EPOCH TIME: 1769082831.277352
[01/22 17:23:51    299s] Start to check current routing status for nets...
[01/22 17:23:51    299s] All nets are already routed correctly.
[01/22 17:23:51    299s] End to check current routing status for nets (mem=2011.4M)
[01/22 17:23:51    299s] Effort level <high> specified for reg2reg path_group
[01/22 17:23:51    299s] Effort level <high> specified for reg2cgate path_group
[01/22 17:23:51    299s] *** Enable all active views. ***
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2019.4M, EPOCH TIME: 1769082831.314100
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2019.4M, EPOCH TIME: 1769082831.314381
[01/22 17:23:51    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.4M, EPOCH TIME: 1769082831.314433
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2019.4M, EPOCH TIME: 1769082831.314574
[01/22 17:23:51    299s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:51    299s] Core basic site is tsm3site
[01/22 17:23:51    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2019.4M, EPOCH TIME: 1769082831.321719
[01/22 17:23:51    299s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2019.4M, EPOCH TIME: 1769082831.321808
[01/22 17:23:51    299s] Fast DP-INIT is on for default
[01/22 17:23:51    299s] Atter site array init, number of instance map data is 0.
[01/22 17:23:51    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2019.4M, EPOCH TIME: 1769082831.323005
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:51    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2019.4M, EPOCH TIME: 1769082831.323117
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2019.4M, EPOCH TIME: 1769082831.323708
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2019.4M, EPOCH TIME: 1769082831.323942
[01/22 17:23:51    299s] Starting delay calculation for Hold views
[01/22 17:23:51    299s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:23:51    299s] #################################################################################
[01/22 17:23:51    299s] # Design Stage: PreRoute
[01/22 17:23:51    299s] # Design Name: counter
[01/22 17:23:51    299s] # Design Mode: 90nm
[01/22 17:23:51    299s] # Analysis Mode: MMMC OCV 
[01/22 17:23:51    299s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:23:51    299s] # Signoff Settings: SI Off 
[01/22 17:23:51    299s] #################################################################################
[01/22 17:23:51    299s] Calculate late delays in OCV mode...
[01/22 17:23:51    299s] Calculate early delays in OCV mode...
[01/22 17:23:51    299s] Calculate late delays in OCV mode...
[01/22 17:23:51    299s] Calculate early delays in OCV mode...
[01/22 17:23:51    299s] Calculate late delays in OCV mode...
[01/22 17:23:51    299s] Calculate early delays in OCV mode...
[01/22 17:23:51    299s] Topological Sorting (REAL = 0:00:00.0, MEM = 2017.4M, InitMEM = 2017.4M)
[01/22 17:23:51    299s] Start delay calculation (fullDC) (1 T). (MEM=2017.38)
[01/22 17:23:51    299s] *** Calculating scaling factor for slow_lib libraries using the default operating condition of each library.
[01/22 17:23:51    299s] End AAE Lib Interpolated Model. (MEM=2033.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:51    299s] Total number of fetched objects 34
[01/22 17:23:51    299s] Total number of fetched objects 34
[01/22 17:23:51    299s] Total number of fetched objects 34
[01/22 17:23:51    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:51    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:51    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:51    299s] End delay calculation. (MEM=2075.43 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:23:51    299s] End delay calculation (fullDC). (MEM=2075.43 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:23:51    299s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2075.4M) ***
[01/22 17:23:51    299s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:59 mem=2083.4M)
[01/22 17:23:51    299s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_view slow_view typ_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.113  |  0.232  |  0.113  |  0.317  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   27    |   10    |    1    |   16    |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.595206
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.595491
[01/22 17:23:51    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.595543
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2043.4M, EPOCH TIME: 1769082831.595660
[01/22 17:23:51    299s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:51    299s] Core basic site is tsm3site
[01/22 17:23:51    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2043.4M, EPOCH TIME: 1769082831.602765
[01/22 17:23:51    299s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.602854
[01/22 17:23:51    299s] Fast DP-INIT is on for default
[01/22 17:23:51    299s] Atter site array init, number of instance map data is 0.
[01/22 17:23:51    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2043.4M, EPOCH TIME: 1769082831.604043
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:51    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2043.4M, EPOCH TIME: 1769082831.604164
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.604735
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.604970
[01/22 17:23:51    299s] Density: 69.355%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.607678
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.607925
[01/22 17:23:51    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.607973
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2043.4M, EPOCH TIME: 1769082831.608060
[01/22 17:23:51    299s] Max number of tech site patterns supported in site array is 256.
[01/22 17:23:51    299s] Core basic site is tsm3site
[01/22 17:23:51    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2043.4M, EPOCH TIME: 1769082831.614855
[01/22 17:23:51    299s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:23:51    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.614936
[01/22 17:23:51    299s] Fast DP-INIT is on for default
[01/22 17:23:51    299s] Atter site array init, number of instance map data is 0.
[01/22 17:23:51    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:2043.4M, EPOCH TIME: 1769082831.616104
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:23:51    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:2043.4M, EPOCH TIME: 1769082831.616217
[01/22 17:23:51    299s] All LLGs are deleted
[01/22 17:23:51    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:23:51    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.4M, EPOCH TIME: 1769082831.616783
[01/22 17:23:51    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.4M, EPOCH TIME: 1769082831.617015
[01/22 17:23:51    299s] Reported timing to dir ./timingReports
[01/22 17:23:51    299s] Total CPU time: 0.38 sec
[01/22 17:23:51    299s] Total Real time: 0.0 sec
[01/22 17:23:51    299s] Total Memory Usage: 2003.855469 Mbytes
[01/22 17:23:51    299s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:04:59.6/0:37:29.9 (0.1), mem = 2003.9M
[01/22 17:23:51    299s] 
[01/22 17:23:51    299s] =============================================================================================
[01/22 17:23:51    299s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[01/22 17:23:51    299s] =============================================================================================
[01/22 17:23:51    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:23:51    299s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.5 % )     0:00:00.3 /  0:00:00.3    0.8
[01/22 17:23:51    299s] [ TimingUpdate           ]      1   0:00:00.1  (  20.0 % )     0:00:00.2 /  0:00:00.2    0.8
[01/22 17:23:51    299s] [ FullDelayCalc          ]      1   0:00:00.1  (  28.8 % )     0:00:00.1 /  0:00:00.1    0.6
[01/22 17:23:51    299s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:23:51    299s] [ GenerateReports        ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.2
[01/22 17:23:51    299s] [ MISC                   ]          0:00:00.2  (  33.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s]  timeDesign #2 TOTAL                0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.9
[01/22 17:23:51    299s] ---------------------------------------------------------------------------------------------
[01/22 17:23:51    299s] 
[01/22 17:23:57    300s] <CMD> report_timing
[01/22 17:23:57    300s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:23:57    300s] #################################################################################
[01/22 17:23:57    300s] # Design Stage: PreRoute
[01/22 17:23:57    300s] # Design Name: counter
[01/22 17:23:57    300s] # Design Mode: 90nm
[01/22 17:23:57    300s] # Analysis Mode: MMMC OCV 
[01/22 17:23:57    300s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:23:57    300s] # Signoff Settings: SI Off 
[01/22 17:23:57    300s] #################################################################################
[01/22 17:23:57    300s] Calculate early delays in OCV mode...
[01/22 17:23:57    300s] Calculate late delays in OCV mode...
[01/22 17:23:57    300s] Calculate early delays in OCV mode...
[01/22 17:23:57    300s] Calculate late delays in OCV mode...
[01/22 17:23:57    300s] Calculate early delays in OCV mode...
[01/22 17:23:57    300s] Calculate late delays in OCV mode...
[01/22 17:23:57    300s] Topological Sorting (REAL = 0:00:00.0, MEM = 2007.9M, InitMEM = 2007.9M)
[01/22 17:23:57    300s] Start delay calculation (fullDC) (1 T). (MEM=2007.88)
[01/22 17:23:57    300s] *** Calculating scaling factor for fast_lib libraries using the default operating condition of each library.
[01/22 17:23:58    300s] End AAE Lib Interpolated Model. (MEM=2024.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:58    300s] Total number of fetched objects 34
[01/22 17:23:58    300s] Total number of fetched objects 34
[01/22 17:23:58    300s] Total number of fetched objects 34
[01/22 17:23:58    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:58    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:58    300s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:23:58    300s] End delay calculation. (MEM=2087.2 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:23:58    300s] End delay calculation (fullDC). (MEM=2087.2 CPU=0:00:00.1 REAL=0:00:01.0)
[01/22 17:23:58    300s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2087.2M) ***
[01/22 17:24:03    301s] <CMD> report_timing -early 
[01/22 17:24:03    301s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:24:03    301s] #################################################################################
[01/22 17:24:03    301s] # Design Stage: PreRoute
[01/22 17:24:03    301s] # Design Name: counter
[01/22 17:24:03    301s] # Design Mode: 90nm
[01/22 17:24:03    301s] # Analysis Mode: MMMC OCV 
[01/22 17:24:03    301s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:24:03    301s] # Signoff Settings: SI Off 
[01/22 17:24:03    301s] #################################################################################
[01/22 17:24:03    301s] Calculate late delays in OCV mode...
[01/22 17:24:03    301s] Calculate early delays in OCV mode...
[01/22 17:24:03    301s] Calculate late delays in OCV mode...
[01/22 17:24:03    301s] Calculate early delays in OCV mode...
[01/22 17:24:03    301s] Calculate late delays in OCV mode...
[01/22 17:24:03    301s] Calculate early delays in OCV mode...
[01/22 17:24:03    301s] Topological Sorting (REAL = 0:00:00.0, MEM = 2070.6M, InitMEM = 2070.6M)
[01/22 17:24:03    301s] Start delay calculation (fullDC) (1 T). (MEM=2070.63)
[01/22 17:24:03    301s] End AAE Lib Interpolated Model. (MEM=2087.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:03    301s] Total number of fetched objects 34
[01/22 17:24:03    301s] Total number of fetched objects 34
[01/22 17:24:03    301s] Total number of fetched objects 34
[01/22 17:24:03    301s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:03    301s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:03    301s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:03    301s] End delay calculation. (MEM=2096.25 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:24:03    301s] End delay calculation (fullDC). (MEM=2096.25 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:24:03    301s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2096.2M) ***
[01/22 17:24:07    301s] <CMD> report_timing -late 
[01/22 17:24:07    301s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/22 17:24:07    301s] #################################################################################
[01/22 17:24:07    301s] # Design Stage: PreRoute
[01/22 17:24:07    301s] # Design Name: counter
[01/22 17:24:07    301s] # Design Mode: 90nm
[01/22 17:24:07    301s] # Analysis Mode: MMMC OCV 
[01/22 17:24:07    301s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:24:07    301s] # Signoff Settings: SI Off 
[01/22 17:24:07    301s] #################################################################################
[01/22 17:24:07    302s] Calculate early delays in OCV mode...
[01/22 17:24:07    302s] Calculate late delays in OCV mode...
[01/22 17:24:07    302s] Calculate early delays in OCV mode...
[01/22 17:24:07    302s] Calculate late delays in OCV mode...
[01/22 17:24:07    302s] Calculate early delays in OCV mode...
[01/22 17:24:07    302s] Calculate late delays in OCV mode...
[01/22 17:24:07    302s] Topological Sorting (REAL = 0:00:00.0, MEM = 2079.7M, InitMEM = 2079.7M)
[01/22 17:24:07    302s] Start delay calculation (fullDC) (1 T). (MEM=2079.68)
[01/22 17:24:07    302s] End AAE Lib Interpolated Model. (MEM=2096.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:07    302s] Total number of fetched objects 34
[01/22 17:24:07    302s] Total number of fetched objects 34
[01/22 17:24:07    302s] Total number of fetched objects 34
[01/22 17:24:07    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:07    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:07    302s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:24:07    302s] End delay calculation. (MEM=2115.32 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:24:07    302s] End delay calculation (fullDC). (MEM=2115.32 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:24:07    302s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2115.3M) ***
[01/22 17:24:20    303s] <CMD> saveDesign DBS_M/postcts.enc
[01/22 17:24:20    303s] % Begin save design ... (date=01/22 17:24:20, mem=1330.2M)
[01/22 17:24:20    303s] % Begin Save ccopt configuration ... (date=01/22 17:24:20, mem=1330.2M)
[01/22 17:24:21    303s] % End Save ccopt configuration ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1332.1M, current mem=1332.1M)
[01/22 17:24:21    303s] % Begin Save netlist data ... (date=01/22 17:24:21, mem=1332.1M)
[01/22 17:24:21    303s] Writing Binary DB to DBS_M/postcts.enc.dat/counter.v.bin in single-threaded mode...
[01/22 17:24:21    303s] % End Save netlist data ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.2M, current mem=1332.2M)
[01/22 17:24:21    303s] Saving symbol-table file ...
[01/22 17:24:21    303s] Saving congestion map file DBS_M/postcts.enc.dat/counter.route.congmap.gz ...
[01/22 17:24:21    303s] % Begin Save AAE data ... (date=01/22 17:24:21, mem=1332.4M)
[01/22 17:24:21    303s] Saving AAE Data ...
[01/22 17:24:21    303s] % End Save AAE data ... (date=01/22 17:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.4M, current mem=1332.4M)
[01/22 17:24:21    303s] Saving preference file DBS_M/postcts.enc.dat/gui.pref.tcl ...
[01/22 17:24:21    303s] Saving mode setting ...
[01/22 17:24:22    303s] Saving global file ...
[01/22 17:24:22    303s] % Begin Save floorplan data ... (date=01/22 17:24:22, mem=1334.0M)
[01/22 17:24:22    303s] Saving floorplan file ...
[01/22 17:24:22    303s] % End Save floorplan data ... (date=01/22 17:24:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.6M, current mem=1334.6M)
[01/22 17:24:22    303s] Saving PG file DBS_M/postcts.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:24:22 2026)
[01/22 17:24:22    303s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2078.9M) ***
[01/22 17:24:22    303s] Saving Drc markers ...
[01/22 17:24:22    303s] ... 14 markers are saved ...
[01/22 17:24:22    303s] ... 0 geometry drc markers are saved ...
[01/22 17:24:22    303s] ... 0 antenna drc markers are saved ...
[01/22 17:24:22    303s] % Begin Save placement data ... (date=01/22 17:24:22, mem=1334.7M)
[01/22 17:24:22    303s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/22 17:24:22    303s] Save Adaptive View Pruning View Names to Binary file
[01/22 17:24:22    303s] fast_view
[01/22 17:24:22    303s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2081.9M) ***
[01/22 17:24:22    303s] % End Save placement data ... (date=01/22 17:24:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.7M, current mem=1334.7M)
[01/22 17:24:22    303s] % Begin Save routing data ... (date=01/22 17:24:22, mem=1334.7M)
[01/22 17:24:22    303s] Saving route file ...
[01/22 17:24:23    303s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2078.9M) ***
[01/22 17:24:23    303s] % End Save routing data ... (date=01/22 17:24:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=1335.0M, current mem=1335.0M)
[01/22 17:24:23    303s] Saving property file DBS_M/postcts.enc.dat/counter.prop
[01/22 17:24:23    303s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2081.9M) ***
[01/22 17:24:23    303s] Saving rc congestion map DBS_M/postcts.enc.dat/counter.congmap.gz ...
[01/22 17:24:23    303s] % Begin Save power constraints data ... (date=01/22 17:24:23, mem=1335.8M)
[01/22 17:24:23    303s] % End Save power constraints data ... (date=01/22 17:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.9M, current mem=1335.9M)
[01/22 17:24:24    304s] Generated self-contained design postcts.enc.dat
[01/22 17:24:24    304s] % End save design ... (date=01/22 17:24:24, total cpu=0:00:00.6, real=0:00:04.0, peak res=1364.8M, current mem=1336.1M)
[01/22 17:24:24    304s] *** Message Summary: 0 warning(s), 0 error(s)
[01/22 17:24:24    304s] 
[01/22 17:24:45    306s] <CMD> rcOut -spef counter_cts.spef -rc_corner rc_corner
[01/22 17:24:45    306s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'rc_corner' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[01/22 17:24:45    306s]    default_rc_corner
[01/22 17:24:45    306s] 
[01/22 17:24:56    308s] <CMD> rcOut -spef counter_cts.spef
[01/22 17:25:05    309s] <CMD> routeDesign
[01/22 17:25:05    309s] % Begin routeDesign (date=01/22 17:25:05, mem=1336.5M)
[01/22 17:25:05    309s] ### Time Record (routeDesign) is installed.
[01/22 17:25:05    309s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.57 (MB), peak = 1364.77 (MB)
[01/22 17:25:05    309s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/22 17:25:05    309s] #**INFO: setDesignMode -flowEffort standard
[01/22 17:25:05    309s] #**INFO: setDesignMode -powerEffort none
[01/22 17:25:05    309s] **INFO: User settings:
[01/22 17:25:05    309s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/22 17:25:05    309s] setNanoRouteMode -grouteExpTdStdDelay          52.7
[01/22 17:25:05    309s] setExtractRCMode -engine                       preRoute
[01/22 17:25:05    309s] setDelayCalMode -enable_high_fanout            true
[01/22 17:25:05    309s] setDelayCalMode -engine                        aae
[01/22 17:25:05    309s] setDelayCalMode -ignoreNetLoad                 false
[01/22 17:25:05    309s] setDelayCalMode -socv_accuracy_mode            low
[01/22 17:25:05    309s] setSIMode -separate_delta_delay_on_data        true
[01/22 17:25:05    309s] 
[01/22 17:25:05    309s] #default_rc_corner has no qx tech file defined
[01/22 17:25:05    309s] #No active RC corner or QRC tech file is missing.
[01/22 17:25:05    309s] #**INFO: multi-cut via swapping will be performed after routing.
[01/22 17:25:05    309s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/22 17:25:05    309s] OPERPROF: Starting checkPlace at level 1, MEM:2096.2M, EPOCH TIME: 1769082905.936624
[01/22 17:25:05    309s] Processing tracks to init pin-track alignment.
[01/22 17:25:05    309s] z: 2, totalTracks: 1
[01/22 17:25:05    309s] z: 4, totalTracks: 1
[01/22 17:25:05    309s] z: 6, totalTracks: 1
[01/22 17:25:05    309s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:25:05    309s] All LLGs are deleted
[01/22 17:25:05    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2096.2M, EPOCH TIME: 1769082905.939697
[01/22 17:25:05    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2096.2M, EPOCH TIME: 1769082905.940011
[01/22 17:25:05    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2096.2M, EPOCH TIME: 1769082905.940067
[01/22 17:25:05    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2096.2M, EPOCH TIME: 1769082905.940197
[01/22 17:25:05    309s] Max number of tech site patterns supported in site array is 256.
[01/22 17:25:05    309s] Core basic site is tsm3site
[01/22 17:25:05    309s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2096.2M, EPOCH TIME: 1769082905.940310
[01/22 17:25:05    309s] After signature check, allow fast init is false, keep pre-filter is true.
[01/22 17:25:05    309s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/22 17:25:05    309s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2096.2M, EPOCH TIME: 1769082905.940384
[01/22 17:25:05    309s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:25:05    309s] SiteArray: use 8,192 bytes
[01/22 17:25:05    309s] SiteArray: current memory after site array memory allocation 2096.2M
[01/22 17:25:05    309s] SiteArray: FP blocked sites are writable
[01/22 17:25:05    309s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:25:05    309s] Atter site array init, number of instance map data is 0.
[01/22 17:25:05    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2096.2M, EPOCH TIME: 1769082905.940730
[01/22 17:25:05    309s] 
[01/22 17:25:05    309s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:25:05    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:2096.2M, EPOCH TIME: 1769082905.940833
[01/22 17:25:05    309s] Begin checking placement ... (start mem=2096.2M, init mem=2096.2M)
[01/22 17:25:05    309s] Begin checking exclusive groups violation ...
[01/22 17:25:05    309s] There are 0 groups to check, max #box is 0, total #box is 0
[01/22 17:25:05    309s] Finished checking exclusive groups violations. Found 0 Vio.
[01/22 17:25:05    309s] 
[01/22 17:25:05    309s] Running CheckPlace using 1 thread in normal mode...
[01/22 17:25:05    309s] 
[01/22 17:25:05    309s] ...checkPlace normal is done!
[01/22 17:25:05    309s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2096.2M, EPOCH TIME: 1769082905.990755
[01/22 17:25:05    309s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2096.2M, EPOCH TIME: 1769082905.990821
[01/22 17:25:05    309s] *info: Placed = 23            
[01/22 17:25:05    309s] *info: Unplaced = 0           
[01/22 17:25:05    309s] Placement Density:69.35%(858/1237)
[01/22 17:25:05    309s] Placement Density (including fixed std cells):69.35%(858/1237)
[01/22 17:25:05    309s] All LLGs are deleted
[01/22 17:25:05    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:25:05    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2096.2M, EPOCH TIME: 1769082905.991036
[01/22 17:25:05    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2096.2M, EPOCH TIME: 1769082905.991309
[01/22 17:25:05    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:25:05    309s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2096.2M)
[01/22 17:25:05    309s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.056, MEM:2096.2M, EPOCH TIME: 1769082905.992124
[01/22 17:25:06    309s] 
[01/22 17:25:06    309s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/22 17:25:06    309s] *** Changed status on (0) nets in Clock.
[01/22 17:25:06    309s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2096.2M) ***
[01/22 17:25:06    309s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/22 17:25:06    309s] % Begin globalDetailRoute (date=01/22 17:25:06, mem=1337.3M)
[01/22 17:25:06    309s] 
[01/22 17:25:06    309s] globalDetailRoute
[01/22 17:25:06    309s] 
[01/22 17:25:06    309s] #Start globalDetailRoute on Thu Jan 22 17:25:06 2026
[01/22 17:25:06    309s] #
[01/22 17:25:06    309s] ### Time Record (globalDetailRoute) is installed.
[01/22 17:25:06    309s] ### Time Record (Pre Callback) is installed.
[01/22 17:25:06    309s] ### Time Record (Pre Callback) is uninstalled.
[01/22 17:25:06    309s] ### Time Record (DB Import) is installed.
[01/22 17:25:06    309s] ### Time Record (Timing Data Generation) is installed.
[01/22 17:25:06    309s] #Generating timing data, please wait...
[01/22 17:25:06    309s] #34 total nets, 27 already routed, 27 will ignore in trialRoute
[01/22 17:25:06    309s] ### run_trial_route starts on Thu Jan 22 17:25:06 2026 with memory = 1323.69 (MB), peak = 1364.77 (MB)
[01/22 17:25:06    309s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:06    309s] ### dump_timing_file starts on Thu Jan 22 17:25:06 2026 with memory = 1323.71 (MB), peak = 1364.77 (MB)
[01/22 17:25:06    309s] ### extractRC starts on Thu Jan 22 17:25:06 2026 with memory = 1323.72 (MB), peak = 1364.77 (MB)
[01/22 17:25:06    309s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:25:06    309s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:25:06    309s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
{RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:25:06    309s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:06    309s] #Dump tif for version 2.1
[01/22 17:25:06    309s] End AAE Lib Interpolated Model. (MEM=2104.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:06    309s] Total number of fetched objects 34
[01/22 17:25:06    309s] Total number of fetched objects 34
[01/22 17:25:06    309s] Total number of fetched objects 34
[01/22 17:25:06    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:06    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:06    309s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:06    309s] End delay calculation. (MEM=2148.42 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:25:06    309s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.86 (MB), peak = 1364.77 (MB)
[01/22 17:25:06    309s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:06    309s] #Done generating timing data.
[01/22 17:25:06    309s] ### Time Record (Timing Data Generation) is uninstalled.
[01/22 17:25:06    309s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/22 17:25:06    309s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/22 17:25:06    309s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/22 17:25:06    309s] ### Net info: total nets: 37
[01/22 17:25:06    309s] ### Net info: dirty nets: 0
[01/22 17:25:06    309s] ### Net info: marked as disconnected nets: 0
[01/22 17:25:06    309s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/22 17:25:06    309s] #num needed restored net=0
[01/22 17:25:06    309s] #need_extraction net=0 (total=37)
[01/22 17:25:06    309s] ### Net info: fully routed nets: 0
[01/22 17:25:06    309s] ### Net info: trivial (< 2 pins) nets: 10
[01/22 17:25:06    309s] ### Net info: unrouted nets: 27
[01/22 17:25:06    309s] ### Net info: re-extraction nets: 0
[01/22 17:25:06    309s] ### Net info: ignored nets: 0
[01/22 17:25:06    309s] ### Net info: skip routing nets: 0
[01/22 17:25:06    309s] #Start reading timing information from file .timing_file_15263.tif.gz ...
[01/22 17:25:06    309s] #Read in timing information for 10 ports, 23 instances from timing file .timing_file_15263.tif.gz.
[01/22 17:25:06    309s] ### import design signature (15): route=982219665 fixed_route=982219665 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=768907951 dirty_area=0 del_dirty_area=0 cell=1109640964 placement=153471370 pin_access=1 inst_pattern=1
[01/22 17:25:06    309s] ### Time Record (DB Import) is uninstalled.
[01/22 17:25:06    309s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/22 17:25:06    309s] #RTESIG:78da95d2b16ec3201006e0ce7d8a13c9e04a49ca5d8c0d6baaae6d15b559231a6307c9c6
[01/22 17:25:06    309s] #       9281a16f5faa4ea95c3b61bd0ff8ef60b13c3cef81116e50ac3d223f22bcec89b8425a13
[01/22 17:25:06    309s] #       e7f923e131953e76ec7eb17c7d7b2725a1d6ad37907df67dbb82eacbe9ce9ea032b58e6d
[01/22 17:25:06    309s] #       006f42b0ae79f8e5b950c021b32e98c60c2b88de0c7f48c9b7c0bab4d53ec5c020f36148
[01/22 17:25:06    309s] #       c5518a9cd3e5ed6308494218e2950911f3ed4d5cf05bb8281408da94fc674156b7bd0ee3
[01/22 17:25:06    309s] #       b1852ae67b2b4a318f4a85c0ceb639cf4c534a02e68376951eaa648d8bdd7f32bd91eb9d
[01/22 17:25:06    309s] #       995294becfc568468d14c0a67325535c718e9a3077dfac4edee0
[01/22 17:25:06    309s] #
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is installed.
[01/22 17:25:07    309s] #RTESIG:78da95d23b4fc330100060e6fe8a93db21486df15de3c45e8b580155c05a19e2a4911247
[01/22 17:25:07    309s] #       f263e0df63602a0a49ebf53edfcb5eaede1e0ec008b728361e911f111e0f445c216d88f3
[01/22 17:25:07    309s] #       fc8ef09842af7bb658ae9e9e5f4849a875e70d64efc3d0ada1fab4ba6f3fa032b58e5d00
[01/22 17:25:07    309s] #       6f42686d73fbcb73a18043d6da601ae3d610bd717f48c977c0fa74b5bd8f8141e6834bc1
[01/22 17:25:07    309s] #       518a9cd379f531842421b878618788f9ee2a2ef8355c140a046d4bfe7d20abbb4187f1b6
[01/22 17:25:07    309s] #       852ae6672b4a318f4a85c04e6d739ad9a69404cc076d2bedaa648d8dfd7f32bd911dac99
[01/22 17:25:07    309s] #       548a04b09feea60b53fa67673b1c3532259bcb238b0bf2a80973f3057182eb95
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is uninstalled.
[01/22 17:25:07    309s] ### Time Record (Global Routing) is installed.
[01/22 17:25:07    309s] ### Time Record (Global Routing) is uninstalled.
[01/22 17:25:07    309s] #Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
[01/22 17:25:07    309s] #Total number of routable nets = 28.
[01/22 17:25:07    309s] #Total number of nets in the design = 37.
[01/22 17:25:07    309s] #28 routable nets do not have any wires.
[01/22 17:25:07    309s] #28 nets will be global routed.
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is installed.
[01/22 17:25:07    309s] #Start routing data preparation on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Minimum voltage of a net in the design = 0.000.
[01/22 17:25:07    309s] #Maximum voltage of a net in the design = 1.320.
[01/22 17:25:07    309s] #Voltage range [0.000 - 1.320] has 34 nets.
[01/22 17:25:07    309s] #Voltage range [0.000 - 0.000] has 2 nets.
[01/22 17:25:07    309s] #Voltage range [1.080 - 1.320] has 1 net.
[01/22 17:25:07    309s] #Build and mark too close pins for the same net.
[01/22 17:25:07    309s] ### Time Record (Cell Pin Access) is installed.
[01/22 17:25:07    309s] #Rebuild pin access data for design.
[01/22 17:25:07    309s] #Initial pin access analysis.
[01/22 17:25:07    309s] #Detail pin access analysis.
[01/22 17:25:07    309s] ### Time Record (Cell Pin Access) is uninstalled.
[01/22 17:25:07    309s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[01/22 17:25:07    309s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[01/22 17:25:07    309s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[01/22 17:25:07    309s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[01/22 17:25:07    309s] # Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[01/22 17:25:07    309s] # Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1297.69 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #Regenerating Ggrids automatically.
[01/22 17:25:07    309s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[01/22 17:25:07    309s] #Using automatically generated G-grids.
[01/22 17:25:07    309s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/22 17:25:07    309s] #Done routing data preparation.
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1300.81 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Connectivity extraction summary:
[01/22 17:25:07    309s] #28 (75.68%) nets are without wires.
[01/22 17:25:07    309s] #9 nets are fixed|skipped|trivial (not extracted).
[01/22 17:25:07    309s] #Total number of nets = 37.
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Finished routing data preparation on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Cpu time = 00:00:00
[01/22 17:25:07    309s] #Elapsed time = 00:00:00
[01/22 17:25:07    309s] #Increased memory = 9.09 (MB)
[01/22 17:25:07    309s] #Total memory = 1301.02 (MB)
[01/22 17:25:07    309s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is uninstalled.
[01/22 17:25:07    309s] ### Time Record (Global Routing) is installed.
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Start global routing on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Start global routing initialization on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Number of eco nets is 0
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Start global routing data preparation on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### build_merged_routing_blockage_rect_list starts on Thu Jan 22 17:25:07 2026 with memory = 1301.09 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #Start routing resource analysis on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### init_is_bin_blocked starts on Thu Jan 22 17:25:07 2026 with memory = 1301.12 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jan 22 17:25:07 2026 with memory = 1301.15 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### adjust_flow_cap starts on Thu Jan 22 17:25:07 2026 with memory = 1301.26 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 22 17:25:07 2026 with memory = 1301.26 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### set_via_blocked starts on Thu Jan 22 17:25:07 2026 with memory = 1301.26 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### copy_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1301.26 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #Routing resource analysis is done on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### report_flow_cap starts on Thu Jan 22 17:25:07 2026 with memory = 1301.27 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #  Resource Analysis:
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/22 17:25:07    309s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/22 17:25:07    309s] #  --------------------------------------------------------------
[01/22 17:25:07    309s] #  Metal1         H          43          47          42    21.43%
[01/22 17:25:07    309s] #  Metal2         V          82          12          42     0.00%
[01/22 17:25:07    309s] #  Metal3         H          85           5          42     0.00%
[01/22 17:25:07    309s] #  Metal4         V          83          11          42     0.00%
[01/22 17:25:07    309s] #  Metal5         H          70          20          42     0.00%
[01/22 17:25:07    309s] #  Metal6         V          50          12          42     0.00%
[01/22 17:25:07    309s] #  --------------------------------------------------------------
[01/22 17:25:07    309s] #  Total                    414      20.36%         252     3.57%
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### analyze_m2_tracks starts on Thu Jan 22 17:25:07 2026 with memory = 1301.27 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### report_initial_resource starts on Thu Jan 22 17:25:07 2026 with memory = 1301.28 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### mark_pg_pins_accessibility starts on Thu Jan 22 17:25:07 2026 with memory = 1301.28 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### set_net_region starts on Thu Jan 22 17:25:07 2026 with memory = 1301.28 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Global routing data preparation is done on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.29 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### prepare_level starts on Thu Jan 22 17:25:07 2026 with memory = 1301.30 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init level 1 starts on Thu Jan 22 17:25:07 2026 with memory = 1301.32 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### Level 1 hgrid = 7 X 6
[01/22 17:25:07    309s] ### prepare_level_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1301.36 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Global routing initialization is done on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1301.37 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #start global routing iteration 1...
[01/22 17:25:07    309s] ### init_flow_edge starts on Thu Jan 22 17:25:07 2026 with memory = 1301.41 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### routing at level 1 (topmost level) iter 0
[01/22 17:25:07    309s] ### measure_qor starts on Thu Jan 22 17:25:07 2026 with memory = 1302.66 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### measure_congestion starts on Thu Jan 22 17:25:07 2026 with memory = 1302.66 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.67 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #start global routing iteration 2...
[01/22 17:25:07    309s] ### routing at level 1 (topmost level) iter 1
[01/22 17:25:07    309s] ### measure_qor starts on Thu Jan 22 17:25:07 2026 with memory = 1302.80 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### measure_congestion starts on Thu Jan 22 17:25:07 2026 with memory = 1302.80 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.80 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### route_end starts on Thu Jan 22 17:25:07 2026 with memory = 1302.80 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Total number of trivial nets (e.g. < 2 pins) = 9 (skipped).
[01/22 17:25:07    309s] #Total number of routable nets = 28.
[01/22 17:25:07    309s] #Total number of nets in the design = 37.
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #28 routable nets have routed wires.
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Routed nets constraints summary:
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #        Rules   Unconstrained  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #      Default              28  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #        Total              28  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Routing constraints summary of the whole design:
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #        Rules   Unconstrained  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #      Default              28  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #        Total              28  
[01/22 17:25:07    309s] #-----------------------------
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 22 17:25:07 2026 with memory = 1302.82 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_base_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1302.82 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_flow_edge starts on Thu Jan 22 17:25:07 2026 with memory = 1302.82 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1302.82 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### report_overcon starts on Thu Jan 22 17:25:07 2026 with memory = 1302.84 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #                 OverCon          
[01/22 17:25:07    309s] #                  #Gcell    %Gcell
[01/22 17:25:07    309s] #     Layer           (1)   OverCon  Flow/Cap
[01/22 17:25:07    309s] #  ----------------------------------------------
[01/22 17:25:07    309s] #  Metal1        0(0.00%)   (0.00%)     0.46  
[01/22 17:25:07    309s] #  Metal2        0(0.00%)   (0.00%)     0.27  
[01/22 17:25:07    309s] #  Metal3        0(0.00%)   (0.00%)     0.15  
[01/22 17:25:07    309s] #  Metal4        0(0.00%)   (0.00%)     0.12  
[01/22 17:25:07    309s] #  Metal5        0(0.00%)   (0.00%)     0.22  
[01/22 17:25:07    309s] #  Metal6        0(0.00%)   (0.00%)     0.07  
[01/22 17:25:07    309s] #  ----------------------------------------------
[01/22 17:25:07    309s] #     Total      0(0.00%)   (0.00%)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/22 17:25:07    309s] #  Overflow after GR: 0.00% H + 0.00% V
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_base_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1302.87 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_flow_edge starts on Thu Jan 22 17:25:07 2026 with memory = 1302.87 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_flow starts on Thu Jan 22 17:25:07 2026 with memory = 1302.87 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### generate_cong_map_content starts on Thu Jan 22 17:25:07 2026 with memory = 1302.87 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### Sync with Inovus CongMap starts on Thu Jan 22 17:25:07 2026 with memory = 1302.88 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #Hotspot report including placement blocked areas
[01/22 17:25:07    309s] OPERPROF: Starting HotSpotCal at level 1, MEM:2096.3M, EPOCH TIME: 1769082907.473979
[01/22 17:25:07    309s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/22 17:25:07    309s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/22 17:25:07    309s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/22 17:25:07    309s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/22 17:25:07    309s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/22 17:25:07    309s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/22 17:25:07    309s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/22 17:25:07    309s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/22 17:25:07    309s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/22 17:25:07    309s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:25:07    309s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/22 17:25:07    309s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/22 17:25:07    309s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2096.3M, EPOCH TIME: 1769082907.478198
[01/22 17:25:07    309s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### update starts on Thu Jan 22 17:25:07 2026 with memory = 1302.89 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #Complete Global Routing.
[01/22 17:25:07    309s] #Total wire length = 598 um.
[01/22 17:25:07    309s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal1 = 17 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal2 = 294 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal3 = 278 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal4 = 8 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal5 = 0 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    309s] #Total number of vias = 134
[01/22 17:25:07    309s] #Up-Via Summary (total 134):
[01/22 17:25:07    309s] #           
[01/22 17:25:07    309s] #-----------------------
[01/22 17:25:07    309s] # Metal1             87
[01/22 17:25:07    309s] # Metal2             43
[01/22 17:25:07    309s] # Metal3              2
[01/22 17:25:07    309s] # Metal4              2
[01/22 17:25:07    309s] #-----------------------
[01/22 17:25:07    309s] #                   134 
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### report_overcon starts on Thu Jan 22 17:25:07 2026 with memory = 1303.34 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### report_overcon starts on Thu Jan 22 17:25:07 2026 with memory = 1303.34 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #Max overcon = 0 track.
[01/22 17:25:07    309s] #Total overcon = 0.00%.
[01/22 17:25:07    309s] #Worst layer Gcell overcon rate = 0.00%.
[01/22 17:25:07    309s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### global_route design signature (18): route=347798832 net_attr=766651688
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Global routing statistics:
[01/22 17:25:07    309s] #Cpu time = 00:00:00
[01/22 17:25:07    309s] #Elapsed time = 00:00:00
[01/22 17:25:07    309s] #Increased memory = 1.92 (MB)
[01/22 17:25:07    309s] #Total memory = 1302.94 (MB)
[01/22 17:25:07    309s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Finished global routing on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### Time Record (Global Routing) is uninstalled.
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is installed.
[01/22 17:25:07    309s] ### Time Record (Data Preparation) is uninstalled.
[01/22 17:25:07    309s] ### track-assign external-init starts on Thu Jan 22 17:25:07 2026 with memory = 1303.11 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### Time Record (Track Assignment) is installed.
[01/22 17:25:07    309s] ### Time Record (Track Assignment) is uninstalled.
[01/22 17:25:07    309s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.11 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### track-assign engine-init starts on Thu Jan 22 17:25:07 2026 with memory = 1303.11 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] ### Time Record (Track Assignment) is installed.
[01/22 17:25:07    309s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### track-assign core-engine starts on Thu Jan 22 17:25:07 2026 with memory = 1303.18 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #Start Track Assignment.
[01/22 17:25:07    309s] #Done with 28 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
[01/22 17:25:07    309s] #Done with 0 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[01/22 17:25:07    309s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Track assignment summary:
[01/22 17:25:07    309s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/22 17:25:07    309s] #------------------------------------------------------------------------
[01/22 17:25:07    309s] # Metal1        14.79 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] # Metal2       304.09 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] # Metal3       267.42 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] # Metal4        12.61 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[01/22 17:25:07    309s] #------------------------------------------------------------------------
[01/22 17:25:07    309s] # All         598.90  	  0.00% 	  0.00% 	  0.00%
[01/22 17:25:07    309s] #Complete Track Assignment.
[01/22 17:25:07    309s] #Total wire length = 584 um.
[01/22 17:25:07    309s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal1 = 14 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal2 = 297 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal3 = 260 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal4 = 12 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal5 = 0 um.
[01/22 17:25:07    309s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    309s] #Total number of vias = 134
[01/22 17:25:07    309s] #Up-Via Summary (total 134):
[01/22 17:25:07    309s] #           
[01/22 17:25:07    309s] #-----------------------
[01/22 17:25:07    309s] # Metal1             87
[01/22 17:25:07    309s] # Metal2             43
[01/22 17:25:07    309s] # Metal3              2
[01/22 17:25:07    309s] # Metal4              2
[01/22 17:25:07    309s] #-----------------------
[01/22 17:25:07    309s] #                   134 
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] ### track_assign design signature (21): route=2106919496
[01/22 17:25:07    309s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    309s] ### Time Record (Track Assignment) is uninstalled.
[01/22 17:25:07    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1303.48 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/22 17:25:07    309s] #Cpu time = 00:00:00
[01/22 17:25:07    309s] #Elapsed time = 00:00:00
[01/22 17:25:07    309s] #Increased memory = 11.66 (MB)
[01/22 17:25:07    309s] #Total memory = 1303.48 (MB)
[01/22 17:25:07    309s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    309s] ### Time Record (Detail Routing) is installed.
[01/22 17:25:07    309s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    309s] #
[01/22 17:25:07    309s] #Start Detail Routing..
[01/22 17:25:07    309s] #start initial detail routing ...
[01/22 17:25:07    309s] ### Design has 0 dirty nets, has valid drcs
[01/22 17:25:07    310s] ### Routing stats: routing = 100.00%
[01/22 17:25:07    310s] #   number of violations = 0
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.99 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #Complete Detail Routing.
[01/22 17:25:07    310s] #Total wire length = 740 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 70 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 255 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #           
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] # Metal1             86
[01/22 17:25:07    310s] # Metal2             45
[01/22 17:25:07    310s] # Metal3              2
[01/22 17:25:07    310s] # Metal4              2
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] #                   135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] ### Time Record (Detail Routing) is uninstalled.
[01/22 17:25:07    310s] #Cpu time = 00:00:00
[01/22 17:25:07    310s] #Elapsed time = 00:00:00
[01/22 17:25:07    310s] #Increased memory = 5.52 (MB)
[01/22 17:25:07    310s] #Total memory = 1309.01 (MB)
[01/22 17:25:07    310s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    310s] ### Time Record (Antenna Fixing) is installed.
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #start routing for process antenna violation fix ...
[01/22 17:25:07    310s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.30 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total wire length = 740 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 70 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 255 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #           
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] # Metal1             86
[01/22 17:25:07    310s] # Metal2             45
[01/22 17:25:07    310s] # Metal3              2
[01/22 17:25:07    310s] # Metal4              2
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] #                   135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total wire length = 740 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 70 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 255 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #           
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] # Metal1             86
[01/22 17:25:07    310s] # Metal2             45
[01/22 17:25:07    310s] # Metal3              2
[01/22 17:25:07    310s] # Metal4              2
[01/22 17:25:07    310s] #-----------------------
[01/22 17:25:07    310s] #                   135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] ### Time Record (Antenna Fixing) is uninstalled.
[01/22 17:25:07    310s] ### Time Record (Post Route Via Swapping) is installed.
[01/22 17:25:07    310s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start Post Route via swapping...
[01/22 17:25:07    310s] #97.67% of area are rerouted by ECO routing.
[01/22 17:25:07    310s] #   number of violations = 0
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.93 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #CELL_VIEW counter,init has no DRC violation.
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #Post Route via swapping is done.
[01/22 17:25:07    310s] ### Time Record (Post Route Via Swapping) is uninstalled.
[01/22 17:25:07    310s] #Total wire length = 740 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 70 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 255 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Total number of multi-cut vias = 113 ( 83.7%)
[01/22 17:25:07    310s] #Total number of single cut vias = 22 ( 16.3%)
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #                   single-cut          multi-cut      Total
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] # Metal1            21 ( 24.4%)        65 ( 75.6%)         86
[01/22 17:25:07    310s] # Metal2             1 (  2.2%)        44 ( 97.8%)         45
[01/22 17:25:07    310s] # Metal3             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] # Metal4             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] #                   22 ( 16.3%)       113 ( 83.7%)        135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] ### Time Record (Post Route Wire Spreading) is installed.
[01/22 17:25:07    310s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start Post Route wire spreading..
[01/22 17:25:07    310s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start DRC checking..
[01/22 17:25:07    310s] #   number of violations = 0
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.56 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #CELL_VIEW counter,init has no DRC violation.
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start data preparation for wire spreading...
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Data preparation is done on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] ### track-assign engine-init starts on Thu Jan 22 17:25:07 2026 with memory = 1308.56 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start Post Route Wire Spread.
[01/22 17:25:07    310s] #Done with 7 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[01/22 17:25:07    310s] #Complete Post Route Wire Spread.
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Total wire length = 744 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 73 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 256 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Total number of multi-cut vias = 113 ( 83.7%)
[01/22 17:25:07    310s] #Total number of single cut vias = 22 ( 16.3%)
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #                   single-cut          multi-cut      Total
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] # Metal1            21 ( 24.4%)        65 ( 75.6%)         86
[01/22 17:25:07    310s] # Metal2             1 (  2.2%)        44 ( 97.8%)         45
[01/22 17:25:07    310s] # Metal3             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] # Metal4             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] #                   22 ( 16.3%)       113 ( 83.7%)        135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #Start DRC checking..
[01/22 17:25:07    310s] #   number of violations = 0
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #CELL_VIEW counter,init has no DRC violation.
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #   number of violations = 0
[01/22 17:25:07    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.63 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] #CELL_VIEW counter,init has no DRC violation.
[01/22 17:25:07    310s] #Total number of DRC violations = 0
[01/22 17:25:07    310s] #Total number of process antenna violations = 0
[01/22 17:25:07    310s] #Total number of net violated process antenna rule = 0
[01/22 17:25:07    310s] #Post Route wire spread is done.
[01/22 17:25:07    310s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/22 17:25:07    310s] #Total wire length = 744 um.
[01/22 17:25:07    310s] #Total half perimeter of net bounding box = 708 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal1 = 73 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal2 = 376 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal3 = 256 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal4 = 36 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal5 = 3 um.
[01/22 17:25:07    310s] #Total wire length on LAYER Metal6 = 0 um.
[01/22 17:25:07    310s] #Total number of vias = 135
[01/22 17:25:07    310s] #Total number of multi-cut vias = 113 ( 83.7%)
[01/22 17:25:07    310s] #Total number of single cut vias = 22 ( 16.3%)
[01/22 17:25:07    310s] #Up-Via Summary (total 135):
[01/22 17:25:07    310s] #                   single-cut          multi-cut      Total
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] # Metal1            21 ( 24.4%)        65 ( 75.6%)         86
[01/22 17:25:07    310s] # Metal2             1 (  2.2%)        44 ( 97.8%)         45
[01/22 17:25:07    310s] # Metal3             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] # Metal4             0 (  0.0%)         2 (100.0%)          2
[01/22 17:25:07    310s] #-----------------------------------------------------------
[01/22 17:25:07    310s] #                   22 ( 16.3%)       113 ( 83.7%)        135 
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #detailRoute Statistics:
[01/22 17:25:07    310s] #Cpu time = 00:00:00
[01/22 17:25:07    310s] #Elapsed time = 00:00:00
[01/22 17:25:07    310s] #Increased memory = 5.15 (MB)
[01/22 17:25:07    310s] #Total memory = 1308.63 (MB)
[01/22 17:25:07    310s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    310s] ### global_detail_route design signature (46): route=664121017 flt_obj=0 vio=1905142130 shield_wire=1
[01/22 17:25:07    310s] ### Time Record (DB Export) is installed.
[01/22 17:25:07    310s] ### export design design signature (47): route=664121017 fixed_route=982219665 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1967936914 dirty_area=0 del_dirty_area=0 cell=1109640964 placement=153471370 pin_access=1807507542 inst_pattern=1
[01/22 17:25:07    310s] #	no debugging net set
[01/22 17:25:07    310s] ### Time Record (DB Export) is uninstalled.
[01/22 17:25:07    310s] ### Time Record (Post Callback) is installed.
[01/22 17:25:07    310s] ### Time Record (Post Callback) is uninstalled.
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] #globalDetailRoute statistics:
[01/22 17:25:07    310s] #Cpu time = 00:00:01
[01/22 17:25:07    310s] #Elapsed time = 00:00:02
[01/22 17:25:07    310s] #Increased memory = -31.66 (MB)
[01/22 17:25:07    310s] #Total memory = 1305.78 (MB)
[01/22 17:25:07    310s] #Peak memory = 1364.77 (MB)
[01/22 17:25:07    310s] #Number of warnings = 1
[01/22 17:25:07    310s] #Total number of warnings = 35
[01/22 17:25:07    310s] #Number of fails = 0
[01/22 17:25:07    310s] #Total number of fails = 0
[01/22 17:25:07    310s] #Complete globalDetailRoute on Thu Jan 22 17:25:07 2026
[01/22 17:25:07    310s] #
[01/22 17:25:07    310s] ### import design signature (48): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1807507542 inst_pattern=1
[01/22 17:25:07    310s] ### Time Record (globalDetailRoute) is uninstalled.
[01/22 17:25:07    310s] % End globalDetailRoute (date=01/22 17:25:07, total cpu=0:00:00.8, real=0:00:01.0, peak res=1337.3M, current mem=1305.9M)
[01/22 17:25:07    310s] #Default setup view is reset to fast_view.
[01/22 17:25:07    310s] #Default setup view is reset to fast_view.
[01/22 17:25:07    310s] AAE_INFO: Post Route call back at the end of routeDesign
[01/22 17:25:07    310s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1300.39 (MB), peak = 1364.77 (MB)
[01/22 17:25:07    310s] 
[01/22 17:25:07    310s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:25:07    310s] Severity  ID               Count  Summary                                  
[01/22 17:25:07    310s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/22 17:25:07    310s] ERROR     IMPEXT-2827          6  Found NONDEFAULT RULE for layer %d havin...
[01/22 17:25:07    310s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/22 17:25:07    310s] *** Message Summary: 2 warning(s), 6 error(s)
[01/22 17:25:07    310s] 
[01/22 17:25:07    310s] ### Time Record (routeDesign) is uninstalled.
[01/22 17:25:07    310s] ### 
[01/22 17:25:07    310s] ###   Scalability Statistics
[01/22 17:25:07    310s] ### 
[01/22 17:25:07    310s] ### --------------------------------+----------------+----------------+----------------+
[01/22 17:25:07    310s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/22 17:25:07    310s] ### --------------------------------+----------------+----------------+----------------+
[01/22 17:25:07    310s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Timing Data Generation        |        00:00:00|        00:00:01|             1.0|
[01/22 17:25:07    310s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[01/22 17:25:07    310s] ###   Entire Command                |        00:00:01|        00:00:02|             0.4|
[01/22 17:25:07    310s] ### --------------------------------+----------------+----------------+----------------+
[01/22 17:25:07    310s] ### 
[01/22 17:25:07    310s] % End routeDesign (date=01/22 17:25:07, total cpu=0:00:00.9, real=0:00:02.0, peak res=1337.3M, current mem=1300.4M)
[01/22 17:25:27    312s] <CMD> check_timing 
[01/22 17:25:27    312s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/22 17:25:27    312s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/22 17:25:27    312s] AAE DB initialization (MEM=2099.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/22 17:25:27    312s] #################################################################################
[01/22 17:25:27    312s] # Design Stage: PostRoute
[01/22 17:25:27    312s] # Design Name: counter
[01/22 17:25:27    312s] # Design Mode: 90nm
[01/22 17:25:27    312s] # Analysis Mode: MMMC OCV 
[01/22 17:25:27    312s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:25:27    312s] # Signoff Settings: SI Off 
[01/22 17:25:27    312s] #################################################################################
[01/22 17:25:27    312s] Extraction called for design 'counter' of instances=23 and nets=37 using extraction engine 'preRoute' .
[01/22 17:25:27    312s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/22 17:25:27    312s] Type 'man IMPEXT-3530' for more detail.
[01/22 17:25:27    312s] PreRoute RC Extraction called for design counter.
[01/22 17:25:27    312s] RC Extraction called in multi-corner(1) mode.
[01/22 17:25:27    312s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/22 17:25:27    312s] Type 'man IMPEXT-6197' for more detail.
[01/22 17:25:27    312s] RCMode: PreRoute
[01/22 17:25:27    312s]       RC Corner Indexes            0   
[01/22 17:25:27    312s] Capacitance Scaling Factor   : 1.00000 
[01/22 17:25:27    312s] Resistance Scaling Factor    : 1.00000 
[01/22 17:25:27    312s] Clock Cap. Scaling Factor    : 1.00000 
[01/22 17:25:27    312s] Clock Res. Scaling Factor    : 1.00000 
[01/22 17:25:27    312s] Shrink Factor                : 1.00000
[01/22 17:25:27    312s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/22 17:25:27    312s] 
[01/22 17:25:27    312s] Trim Metal Layers:
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[01/22 17:25:27    312s] LayerId::1 widthSet size::1
[01/22 17:25:27    312s] LayerId::2 widthSet size::1
[01/22 17:25:27    312s] LayerId::3 widthSet size::1
[01/22 17:25:27    312s] LayerId::4 widthSet size::1
[01/22 17:25:27    312s] LayerId::5 widthSet size::1
[01/22 17:25:27    312s] LayerId::6 widthSet size::1
[01/22 17:25:27    312s] Updating RC grid for preRoute extraction ...
[01/22 17:25:27    312s] eee: pegSigSF::1.070000
[01/22 17:25:27    312s] Initializing multi-corner resistance tables ...
[01/22 17:25:27    312s] eee: l::1 avDens::0.048838 usedTrk::8.790873 availTrk::180.000000 sigTrk::8.790873
[01/22 17:25:27    312s] eee: l::2 avDens::0.048460 usedTrk::7.401191 availTrk::152.727273 sigTrk::7.401191
[01/22 17:25:27    312s] eee: l::3 avDens::0.028191 usedTrk::5.074405 availTrk::180.000000 sigTrk::5.074405
[01/22 17:25:27    312s] eee: l::4 avDens::0.009458 usedTrk::0.722222 availTrk::76.363636 sigTrk::0.722222
[01/22 17:25:27    312s] eee: l::5 avDens::0.023825 usedTrk::4.288492 availTrk::180.000000 sigTrk::4.288492
[01/22 17:25:27    312s] eee: l::6 avDens::0.032832 usedTrk::3.342857 availTrk::101.818182 sigTrk::3.342857
[01/22 17:25:27    312s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:25:27    312s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.053231 aWlH=0.000000 lMod=0 pMax=0.812100 pMod=83 wcR=0.566400 newSi=0.001600 wHLS=1.416000 siPrev=0 viaL=0.000000
[01/22 17:25:27    312s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2099.219M)
[01/22 17:25:27    312s] Calculate early delays in OCV mode...
[01/22 17:25:27    312s] Calculate late delays in OCV mode...
[01/22 17:25:27    312s] Calculate early delays in OCV mode...
[01/22 17:25:27    312s] Calculate late delays in OCV mode...
[01/22 17:25:27    312s] Calculate early delays in OCV mode...
[01/22 17:25:27    312s] Calculate late delays in OCV mode...
[01/22 17:25:27    312s] Topological Sorting (REAL = 0:00:00.0, MEM = 2101.2M, InitMEM = 2101.2M)
[01/22 17:25:27    312s] Start delay calculation (fullDC) (1 T). (MEM=2101.23)
[01/22 17:25:27    312s] Start AAE Lib Loading. (MEM=2117.8)
[01/22 17:25:27    312s] End AAE Lib Loading. (MEM=2136.88 CPU=0:00:00.0 Real=0:00:00.0)
[01/22 17:25:27    312s] End AAE Lib Interpolated Model. (MEM=2136.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:27    312s] Total number of fetched objects 34
[01/22 17:25:27    312s] Total number of fetched objects 34
[01/22 17:25:27    312s] Total number of fetched objects 34
[01/22 17:25:27    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:27    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:27    312s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:25:27    312s] End delay calculation. (MEM=2203.2 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:25:27    312s] End delay calculation (fullDC). (MEM=2166.58 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:25:27    312s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2166.6M) ***
[01/22 17:25:32    312s] <CMD> check_timing -verbose 
[01/22 17:25:45    314s] All 34 nets 100 terms of cell counter are properly connected
[01/22 17:25:54    315s] <CMD> saveDesign DBS_M/route.enc
[01/22 17:25:55    316s] % Begin save design ... (date=01/22 17:25:55, mem=1347.0M)
[01/22 17:25:55    316s] % Begin Save ccopt configuration ... (date=01/22 17:25:55, mem=1347.0M)
[01/22 17:25:55    316s] % End Save ccopt configuration ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
[01/22 17:25:55    316s] % Begin Save netlist data ... (date=01/22 17:25:55, mem=1347.4M)
[01/22 17:25:55    316s] Writing Binary DB to DBS_M/route.enc.dat/counter.v.bin in single-threaded mode...
[01/22 17:25:55    316s] % End Save netlist data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
[01/22 17:25:55    316s] Saving symbol-table file ...
[01/22 17:25:55    316s] Saving congestion map file DBS_M/route.enc.dat/counter.route.congmap.gz ...
[01/22 17:25:55    316s] % Begin Save AAE data ... (date=01/22 17:25:55, mem=1347.4M)
[01/22 17:25:55    316s] Saving AAE Data ...
[01/22 17:25:55    316s] % End Save AAE data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
[01/22 17:25:55    316s] Saving preference file DBS_M/route.enc.dat/gui.pref.tcl ...
[01/22 17:25:55    316s] Saving mode setting ...
[01/22 17:25:55    316s] Saving global file ...
[01/22 17:25:55    316s] % Begin Save floorplan data ... (date=01/22 17:25:55, mem=1347.8M)
[01/22 17:25:55    316s] Saving floorplan file ...
[01/22 17:25:55    316s] % End Save floorplan data ... (date=01/22 17:25:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.8M, current mem=1347.8M)
[01/22 17:25:55    316s] Saving PG file DBS_M/route.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:25:55 2026)
[01/22 17:25:55    316s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2133.1M) ***
[01/22 17:25:55    316s] Saving Drc markers ...
[01/22 17:25:56    316s] ... 14 markers are saved ...
[01/22 17:25:56    316s] ... 0 geometry drc markers are saved ...
[01/22 17:25:56    316s] ... 0 antenna drc markers are saved ...
[01/22 17:25:56    316s] % Begin Save placement data ... (date=01/22 17:25:56, mem=1347.8M)
[01/22 17:25:56    316s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/22 17:25:56    316s] Save Adaptive View Pruning View Names to Binary file
[01/22 17:25:56    316s] fast_view
[01/22 17:25:56    316s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2136.1M) ***
[01/22 17:25:56    316s] % End Save placement data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.8M, current mem=1347.8M)
[01/22 17:25:56    316s] % Begin Save routing data ... (date=01/22 17:25:56, mem=1347.8M)
[01/22 17:25:56    316s] Saving route file ...
[01/22 17:25:56    316s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2133.1M) ***
[01/22 17:25:56    316s] % End Save routing data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.9M, current mem=1347.9M)
[01/22 17:25:56    316s] Saving property file DBS_M/route.enc.dat/counter.prop
[01/22 17:25:56    316s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2136.1M) ***
[01/22 17:25:56    316s] #Saving pin access data to file DBS_M/route.enc.dat/counter.apa ...
[01/22 17:25:56    316s] #
[01/22 17:25:56    316s] % Begin Save power constraints data ... (date=01/22 17:25:56, mem=1348.0M)
[01/22 17:25:56    316s] % End Save power constraints data ... (date=01/22 17:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.0M, current mem=1348.0M)
[01/22 17:25:56    316s] Generated self-contained design route.enc.dat
[01/22 17:25:56    316s] % End save design ... (date=01/22 17:25:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=1378.6M, current mem=1348.4M)
[01/22 17:25:56    316s] *** Message Summary: 0 warning(s), 0 error(s)
[01/22 17:25:56    316s] 
[01/22 17:26:08    318s] <CMD> setExtractRCMode -engine postRoute
[01/22 17:26:08    318s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/22 17:26:08    318s] Type 'man IMPEXT-3493' for more detail.
[01/22 17:26:08    318s] <CMD> setExtractRCMode -effortLevel medium
[01/22 17:26:08    318s] <CMD> timeDesign -postRoute
[01/22 17:26:08    318s] Switching SI Aware to true by default in postroute mode   
[01/22 17:26:08    318s] AAE_INFO: switching -siAware from false to true ...
[01/22 17:26:08    318s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/22 17:26:08    318s] *** timeDesign #3 [begin] : totSession cpu/real = 0:05:18.2/0:39:46.8 (0.1), mem = 2123.7M
[01/22 17:26:08    318s]  Reset EOS DB
[01/22 17:26:08    318s] Ignoring AAE DB Resetting ...
[01/22 17:26:08    318s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/22 17:26:08    318s] default_rc_corner has no qx tech file defined
[01/22 17:26:08    318s] TQuantus tech file check fail. Exit TQuantus.
[01/22 17:26:08    318s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:05:18.2/0:39:46.9 (0.1), mem = 2123.7M
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] =============================================================================================
[01/22 17:26:08    318s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[01/22 17:26:08    318s] =============================================================================================
[01/22 17:26:08    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s] [ ExtractRC              ]      1   0:00:00.0  (  40.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:26:08    318s] [ MISC                   ]          0:00:00.1  (  59.3 % )     0:00:00.1 /  0:00:00.0    0.2
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s]  timeDesign #3 TOTAL                0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.1
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] <CMD> timeDesign -postRoute -hold
[01/22 17:26:08    318s] *** timeDesign #4 [begin] : totSession cpu/real = 0:05:18.3/0:39:46.9 (0.1), mem = 2123.7M
[01/22 17:26:08    318s]  Reset EOS DB
[01/22 17:26:08    318s] Ignoring AAE DB Resetting ...
[01/22 17:26:08    318s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/22 17:26:08    318s] default_rc_corner has no qx tech file defined
[01/22 17:26:08    318s] TQuantus tech file check fail. Exit TQuantus.
[01/22 17:26:08    318s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.5), totSession cpu/real = 0:05:18.3/0:39:46.9 (0.1), mem = 2123.7M
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] =============================================================================================
[01/22 17:26:08    318s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[01/22 17:26:08    318s] =============================================================================================
[01/22 17:26:08    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s] [ ExtractRC              ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:26:08    318s] [ MISC                   ]          0:00:00.0  (  95.9 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s]  timeDesign #4 TOTAL                0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.6
[01/22 17:26:08    318s] ---------------------------------------------------------------------------------------------
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] <CMD> optDesign -postRoute -setup -hold
[01/22 17:26:08    318s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1294.8M, totSessionCpu=0:05:18 **
[01/22 17:26:08    318s] *** optDesign #1 [begin] : totSession cpu/real = 0:05:18.3/0:39:47.0 (0.1), mem = 2103.7M
[01/22 17:26:08    318s] Info: 1 threads available for lower-level modules during optimization.
[01/22 17:26:08    318s] GigaOpt running with 1 threads.
[01/22 17:26:08    318s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:18.3/0:39:47.0 (0.1), mem = 2103.7M
[01/22 17:26:08    318s] **INFO: User settings:
[01/22 17:26:08    318s] setNanoRouteMode -extractThirdPartyCompatible                    false
[01/22 17:26:08    318s] setNanoRouteMode -grouteExpTdStdDelay                            52.7
[01/22 17:26:08    318s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign   false
[01/22 17:26:08    318s] setExtractRCMode -basic                                          true
[01/22 17:26:08    318s] setExtractRCMode -coupled                                        true
[01/22 17:26:08    318s] setExtractRCMode -effortLevel                                    medium
[01/22 17:26:08    318s] setExtractRCMode -engine                                         postRoute
[01/22 17:26:08    318s] setExtractRCMode -extended                                       false
[01/22 17:26:08    318s] setDelayCalMode -enable_high_fanout                              true
[01/22 17:26:08    318s] setDelayCalMode -engine                                          aae
[01/22 17:26:08    318s] setDelayCalMode -ignoreNetLoad                                   false
[01/22 17:26:08    318s] setDelayCalMode -SIAware                                         true
[01/22 17:26:08    318s] setDelayCalMode -socv_accuracy_mode                              low
[01/22 17:26:08    318s] setOptMode -activeHoldViews                                      { fast_view slow_view typ_view }
[01/22 17:26:08    318s] setOptMode -activeSetupViews                                     { fast_view slow_view typ_view }
[01/22 17:26:08    318s] setOptMode -autoSetupViews                                       { fast_view}
[01/22 17:26:08    318s] setOptMode -autoTDGRSetupViews                                   { fast_view}
[01/22 17:26:08    318s] setOptMode -drcMargin                                            0
[01/22 17:26:08    318s] setOptMode -fixDrc                                               true
[01/22 17:26:08    318s] setOptMode -optimizeFF                                           true
[01/22 17:26:08    318s] setOptMode -placementSetupViews                                  { fast_view  }
[01/22 17:26:08    318s] setOptMode -setupTargetSlack                                     0
[01/22 17:26:08    318s] setSIMode -separate_delta_delay_on_data                          true
[01/22 17:26:08    318s] setPlaceMode -autoEnableFGCUnder10nm                             false
[01/22 17:26:08    318s] setPlaceMode -autoEnableFGCUnder16nm                             false
[01/22 17:26:08    318s] setPlaceMode -clusterFix                                         true
[01/22 17:26:08    318s] setPlaceMode -exp_gigaplace_padding_adjustments_for_adv_nodes    true
[01/22 17:26:08    318s] setPlaceMode -expAdvPinAccess                                    false
[01/22 17:26:08    318s] setPlaceMode -expAutoPinAccessLayer                              false
[01/22 17:26:08    318s] setPlaceMode -expPaddingMinPadRatio                              1.1
[01/22 17:26:08    318s] setPlaceMode -expTrimOptBeforeTDGP                               false
[01/22 17:26:08    318s] setPlaceMode -ignoreLowEffortPathGroups                          false
[01/22 17:26:08    318s] setPlaceMode -IOSlackAdjust                                      false
[01/22 17:26:08    318s] setPlaceMode -ipReuseSKPTG                                       true
[01/22 17:26:08    318s] setPlaceMode -ipTimingEffortLow                                  false
[01/22 17:26:08    318s] setPlaceMode -NMPfixAreaCalcBug                                  1
[01/22 17:26:08    318s] setPlaceMode -place_detail_color_aware_legal                     false
[01/22 17:26:08    318s] setPlaceMode -place_detail_drc_check_short_only                  true
[01/22 17:26:08    318s] setPlaceMode -place_global_exp_adjust_low_bound                  -8
[01/22 17:26:08    318s] setPlaceMode -place_global_exp_skp_adjust_scale_mode             2
[01/22 17:26:08    318s] setPlaceMode -place_global_exp_skp_adjust_scale_start_iteration  0
[01/22 17:26:08    318s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_down   -80
[01/22 17:26:08    318s] setPlaceMode -place_global_exp_skp_adjust_scale_threshold_up     0
[01/22 17:26:08    318s] setPlaceMode -resetCombineRFLevel                                1000
[01/22 17:26:08    318s] setPlaceMode -RTCSpread                                          false
[01/22 17:26:08    318s] setPlaceMode -tdgp0DelayModeFix                                  true
[01/22 17:26:08    318s] setPlaceMode -tdgp_all_view_vsm                                  false
[01/22 17:26:08    318s] setPlaceMode -tdgp_basic_pg                                      true
[01/22 17:26:08    318s] setPlaceMode -tdgp_repeat_start_level                            0
[01/22 17:26:08    318s] setPlaceMode -tdgpForceSimplified                                true
[01/22 17:26:08    318s] setPlaceMode -tdgpInitIgnoreNetLoad                              false
[01/22 17:26:08    318s] setPlaceMode -tdgpPack                                           true
[01/22 17:26:08    318s] setPlaceMode -tdgpPackEndPoints                                  true
[01/22 17:26:08    318s] setPlaceMode -tdgpParallelArcMergeFix                            true
[01/22 17:26:08    318s] setPlaceMode -tdgpRealSlackByFastProp                            true
[01/22 17:26:08    318s] setPlaceMode -tdgpRestartFromSensPrecond                         false
[01/22 17:26:08    318s] setPlaceMode -tdgpScaleUp                                        31
[01/22 17:26:08    318s] setPlaceMode -tdgpSetEndPtSlew                                   false
[01/22 17:26:08    318s] setPlaceMode -tdgpShiftMode                                      2
[01/22 17:26:08    318s] setPlaceMode -tdgpSinglePinFixedNetWeight                        1.5
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackKeepTop                                   0
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginCTEAdjust                           true
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginKeepPositiveSoftPhaseSlack          true
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginMode                                1
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginPercentage                          1
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginPreserve                            false
[01/22 17:26:08    318s] setPlaceMode -tdgpSlackMarginScaleAdjustPower                    0.5
[01/22 17:26:08    318s] setPlaceMode -tdgpViewPruning                                    true
[01/22 17:26:08    318s] setPlaceMode -timingDriven                                       true
[01/22 17:26:08    318s] setPlaceMode -trimView                                           allViews
[01/22 17:26:08    318s] setPlaceMode -usePreconditioning                                 true
[01/22 17:26:08    318s] setPlaceMode -VHFThreshold                                       2147483647
[01/22 17:26:08    318s] setAnalysisMode -analysisType                                    onChipVariation
[01/22 17:26:08    318s] setAnalysisMode -checkType                                       setup
[01/22 17:26:08    318s] setAnalysisMode -clkSrcPath                                      true
[01/22 17:26:08    318s] setAnalysisMode -clockPropagation                                sdcControl
[01/22 17:26:08    318s] setAnalysisMode -cppr                                            both
[01/22 17:26:08    318s] setAnalysisMode -skew                                            true
[01/22 17:26:08    318s] setAnalysisMode -usefulSkew                                      true
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/22 17:26:08    318s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/22 17:26:08    318s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:26:08    318s] Summary for sequential cells identification: 
[01/22 17:26:08    318s]   Identified SBFF number: 116
[01/22 17:26:08    318s]   Identified MBFF number: 0
[01/22 17:26:08    318s]   Identified SB Latch number: 0
[01/22 17:26:08    318s]   Identified MB Latch number: 0
[01/22 17:26:08    318s]   Not identified SBFF number: 24
[01/22 17:26:08    318s]   Not identified MBFF number: 0
[01/22 17:26:08    318s]   Not identified SB Latch number: 0
[01/22 17:26:08    318s]   Not identified MB Latch number: 0
[01/22 17:26:08    318s]   Number of sequential cells which are not FFs: 38
[01/22 17:26:08    318s]  Visiting view : fast_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:26:08    318s]  Visiting view : slow_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:26:08    318s]  Visiting view : typ_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:26:08    318s]  Visiting view : fast_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:26:08    318s]  Visiting view : slow_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:26:08    318s]  Visiting view : typ_view
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:26:08    318s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:26:08    318s] TLC MultiMap info (StdDelay):
[01/22 17:26:08    318s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:26:08    318s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:26:08    318s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:26:08    318s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:26:08    318s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:26:08    318s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:26:08    318s]  Setting StdDelay to: 52.7ps
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:26:08    318s] Need call spDPlaceInit before registerPrioInstLoc.
[01/22 17:26:08    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2115.4M, EPOCH TIME: 1769082968.905086
[01/22 17:26:08    318s] Processing tracks to init pin-track alignment.
[01/22 17:26:08    318s] z: 2, totalTracks: 1
[01/22 17:26:08    318s] z: 4, totalTracks: 1
[01/22 17:26:08    318s] z: 6, totalTracks: 1
[01/22 17:26:08    318s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:26:08    318s] All LLGs are deleted
[01/22 17:26:08    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:08    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:08    318s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2115.4M, EPOCH TIME: 1769082968.919983
[01/22 17:26:08    318s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2115.4M, EPOCH TIME: 1769082968.921417
[01/22 17:26:08    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2115.4M, EPOCH TIME: 1769082968.926211
[01/22 17:26:08    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:08    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:08    318s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2115.4M, EPOCH TIME: 1769082968.926780
[01/22 17:26:08    318s] Max number of tech site patterns supported in site array is 256.
[01/22 17:26:08    318s] Core basic site is tsm3site
[01/22 17:26:08    318s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2115.4M, EPOCH TIME: 1769082968.935133
[01/22 17:26:08    318s] After signature check, allow fast init is false, keep pre-filter is true.
[01/22 17:26:08    318s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/22 17:26:08    318s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2115.4M, EPOCH TIME: 1769082968.935228
[01/22 17:26:08    318s] SiteArray: non-trimmed site array dimensions = 6 x 62
[01/22 17:26:08    318s] SiteArray: use 8,192 bytes
[01/22 17:26:08    318s] SiteArray: current memory after site array memory allocation 2115.4M
[01/22 17:26:08    318s] SiteArray: FP blocked sites are writable
[01/22 17:26:08    318s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/22 17:26:08    318s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2115.4M, EPOCH TIME: 1769082968.935783
[01/22 17:26:08    318s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:2115.4M, EPOCH TIME: 1769082968.943777
[01/22 17:26:08    318s] SiteArray: number of non floorplan blocked sites for llg default is 372
[01/22 17:26:08    318s] Atter site array init, number of instance map data is 0.
[01/22 17:26:08    318s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.018, MEM:2115.4M, EPOCH TIME: 1769082968.944600
[01/22 17:26:08    318s] 
[01/22 17:26:08    318s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:26:08    318s] OPERPROF:     Starting CMU at level 3, MEM:2115.4M, EPOCH TIME: 1769082968.961134
[01/22 17:26:09    318s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.042, MEM:2115.4M, EPOCH TIME: 1769082969.003237
[01/22 17:26:09    318s] 
[01/22 17:26:09    318s] Bad Lib Cell Checking (CMU) is done! (0)
[01/22 17:26:09    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.081, MEM:2115.4M, EPOCH TIME: 1769082969.007476
[01/22 17:26:09    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2115.4M, EPOCH TIME: 1769082969.007517
[01/22 17:26:09    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.006, MEM:2115.4M, EPOCH TIME: 1769082969.013953
[01/22 17:26:09    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2115.4MB).
[01/22 17:26:09    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.129, MEM:2115.4M, EPOCH TIME: 1769082969.034237
[01/22 17:26:09    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2115.4M, EPOCH TIME: 1769082969.034394
[01/22 17:26:09    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:09    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:09    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:09    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:09    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2111.4M, EPOCH TIME: 1769082969.035986
[01/22 17:26:09    318s] 
[01/22 17:26:09    318s] Creating Lib Analyzer ...
[01/22 17:26:09    318s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[01/22 17:26:09    318s] Type 'man IMPOPT-7077' for more detail.
[01/22 17:26:09    318s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[01/22 17:26:09    318s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[01/22 17:26:09    318s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[01/22 17:26:09    318s] 
[01/22 17:26:09    318s] {RT default_rc_corner 0 6 6 {5 0} 1}
[01/22 17:26:10    319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:19 mem=2133.5M
[01/22 17:26:10    319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:19 mem=2133.5M
[01/22 17:26:10    319s] Creating Lib Analyzer, finished. 
[01/22 17:26:10    319s] Effort level <high> specified for reg2reg path_group
[01/22 17:26:10    319s] Effort level <high> specified for reg2cgate path_group
[01/22 17:26:10    319s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/22 17:26:10    319s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1323.7M, totSessionCpu=0:05:19 **
[01/22 17:26:10    319s] Existing Dirty Nets : 0
[01/22 17:26:10    319s] New Signature Flow (optDesignCheckOptions) ....
[01/22 17:26:10    319s] #Taking db snapshot
[01/22 17:26:10    319s] #Taking db snapshot ... done
[01/22 17:26:10    319s] OPERPROF: Starting checkPlace at level 1, MEM:2135.5M, EPOCH TIME: 1769082970.465935
[01/22 17:26:10    319s] Processing tracks to init pin-track alignment.
[01/22 17:26:10    319s] z: 2, totalTracks: 1
[01/22 17:26:10    319s] z: 4, totalTracks: 1
[01/22 17:26:10    319s] z: 6, totalTracks: 1
[01/22 17:26:10    319s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/22 17:26:10    319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2135.5M, EPOCH TIME: 1769082970.470286
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:26:10    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2135.5M, EPOCH TIME: 1769082970.480900
[01/22 17:26:10    319s] Begin checking placement ... (start mem=2135.5M, init mem=2135.5M)
[01/22 17:26:10    319s] Begin checking exclusive groups violation ...
[01/22 17:26:10    319s] There are 0 groups to check, max #box is 0, total #box is 0
[01/22 17:26:10    319s] Finished checking exclusive groups violations. Found 0 Vio.
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] Running CheckPlace using 1 thread in normal mode...
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] ...checkPlace normal is done!
[01/22 17:26:10    319s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2135.5M, EPOCH TIME: 1769082970.513961
[01/22 17:26:10    319s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1769082970.514021
[01/22 17:26:10    319s] *info: Placed = 23            
[01/22 17:26:10    319s] *info: Unplaced = 0           
[01/22 17:26:10    319s] Placement Density:69.35%(858/1237)
[01/22 17:26:10    319s] Placement Density (including fixed std cells):69.35%(858/1237)
[01/22 17:26:10    319s] All LLGs are deleted
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.5M, EPOCH TIME: 1769082970.514741
[01/22 17:26:10    319s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1769082970.514976
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2135.5M)
[01/22 17:26:10    319s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.050, MEM:2135.5M, EPOCH TIME: 1769082970.515742
[01/22 17:26:10    319s]  Initial DC engine is -> aae
[01/22 17:26:10    319s]  
[01/22 17:26:10    319s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/22 17:26:10    319s]  
[01/22 17:26:10    319s]  
[01/22 17:26:10    319s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/22 17:26:10    319s]  
[01/22 17:26:10    319s] Reset EOS DB
[01/22 17:26:10    319s] Ignoring AAE DB Resetting ...
[01/22 17:26:10    319s]  Set Options for AAE Based Opt flow 
[01/22 17:26:10    319s] *** optDesign -postRoute ***
[01/22 17:26:10    319s] DRC Margin: user margin 0.0; extra margin 0
[01/22 17:26:10    319s] Setup Target Slack: user slack 0
[01/22 17:26:10    319s] Hold Target Slack: user slack 0
[01/22 17:26:10    319s] All LLGs are deleted
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.5M, EPOCH TIME: 1769082970.650932
[01/22 17:26:10    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1769082970.651229
[01/22 17:26:10    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2135.5M, EPOCH TIME: 1769082970.651287
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2135.5M, EPOCH TIME: 1769082970.651403
[01/22 17:26:10    319s] Max number of tech site patterns supported in site array is 256.
[01/22 17:26:10    319s] Core basic site is tsm3site
[01/22 17:26:10    319s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2135.5M, EPOCH TIME: 1769082970.658435
[01/22 17:26:10    319s] After signature check, allow fast init is true, keep pre-filter is true.
[01/22 17:26:10    319s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/22 17:26:10    319s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1769082970.658522
[01/22 17:26:10    319s] Fast DP-INIT is on for default
[01/22 17:26:10    319s] Atter site array init, number of instance map data is 0.
[01/22 17:26:10    319s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:2135.5M, EPOCH TIME: 1769082970.659727
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[01/22 17:26:10    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2135.5M, EPOCH TIME: 1769082970.659842
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:26:10    319s] Deleting Lib Analyzer.
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Deleting Cell Server End ...
[01/22 17:26:10    319s] Multi-VT timing optimization disabled based on library information.
[01/22 17:26:10    319s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/22 17:26:10    319s] Summary for sequential cells identification: 
[01/22 17:26:10    319s]   Identified SBFF number: 116
[01/22 17:26:10    319s]   Identified MBFF number: 0
[01/22 17:26:10    319s]   Identified SB Latch number: 0
[01/22 17:26:10    319s]   Identified MB Latch number: 0
[01/22 17:26:10    319s]   Not identified SBFF number: 24
[01/22 17:26:10    319s]   Not identified MBFF number: 0
[01/22 17:26:10    319s]   Not identified SB Latch number: 0
[01/22 17:26:10    319s]   Not identified MB Latch number: 0
[01/22 17:26:10    319s]   Number of sequential cells which are not FFs: 38
[01/22 17:26:10    319s]  Visiting view : fast_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:26:10    319s]  Visiting view : slow_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:26:10    319s]  Visiting view : typ_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:26:10    319s]  Visiting view : fast_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[01/22 17:26:10    319s]  Visiting view : slow_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[01/22 17:26:10    319s]  Visiting view : typ_view
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 33.60 (1.000) with rcCorner = 0
[01/22 17:26:10    319s]    : PowerDomain = none : Weighted F : unweighted  = 29.90 (1.000) with rcCorner = -1
[01/22 17:26:10    319s] TLC MultiMap info (StdDelay):
[01/22 17:26:10    319s]   : delay_corner_tpy + typ_lib + 1 + no RcCorner := 29.9ps
[01/22 17:26:10    319s]   : delay_corner_tpy + typ_lib + 1 + default_rc_corner := 33.6ps
[01/22 17:26:10    319s]   : delay_corner_slow + slow_lib + 1 + default_rc_corner := 52.7ps
[01/22 17:26:10    319s]   : delay_corner_slow + slow_lib + 1 + no RcCorner := 47.3ps
[01/22 17:26:10    319s]   : dalay_corner_fast + fast_lib + 1 + no RcCorner := 22.8ps
[01/22 17:26:10    319s]   : dalay_corner_fast + fast_lib + 1 + default_rc_corner := 25.4ps
[01/22 17:26:10    319s]  Setting StdDelay to: 52.7ps
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Deleting Cell Server Begin ...
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] TimeStamp Deleting Cell Server End ...
[01/22 17:26:10    319s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:02.1 (0.6), totSession cpu/real = 0:05:19.4/0:39:49.0 (0.1), mem = 2135.5M
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] =============================================================================================
[01/22 17:26:10    319s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[01/22 17:26:10    319s] =============================================================================================
[01/22 17:26:10    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/22 17:26:10    319s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  52.4 % )     0:00:01.1 /  0:00:00.8    0.8
[01/22 17:26:10    319s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:26:10    319s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:26:10    319s] [ CheckPlace             ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.4
[01/22 17:26:10    319s] [ MISC                   ]          0:00:00.9  (  42.9 % )     0:00:00.9 /  0:00:00.3    0.3
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s]  InitOpt #1 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.2    0.6
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] ** INFO : this run is activating 'postRoute' automaton
[01/22 17:26:10    319s] **INFO: flowCheckPoint #1 InitialSummary
[01/22 17:26:10    319s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/22 17:26:10    319s] default_rc_corner has no qx tech file defined
[01/22 17:26:10    319s] TQuantus tech file check fail. Exit TQuantus.
[01/22 17:26:10    319s] **ERROR: (LS_PLACEOPT::runCurrentState): Internal failure executing '::LS_PLACEOPT::PR:doExtrInit' **ERROR: (IMPOPT-460):	optDesign command aborted.
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s]  ReSet Options after AAE Based Opt flow 
[01/22 17:26:10    319s] **ERROR: **ERROR: (IMPOPT-460):	optDesign command aborted.

[01/22 17:26:10    319s] *** Finished optDesign ***
[01/22 17:26:10    319s] Info: Destroy the CCOpt slew target map.
[01/22 17:26:10    319s] clean pInstBBox. size 0
[01/22 17:26:10    319s] All LLGs are deleted
[01/22 17:26:10    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/22 17:26:10    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2135.5M, EPOCH TIME: 1769082970.889012
[01/22 17:26:10    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2135.5M, EPOCH TIME: 1769082970.889140
[01/22 17:26:10    319s] Info: pop threads available for lower-level modules during optimization.
[01/22 17:26:10    319s] *** optDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.2 (0.5), totSession cpu/real = 0:05:19.5/0:39:49.2 (0.1), mem = 2135.5M
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] =============================================================================================
[01/22 17:26:10    319s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[01/22 17:26:10    319s] =============================================================================================
[01/22 17:26:10    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s] [ InitOpt                ]      1   0:00:02.0  (  91.6 % )     0:00:02.1 /  0:00:01.2    0.6
[01/22 17:26:10    319s] [ CheckPlace             ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    0.4
[01/22 17:26:10    319s] [ ExtractRC              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/22 17:26:10    319s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.0    0.3
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s]  optDesign #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.2    0.5
[01/22 17:26:10    319s] ---------------------------------------------------------------------------------------------
[01/22 17:26:10    319s] 
[01/22 17:26:10    319s] 0
[01/22 17:26:10    319s] <CMD> saveDesign DBS_M/postroute.enc
[01/22 17:26:10    319s] % Begin save design ... (date=01/22 17:26:10, mem=1318.8M)
[01/22 17:26:10    319s] % Begin Save ccopt configuration ... (date=01/22 17:26:10, mem=1318.8M)
[01/22 17:26:10    319s] % End Save ccopt configuration ... (date=01/22 17:26:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
[01/22 17:26:10    319s] % Begin Save netlist data ... (date=01/22 17:26:10, mem=1319.0M)
[01/22 17:26:10    319s] Writing Binary DB to DBS_M/postroute.enc.dat/counter.v.bin in single-threaded mode...
[01/22 17:26:11    319s] % End Save netlist data ... (date=01/22 17:26:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1319.1M, current mem=1319.1M)
[01/22 17:26:11    319s] Saving symbol-table file ...
[01/22 17:26:11    319s] Saving congestion map file DBS_M/postroute.enc.dat/counter.route.congmap.gz ...
[01/22 17:26:11    319s] % Begin Save AAE data ... (date=01/22 17:26:11, mem=1319.1M)
[01/22 17:26:11    319s] Saving AAE Data ...
[01/22 17:26:11    319s] % End Save AAE data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.1M, current mem=1319.1M)
[01/22 17:26:11    319s] Saving preference file DBS_M/postroute.enc.dat/gui.pref.tcl ...
[01/22 17:26:11    319s] Saving mode setting ...
[01/22 17:26:11    319s] Saving global file ...
[01/22 17:26:11    319s] % Begin Save floorplan data ... (date=01/22 17:26:11, mem=1319.2M)
[01/22 17:26:11    319s] Saving floorplan file ...
[01/22 17:26:11    319s] % End Save floorplan data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
[01/22 17:26:11    319s] Saving PG file DBS_M/postroute.enc.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jan 22 17:26:11 2026)
[01/22 17:26:11    319s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2129.0M) ***
[01/22 17:26:11    319s] Saving Drc markers ...
[01/22 17:26:11    319s] ... 14 markers are saved ...
[01/22 17:26:11    319s] ... 0 geometry drc markers are saved ...
[01/22 17:26:11    319s] ... 0 antenna drc markers are saved ...
[01/22 17:26:11    319s] % Begin Save placement data ... (date=01/22 17:26:11, mem=1319.2M)
[01/22 17:26:11    319s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/22 17:26:11    319s] Save Adaptive View Pruning View Names to Binary file
[01/22 17:26:11    319s] fast_view
[01/22 17:26:11    319s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2132.0M) ***
[01/22 17:26:11    319s] % End Save placement data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
[01/22 17:26:11    319s] % Begin Save routing data ... (date=01/22 17:26:11, mem=1319.2M)
[01/22 17:26:11    319s] Saving route file ...
[01/22 17:26:11    319s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2129.0M) ***
[01/22 17:26:11    319s] % End Save routing data ... (date=01/22 17:26:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.2M, current mem=1319.2M)
[01/22 17:26:11    319s] Saving property file DBS_M/postroute.enc.dat/counter.prop
[01/22 17:26:11    319s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2132.0M) ***
[01/22 17:26:12    319s] #Saving pin access data to file DBS_M/postroute.enc.dat/counter.apa ...
[01/22 17:26:12    319s] #
[01/22 17:26:12    319s] % Begin Save power constraints data ... (date=01/22 17:26:12, mem=1319.4M)
[01/22 17:26:12    319s] % End Save power constraints data ... (date=01/22 17:26:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.4M, current mem=1319.4M)
[01/22 17:26:12    319s] Generated self-contained design postroute.enc.dat
[01/22 17:26:12    319s] % End save design ... (date=01/22 17:26:12, total cpu=0:00:00.5, real=0:00:02.0, peak res=1319.7M, current mem=1319.7M)
[01/22 17:26:12    319s] *** Message Summary: 0 warning(s), 0 error(s)
[01/22 17:26:12    319s] 
[01/22 17:26:24    321s]  *** Starting Verify Geometry (MEM: 2133.1) ***
[01/22 17:26:24    321s] 
[01/22 17:26:24    321s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Starting Verification
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Initializing
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/22 17:26:24    321s]                   ...... bin size: 8320
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/22 17:26:24    321s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/22 17:26:24    321s] VG: elapsed time: 0.00
[01/22 17:26:24    321s] Begin Summary ...
[01/22 17:26:24    321s]   Cells       : 0
[01/22 17:26:24    321s]   SameNet     : 0
[01/22 17:26:24    321s]   Wiring      : 0
[01/22 17:26:24    321s]   Antenna     : 0
[01/22 17:26:24    321s]   Short       : 0
[01/22 17:26:24    321s]   Overlap     : 0
[01/22 17:26:24    321s] End Summary
[01/22 17:26:24    321s] 
[01/22 17:26:24    321s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/22 17:26:24    321s] 
[01/22 17:26:24    321s] **********End: VERIFY GEOMETRY**********
[01/22 17:26:24    321s]  *** verify geometry (CPU: 0:00:00.0  MEM: 316.5M)
[01/22 17:26:24    321s] 
[01/22 17:26:40    322s] <CMD> verifyConnectivity -type all -report counter.conn.rpt
[01/22 17:26:40    322s] VERIFY_CONNECTIVITY use new engine.
[01/22 17:26:40    322s] 
[01/22 17:26:40    322s] ******** Start: VERIFY CONNECTIVITY ********
[01/22 17:26:40    322s] Start Time: Thu Jan 22 17:26:40 2026
[01/22 17:26:40    322s] 
[01/22 17:26:40    322s] Design Name: counter
[01/22 17:26:40    322s] Database Units: 2000
[01/22 17:26:40    322s] Design Boundary: (0.0000, 0.0000) (62.0400, 50.4000)
[01/22 17:26:40    322s] Error Limit = 1000; Warning Limit = 50
[01/22 17:26:40    322s] Check all nets
[01/22 17:26:40    322s] 
[01/22 17:26:40    322s] Begin Summary 
[01/22 17:26:40    322s]   Found no problems or warnings.
[01/22 17:26:40    322s] End Summary
[01/22 17:26:40    322s] 
[01/22 17:26:40    322s] End Time: Thu Jan 22 17:26:40 2026
[01/22 17:26:40    322s] Time Elapsed: 0:00:00.0
[01/22 17:26:40    322s] 
[01/22 17:26:40    322s] ******** End: VERIFY CONNECTIVITY ********
[01/22 17:26:40    322s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/22 17:26:40    322s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/22 17:26:40    322s] 
[01/22 17:27:08    326s] <CMD> verifyProcessAntenna -report counter.antenna.rpt
[01/22 17:27:08    326s] 
[01/22 17:27:08    326s] ******* START VERIFY ANTENNA ********
[01/22 17:27:08    326s] Report File: counter.antenna.rpt
[01/22 17:27:08    326s] LEF Macro File: counter.antenna.lef
[01/22 17:27:08    326s] Verification Complete: 0 Violations
[01/22 17:27:08    326s] ******* DONE VERIFY ANTENNA ********
[01/22 17:27:08    326s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/22 17:27:08    326s] 
[01/22 17:27:27    329s] <CMD> rcOut -spef counter_final.spef
[01/22 17:27:27    329s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.
[01/22 17:27:27    329s] 
[01/22 17:27:51    332s] <CMD> rcOut -spef counter_final.spef -rc_corner rc_worst
[01/22 17:27:51    332s] **ERROR: (IMPDC-495):	Run RC extraction before invoking RC output command.
Type 'man IMPDC-495' for more detail.
[01/22 17:27:51    332s] 
[01/22 17:28:23    336s] <CMD> saveNetlist counter_postRoute_physical.v
[01/22 17:28:23    336s] Writing Netlist "counter_postRoute_physical.v" ...
[01/22 17:28:46    339s] <CMD> write_lef_abstract counter.lef
[01/22 17:29:01    341s] <CMD> defOut counter_post_route.def
[01/22 17:29:01    341s] Writing DEF file 'counter_post_route.def', current time is Thu Jan 22 17:29:01 2026 ...
[01/22 17:29:01    341s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[01/22 17:29:02    341s] DEF file 'counter_post_route.def' is written, current time is Thu Jan 22 17:29:02 2026 ...
[01/22 17:31:10    357s] <CMD> report_timing
[01/22 17:31:11    357s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/22 17:31:12    357s] AAE_INFO: resetNetProps viewIdx 0 
[01/22 17:31:12    357s] AAE_INFO: resetNetProps viewIdx 1 
[01/22 17:31:12    357s] AAE_INFO: resetNetProps viewIdx 2 
[01/22 17:31:12    357s] Starting SI iteration 1 using Infinite Timing Windows
[01/22 17:31:13    357s] #################################################################################
[01/22 17:31:13    357s] # Design Stage: PostRoute
[01/22 17:31:13    357s] # Design Name: counter
[01/22 17:31:13    357s] # Design Mode: 90nm
[01/22 17:31:13    357s] # Analysis Mode: MMMC OCV 
[01/22 17:31:13    357s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:31:13    357s] # Signoff Settings: SI On 
[01/22 17:31:13    357s] #################################################################################
[01/22 17:31:13    357s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/22 17:31:13    357s] default_rc_corner has no qx tech file defined
[01/22 17:31:13    357s] TQuantus tech file check fail. Exit TQuantus.
[01/22 17:31:15    357s] AAE_INFO: 1 threads acquired from CTE.
[01/22 17:31:15    357s] Setting infinite Tws ...
[01/22 17:31:15    357s] First Iteration Infinite Tw... 
[01/22 17:31:15    357s] Calculate early delays in OCV mode...
[01/22 17:31:15    357s] Calculate late delays in OCV mode...
[01/22 17:31:15    357s] Calculate early delays in OCV mode...
[01/22 17:31:15    357s] Calculate late delays in OCV mode...
[01/22 17:31:15    357s] Calculate early delays in OCV mode...
[01/22 17:31:15    357s] Calculate late delays in OCV mode...
[01/22 17:31:15    357s] Topological Sorting (REAL = 0:00:00.0, MEM = 2447.6M, InitMEM = 2447.6M)
[01/22 17:31:15    357s] Start delay calculation (fullDC) (1 T). (MEM=2447.58)
[01/22 17:31:15    357s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/22 17:31:16    357s] End AAE Lib Interpolated Model. (MEM=2457.75 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:17    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:17    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:17    357s] End delay calculation. (MEM=2455.75 CPU=0:00:00.1 REAL=0:00:01.0)
[01/22 17:31:17    357s] End delay calculation (fullDC). (MEM=2455.75 CPU=0:00:00.2 REAL=0:00:02.0)
[01/22 17:31:17    357s] *** CDM Built up (cpu=0:00:00.2  real=0:00:04.0  mem= 2455.8M) ***
[01/22 17:31:17    357s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.8M)
[01/22 17:31:17    357s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/22 17:31:17    357s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2463.8M)
[01/22 17:31:17    357s] Starting SI iteration 2
[01/22 17:31:17    357s] Calculate early delays in OCV mode...
[01/22 17:31:17    357s] Calculate late delays in OCV mode...
[01/22 17:31:17    357s] Calculate early delays in OCV mode...
[01/22 17:31:17    357s] Calculate late delays in OCV mode...
[01/22 17:31:17    357s] Calculate early delays in OCV mode...
[01/22 17:31:17    357s] Calculate late delays in OCV mode...
[01/22 17:31:17    357s] Start delay calculation (fullDC) (1 T). (MEM=2168.15)
[01/22 17:31:17    357s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/22 17:31:17    357s] End AAE Lib Interpolated Model. (MEM=2168.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:17    357s] Glitch Analysis: View fast_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:17    357s] Glitch Analysis: View fast_view -- Total Number of Nets Analyzed = 0. 
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] Glitch Analysis: View slow_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:17    357s] Glitch Analysis: View slow_view -- Total Number of Nets Analyzed = 0. 
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] Glitch Analysis: View typ_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:17    357s] Glitch Analysis: View typ_view -- Total Number of Nets Analyzed = 34. 
[01/22 17:31:17    357s] Total number of fetched objects 34
[01/22 17:31:17    357s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:17    357s] End delay calculation. (MEM=2217.36 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:31:17    357s] End delay calculation (fullDC). (MEM=2217.36 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:31:17    357s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2217.4M) ***
[01/22 17:31:19    357s] <CMD> report_timing
[01/22 17:31:19    358s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/22 17:31:19    358s] AAE_INFO: resetNetProps viewIdx 0 
[01/22 17:31:19    358s] AAE_INFO: resetNetProps viewIdx 1 
[01/22 17:31:19    358s] AAE_INFO: resetNetProps viewIdx 2 
[01/22 17:31:19    358s] Starting SI iteration 1 using Infinite Timing Windows
[01/22 17:31:19    358s] #################################################################################
[01/22 17:31:19    358s] # Design Stage: PostRoute
[01/22 17:31:19    358s] # Design Name: counter
[01/22 17:31:19    358s] # Design Mode: 90nm
[01/22 17:31:19    358s] # Analysis Mode: MMMC OCV 
[01/22 17:31:19    358s] # Parasitics Mode: No SPEF/RCDB 
[01/22 17:31:19    358s] # Signoff Settings: SI On 
[01/22 17:31:19    358s] #################################################################################
[01/22 17:31:19    358s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/22 17:31:19    358s] default_rc_corner has no qx tech file defined
[01/22 17:31:19    358s] TQuantus tech file check fail. Exit TQuantus.
[01/22 17:31:19    358s] AAE_INFO: 1 threads acquired from CTE.
[01/22 17:31:19    358s] Setting infinite Tws ...
[01/22 17:31:19    358s] First Iteration Infinite Tw... 
[01/22 17:31:19    358s] Calculate early delays in OCV mode...
[01/22 17:31:19    358s] Calculate late delays in OCV mode...
[01/22 17:31:19    358s] Calculate early delays in OCV mode...
[01/22 17:31:19    358s] Calculate late delays in OCV mode...
[01/22 17:31:19    358s] Calculate early delays in OCV mode...
[01/22 17:31:19    358s] Calculate late delays in OCV mode...
[01/22 17:31:19    358s] Topological Sorting (REAL = 0:00:00.0, MEM = 2217.4M, InitMEM = 2217.4M)
[01/22 17:31:19    358s] Start delay calculation (fullDC) (1 T). (MEM=2217.36)
[01/22 17:31:19    358s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/22 17:31:19    358s] End AAE Lib Interpolated Model. (MEM=2217.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:19    358s] Total number of fetched objects 34
[01/22 17:31:19    358s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:19    358s] Total number of fetched objects 34
[01/22 17:31:19    358s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:19    358s] Total number of fetched objects 34
[01/22 17:31:19    358s] AAE_INFO-618: Total number of nets in the design is 37,  91.9 percent of the nets selected for SI analysis
[01/22 17:31:19    358s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:19    358s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:19    358s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:19    358s] End delay calculation. (MEM=2226.41 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:31:19    358s] End delay calculation (fullDC). (MEM=2226.41 CPU=0:00:00.1 REAL=0:00:00.0)
[01/22 17:31:19    358s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2226.4M) ***
[01/22 17:31:20    358s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2228.4M)
[01/22 17:31:20    358s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/22 17:31:20    358s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2228.4M)
[01/22 17:31:20    358s] Starting SI iteration 2
[01/22 17:31:20    358s] Calculate early delays in OCV mode...
[01/22 17:31:20    358s] Calculate late delays in OCV mode...
[01/22 17:31:20    358s] Calculate early delays in OCV mode...
[01/22 17:31:20    358s] Calculate late delays in OCV mode...
[01/22 17:31:20    358s] Calculate early delays in OCV mode...
[01/22 17:31:20    358s] Calculate late delays in OCV mode...
[01/22 17:31:20    358s] Start delay calculation (fullDC) (1 T). (MEM=2186.41)
[01/22 17:31:20    358s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[01/22 17:31:20    358s] End AAE Lib Interpolated Model. (MEM=2186.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/22 17:31:20    358s] Glitch Analysis: View fast_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:20    358s] Glitch Analysis: View fast_view -- Total Number of Nets Analyzed = 0. 
[01/22 17:31:20    358s] Total number of fetched objects 34
[01/22 17:31:20    358s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:20    358s] Glitch Analysis: View slow_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:20    358s] Glitch Analysis: View slow_view -- Total Number of Nets Analyzed = 0. 
[01/22 17:31:20    358s] Total number of fetched objects 34
[01/22 17:31:20    358s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:20    358s] Glitch Analysis: View typ_view -- Total Number of Nets Skipped = 0. 
[01/22 17:31:20    358s] Glitch Analysis: View typ_view -- Total Number of Nets Analyzed = 34. 
[01/22 17:31:20    358s] Total number of fetched objects 34
[01/22 17:31:20    358s] AAE_INFO-618: Total number of nets in the design is 37,  5.4 percent of the nets selected for SI analysis
[01/22 17:31:20    358s] End delay calculation. (MEM=2241.15 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:31:20    358s] End delay calculation (fullDC). (MEM=2241.15 CPU=0:00:00.0 REAL=0:00:00.0)
[01/22 17:31:20    358s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2241.2M) ***
[01/22 17:31:33    359s] <CMD> report_noise
[01/22 17:31:33    359s] Output report file name prefix is (null) 
[01/22 17:31:33    359s] **WARN: (IMPESI-2121):	SI delay analysis results are not saved for reporting.  To save and report SI delay results, use 'set_si_mode -separate_delta_delay_on_data true' and enable only delay reporting with 'set_si_mode -enable_delay_report true'.
[01/22 17:32:01    362s] <CMD> zoomBox 4.66400 3.96300 53.97050 48.10300
[01/22 17:32:01    362s] <CMD> zoomBox 7.69700 7.59900 49.60750 45.11800
[01/22 17:32:02    362s] <CMD> zoomBox 12.46650 13.31600 42.74700 40.42350
[01/22 17:32:02    362s] <CMD> zoomBox 14.32900 15.54850 40.06750 38.59000
[01/22 17:32:03    362s] <CMD> zoomBox 15.91200 17.44600 37.79000 37.03150
[01/22 17:32:06    362s] <CMD> zoomBox 14.33850 15.54300 40.07750 38.58500
[01/22 17:32:06    362s] <CMD> zoomBox 12.48700 13.30400 42.76850 40.41250
[01/22 17:32:06    362s] <CMD> zoomBox 10.30900 10.67000 45.93450 42.56250
[01/22 17:32:07    362s] <CMD> zoomBox 4.73300 3.92550 54.04200 48.06750
[01/22 17:32:08    363s] <CMD> zoomBox -7.89250 -11.34550 72.39900 60.53250
[01/22 17:32:14    363s] <CMD> fit
[01/22 17:32:23    364s] <CMD> zoomBox -3.02950 4.94550 3.13750 1.31000
[01/22 17:32:25    364s] <CMD> fit
[01/22 17:32:28    364s] <CMD> zoomBox 61.62850 4.23150 63.77100 1.95950
[01/22 17:32:31    365s] <CMD> fit
[01/22 17:32:35    365s] <CMD> zoomBox 60.78500 48.57050 65.00450 46.29850
[01/22 17:32:38    365s] <CMD> fit
[01/22 17:32:45    366s] <CMD> gui_select -rect {2.35850 51.55650 6.57800 49.93400}
[01/22 17:32:48    366s] <CMD> zoomBox 2.35850 51.49200 6.77300 49.09000
[01/22 17:32:49    366s] <CMD> deselectAll
[01/22 17:32:50    366s] <CMD> fit
[01/22 17:32:54    366s] <CMD> selectWire 3.4900 35.9800 3.7700 50.2600 2 clk
[01/22 17:32:59    367s] <CMD> deselectAll
[01/22 17:33:11    367s] 
[01/22 17:33:11    367s] *** Memory Usage v#1 (Current mem = 2271.277M, initial mem = 476.027M) ***
[01/22 17:33:11    367s] 
[01/22 17:33:11    367s] *** Summary of all messages that are not suppressed in this session:
[01/22 17:33:11    367s] Severity  ID               Count  Summary                                  
[01/22 17:33:11    367s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/22 17:33:11    367s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/22 17:33:11    367s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[01/22 17:33:11    367s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[01/22 17:33:11    367s] WARNING   IMPDBTCL-246         8  Deleting attribute '%s' on object_type '...
[01/22 17:33:11    367s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[01/22 17:33:11    367s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[01/22 17:33:11    367s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[01/22 17:33:11    367s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[01/22 17:33:11    367s] ERROR     IMPEXT-2827         12  Found NONDEFAULT RULE for layer %d havin...
[01/22 17:33:11    367s] ERROR     IMPEXT-2900          1  Unable to find the rc-corner name '%s' i...
[01/22 17:33:11    367s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[01/22 17:33:11    367s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[01/22 17:33:11    367s] ERROR     IMPSYT-16095         4  %s                                       
[01/22 17:33:11    367s] ERROR     IMPSYT-16087         2  Specify the name of Delay Corner.        
[01/22 17:33:11    367s] ERROR     IMPSYT-16086         2  Specify name of RC Corner.               
[01/22 17:33:11    367s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[01/22 17:33:11    367s] WARNING   IMPDB-2148           1  %sterm '%s' of %sinstance '%s' is tied t...
[01/22 17:33:11    367s] ERROR     IMPDC-495            2  Run RC extraction before invoking RC out...
[01/22 17:33:11    367s] WARNING   IMPESI-2121          1  SI delay analysis results are not saved ...
[01/22 17:33:11    367s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[01/22 17:33:11    367s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[01/22 17:33:11    367s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[01/22 17:33:11    367s] ERROR     IMPPP-4422          12  Followpin wire is missing at row {%f %f}...
[01/22 17:33:11    367s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[01/22 17:33:11    367s] WARNING   IMPPP-220            1  The power planner does not create core r...
[01/22 17:33:11    367s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[01/22 17:33:11    367s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[01/22 17:33:11    367s] WARNING   IMPSP-5134           3  Setting %s to %0.3f (microns) as a multi...
[01/22 17:33:11    367s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[01/22 17:33:11    367s] WARNING   IMPSP-9003           3  Cell <'%s'>'s may not be a physical ONLY...
[01/22 17:33:11    367s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/22 17:33:11    367s] WARNING   IMPSP-5534           9  '%s' and '%s' are using the same endcap ...
[01/22 17:33:11    367s] WARNING   CHKPLC-51            2  %d unplaced pins detected, please place ...
[01/22 17:33:11    367s] WARNING   IMPOPT-7276          1  %d instance(s) out of %d are unplaced.   
[01/22 17:33:11    367s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/22 17:33:11    367s] WARNING   IMPOPT-2901          1  Design is not placed. Place the design b...
[01/22 17:33:11    367s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[01/22 17:33:11    367s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/22 17:33:11    367s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[01/22 17:33:11    367s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/22 17:33:11    367s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/22 17:33:11    367s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[01/22 17:33:11    367s] WARNING   NRIG-69             23  %s %s is unplaced. All instances must be...
[01/22 17:33:11    367s] WARNING   NRIG-1313           10  Top level pin %s is unplaced and is a pa...
[01/22 17:33:11    367s] ERROR     IMPTCM-4             1  The value "%s" specified for the %s type...
[01/22 17:33:11    367s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[01/22 17:33:11    367s] ERROR     IMPTCM-161           1  Object for command "%s" is not a list, "...
[01/22 17:33:11    367s] ERROR     IMPTCM-48            4  "%s" is not a legal option for command "...
[01/22 17:33:11    367s] ERROR     IMPESO-441           1  The placement density is reported a 0%% ...
[01/22 17:33:11    367s] ERROR     IMPESO-444           1  There has to be at least one host and so...
[01/22 17:33:11    367s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[01/22 17:33:11    367s] WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
[01/22 17:33:11    367s] WARNING   TECHLIB-609          2  Operating condition '%s' not found in li...
[01/22 17:33:11    367s] *** Message Summary: 1122 warning(s), 45 error(s)
[01/22 17:33:11    367s] 
[01/22 17:33:11    367s] --- Ending "Innovus" (totcpu=0:06:08, real=0:47:18, mem=2271.3M) ---
