<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___r_c_c___p_l_l___clock___source" xml:lang="en-US">
<title>PLL Clock Source</title>
<indexterm><primary>PLL Clock Source</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632">RCC_PLLSOURCE_HSI_DIV2</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7"/>    <section>
    <title>RCC_PLLSOURCE_HSE</title>
<indexterm><primary>RCC_PLLSOURCE_HSE</primary><secondary>PLL Clock Source</secondary></indexterm>
<indexterm><primary>PLL Clock Source</primary><secondary>RCC_PLLSOURCE_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_PLLSOURCE_HSE   <link linkend="_group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</link></computeroutput></para>
<para>HSE clock selected as PLL entry clock source </para>
    </section><anchor xml:id="_group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632"/>    <section>
    <title>RCC_PLLSOURCE_HSI_DIV2</title>
<indexterm><primary>RCC_PLLSOURCE_HSI_DIV2</primary><secondary>PLL Clock Source</secondary></indexterm>
<indexterm><primary>PLL Clock Source</primary><secondary>RCC_PLLSOURCE_HSI_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLSOURCE_HSI_DIV2   0x00000000U</computeroutput></para>
<para>HSI clock divided by 2 selected as PLL entry clock source </para>
</section>
</section>
</section>
