#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep 16 19:07:45 2025
# Process ID         : 31564
# Current directory  : C:/repo/systemverilog/L07_edge detector
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25868 C:\repo\systemverilog\L07_edge detector\L07_edge detector.xpr
# Log file           : C:/repo/systemverilog/L07_edge detector/vivado.log
# Journal file       : C:/repo/systemverilog/L07_edge detector\vivado.jou
# Running On         : jlbpacheco
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800HS with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 42311 MB
# Swap memory        : 2684 MB
# Total Virtual      : 44995 MB
# Available Virtual  : 31050 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
open_project {C:/repo/systemverilog/L07_edge detector/L07_edge detector.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'L07_edge detector.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'edge_detect_moore_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detect_moore_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj edge_detect_moore_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sources_1/new/edge_detect_moore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_moore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repo/systemverilog/L07_edge detector/L07_edge detector.srcs/sim_1/new/edge_detect_moore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_moore_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/systemverilog/L07_edge detector/L07_edge detector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detect_moore_tb_behav xil_defaultlib.edge_detect_moore_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detect_moore_tb_behav xil_defaultlib.edge_detect_moore_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detect_moore
Compiling module xil_defaultlib.edge_detect_moore_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detect_moore_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/repo/systemverilog/L07_edge detector/L07_edge detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edge_detect_moore_tb_behav -key {Behavioral:sim_1:Functional:edge_detect_moore_tb} -tclbatch {edge_detect_moore_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source edge_detect_moore_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edge_detect_moore_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1192.961 ; gain = 4.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 19:41:05 2025...
