V3 98
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/Counter 1397215006 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/counter_bit 1397214982
AR proc_common_v2_00_a/Counter/imp 1397215007 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd \
      EN proc_common_v2_00_a/Counter 1397215006 \
      CP proc_common_v2_00_a/counter_bit CP FDRE
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd 2003/12/17.01:24:36 K.39
EN proc_common_v2_00_a/counter_bit 1397214982 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/counter_bit/imp 1397214983 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd \
      EN proc_common_v2_00_a/counter_bit 1397214982 CP LUT4 CP MUXCY_L CP XORCY \
      CP FDRE
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd 2006/09/15.22:28:46 K.39
PH proc_common_v2_00_a/family 1397215010 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd
PB proc_common_v2_00_a/family 1397215011 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd \
      PH proc_common_v2_00_a/family 1397215010
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd 2003/12/17.01:24:36 K.39
EN proc_common_v2_00_a/inferred_lut4 1397214972 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
AR proc_common_v2_00_a/inferred_lut4/implementation 1397214973 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd \
      EN proc_common_v2_00_a/inferred_lut4 1397214972
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd 2005/11/04.02:09:03 K.39
PH proc_common_v2_00_a/ipif_pkg 1397214998 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
PB proc_common_v2_00_a/ipif_pkg 1397214999 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd \
      PH proc_common_v2_00_a/ipif_pkg 1397214998 LB proc_common_v2_00_a \
      PB proc_common_v2_00_a/proc_common_pkg 1397214991
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd 2004/03/25.02:58:20 K.39
EN proc_common_v2_00_a/IPIF_Steer 1397215008 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd \
      PB ieee/std_logic_1164 1217055545
AR proc_common_v2_00_a/IPIF_Steer/IMP 1397215009 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd \
      EN proc_common_v2_00_a/IPIF_Steer 1397215008 CP std_logic \
      CP std_logic_vector
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd 2003/12/17.01:36:27 K.39
EN proc_common_v2_00_a/or_gate 1397214996 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 LB proc_common_v2_00_a
AR proc_common_v2_00_a/or_gate/imp 1397214997 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd \
      EN proc_common_v2_00_a/or_gate 1397214996 CP std_logic_vector CP or_muxcy
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd 2003/12/17.01:24:37 K.39
EN proc_common_v2_00_a/or_muxcy 1397214992 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/or_muxcy/implementation 1397214993 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd \
      EN proc_common_v2_00_a/or_muxcy 1397214992 CP std_logic_vector CP MUXCY
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_adder 1397214988 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim
AR proc_common_v2_00_a/pf_adder/implementation 1397214989 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd \
      EN proc_common_v2_00_a/pf_adder 1397214988 CP pf_adder_bit
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_adder_bit 1397214976 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim LB proc_common_v2_00_a \
      EN proc_common_v2_00_a/inferred_lut4 1397214972
AR proc_common_v2_00_a/pf_adder_bit/implementation 1397214977 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd \
      EN proc_common_v2_00_a/pf_adder_bit 1397214976 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/pf_counter 1397214978 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter_bit 1397214974
AR proc_common_v2_00_a/pf_counter/implementation 1397214979 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd \
      EN proc_common_v2_00_a/pf_counter 1397214978 \
      CP proc_common_v2_00_a/pf_counter_bit CP FDRE
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_counter_bit 1397214974 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim LB proc_common_v2_00_a \
      EN proc_common_v2_00_a/inferred_lut4 1397214972
AR proc_common_v2_00_a/pf_counter_bit/implementation 1397214975 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd \
      EN proc_common_v2_00_a/pf_counter_bit 1397214974 CP inferred_lut4 CP MUXCY \
      CP XORCY CP FDRE
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/pf_counter_top 1397214986 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter 1397214978
AR proc_common_v2_00_a/pf_counter_top/implementation 1397214987 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd \
      EN proc_common_v2_00_a/pf_counter_top 1397214986 \
      CP proc_common_v2_00_a/pf_counter
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd 2004/04/02.03:19:18 K.39
EN proc_common_v2_00_a/pf_dpram_select 1397215004 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd \
      PB ieee/std_logic_1164 1217055545 PH ieee/NUMERIC_STD 1217055545 LB Unisim
AR proc_common_v2_00_a/pf_dpram_select/implementation 1397215005 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd \
      EN proc_common_v2_00_a/pf_dpram_select 1397215004 CP in CP out CP integer \
      CP dbus_slice_array CP pdbus_slice_array CP std_logic_vector CP std_logic \
      CP RAMB16_S36_S36 CP RAMB16_S18_S18 CP RAMB16_S9_S9 CP RAMB16_S4_S4 \
      CP RAMB16_S2_S2 CP RAMB16_S1_S1 CP RAMB4_S1_S1 CP RAMB4_S2_S2 CP RAMB4_S4_S4 \
      CP RAMB4_S8_S8 CP RAMB4_S16_S16
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/pf_occ_counter 1397214980 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_counter_bit 1397214974
AR proc_common_v2_00_a/pf_occ_counter/implementation 1397214981 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd \
      EN proc_common_v2_00_a/pf_occ_counter 1397214980 CP MUXCY \
      CP proc_common_v2_00_a/pf_counter_bit
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/pf_occ_counter_top 1397214984 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
      PB ieee/std_logic_1164 1217055545 LB Unisim PH unisim/VCOMPONENTS 1217055545 \
      LB proc_common_v2_00_a EN proc_common_v2_00_a/pf_occ_counter 1397214980
AR proc_common_v2_00_a/pf_occ_counter_top/implementation 1397214985 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
      EN proc_common_v2_00_a/pf_occ_counter_top 1397214984 \
      CP proc_common_v2_00_a/pf_occ_counter
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd 2007/05/26.04:15:34 K.39
PH proc_common_v2_00_a/proc_common_pkg 1397214990 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547
PB proc_common_v2_00_a/proc_common_pkg 1397214991 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd \
      PH proc_common_v2_00_a/proc_common_pkg 1397214990
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd 2003/12/17.01:24:37 K.39
EN proc_common_v2_00_a/pselect 1397214994 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 LB Unisim
AR proc_common_v2_00_a/pselect/imp 1397214995 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd \
      EN proc_common_v2_00_a/pselect 1397214994 CP std_logic_vector CP MUXCY
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd 2004/11/23.04:17:43 K.39
EN proc_common_v2_00_a/srl16_fifo 1397215002 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd \
      LB Unisim PH unisim/VCOMPONENTS 1217055545 LB proc_common_v2_00_a \
      EN proc_common_v2_00_a/pf_adder 1397214988 \
      EN proc_common_v2_00_a/pf_counter_top 1397214986 \
      EN proc_common_v2_00_a/pf_occ_counter_top 1397214984 PB ieee/std_logic_1164 1217055545 \
      PB ieee/std_logic_arith 1217055546 PB ieee/STD_LOGIC_UNSIGNED 1217055547
AR proc_common_v2_00_a/srl16_fifo/implementation 1397215003 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd \
      EN proc_common_v2_00_a/srl16_fifo 1397215002 \
      CP proc_common_v2_00_a/pf_occ_counter_top \
      CP proc_common_v2_00_a/pf_counter_top CP SRL16E CP boolean CP integer \
      CP std_logic_vector CP proc_common_v2_00_a/pf_adder
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd 2003/12/17.01:24:37 K.39
EN proc_common_v2_00_a/srl_fifo2 1397215000 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd \
      LB Unisim PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546
AR proc_common_v2_00_a/srl_fifo2/imp 1397215001 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd \
      EN proc_common_v2_00_a/srl_fifo2 1397215000 CP FDR CP MUXCY_L CP XORCY CP FDRE \
      CP SRL16E
