Analysis & Synthesis report for mainRevision
Tue Oct 31 23:23:24 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Oct 31 23:23:24 2017           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; mainRevision                                ;
; Top-level Entity Name              ; topLevelEntity                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                                      ; topLevelEntity     ; mainRevision       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                         ; IP Include File                                                                                               ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; N/A    ; Qsys                                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst                                                                                                                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altpll                                   ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_altpll_0:altpll_0                                                                                                                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altpll                                   ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_altpll_signalTap:altpll_signaltap                                                                                                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_nios2_gen2                        ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu                                                                                                                                                                                                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu                                                                                                                                                                                                                                               ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht                                                                                                                                                                                          ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data                                                                                                                                                                                  ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag                                                                                                                                                                                    ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim                                                                                                                                                                              ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data                                                                                                                                                                                  ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag                                                                                                                                                                                    ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a                                                                                                                                                                  ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b                                                                                                                                                                  ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci                                                                                                                                                                                 ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg                                                                                                     ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break                                                                                                       ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk                                                                                                         ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug                                                                                                       ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace                                                                                                     ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo                                                                                                         ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im                                                                                                             ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace                                                                                                     ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib                                                                                                           ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk                                                                                                         ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem                                                                                                             ;                                                                                                               ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore     ; |topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram                                    ;                                                                                                               ;
; Altera ; altera_avalon_jtag_uart                  ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_jtag_uart:jtag_uart                                                                                                                                                                                                                                                          ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_mm_interconnect                   ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                          ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                             ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_signaltap_pll_slave_agent                                                                                                                                                                               ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_signaltap_pll_slave_agent_rsp_fifo                                                                                                                                                                          ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_signaltap_pll_slave_translator                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                          ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; error_adapter                            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                             ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                    ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                               ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_master_agent               ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                             ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_master_translator          ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                        ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                    ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_avalon_slave_agent                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo                                                                                                                                                                                    ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter                                                                                                                                                                           ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter                                                                                                                                                                           ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_avalon_slave_translator                                                                                                                                                                               ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router:router                                                                                                                                                                                               ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_001:router_001                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_002:router_002                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_003:router_003                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_004                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_005                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_002:router_006                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_007                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_008                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_009:router_009                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_010                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_router                     ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_011                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                         ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                             ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_multiplexer                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent                                                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                       ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter                                                                                                                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_width_adapter              ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter                                                                                                                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                      ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                 ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                            ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tcim_s2_agent                                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tcim_s2_agent_rsp_fifo                                                                                                                                                                                             ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tcim_s2_translator                                                                                                                                                                                        ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_agent                ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                               ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                          ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_merlin_slave_translator           ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                     ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_performance_counter        ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_SDRAM_ctrl:sdram_ctrl                                                                                                                                                                                                                                                        ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_sysid:sysid                                                                                                                                                                                                                                                                  ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_TCDM:tcdm                                                                                                                                                                                                                                                                    ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_TCIM:tcim                                                                                                                                                                                                                                                                    ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
; Altera ; altera_avalon_timer                      ; 17.0    ; N/A          ; N/A          ; |topLevelEntity|systemFile:inst|systemFile_timer_0:timer_0                                                                                                                                                                                                                                                              ; D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/systemFile.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 31 23:22:20 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "systemFile.qsys"
Info (12250): 2017.10.31.23:22:38 Progress: Loading lab4LcdInterface/systemFile.qsys
Info (12250): 2017.10.31.23:22:38 Progress: Reading input file
Info (12250): 2017.10.31.23:22:38 Progress: Adding CPU [altera_nios2_gen2 17.0]
Info (12250): 2017.10.31.23:22:39 Progress: Parameterizing module CPU
Info (12250): 2017.10.31.23:22:39 Progress: Adding LCD [LCD 1.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module LCD
Info (12250): 2017.10.31.23:22:40 Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module SDRAM_ctrl
Info (12250): 2017.10.31.23:22:40 Progress: Adding TCDM [altera_avalon_onchip_memory2 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module TCDM
Info (12250): 2017.10.31.23:22:40 Progress: Adding TCIM [altera_avalon_onchip_memory2 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module TCIM
Info (12250): 2017.10.31.23:22:40 Progress: Adding altpll_0 [altpll 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module altpll_0
Info (12250): 2017.10.31.23:22:40 Progress: Adding altpll_signalTap [altpll 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module altpll_signalTap
Info (12250): 2017.10.31.23:22:40 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module clk_0
Info (12250): 2017.10.31.23:22:40 Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module jtag_uart
Info (12250): 2017.10.31.23:22:40 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module performance_counter_0
Info (12250): 2017.10.31.23:22:40 Progress: Adding sysid [altera_avalon_sysid_qsys 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module sysid
Info (12250): 2017.10.31.23:22:40 Progress: Adding timer_0 [altera_avalon_timer 17.0]
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing module timer_0
Info (12250): 2017.10.31.23:22:40 Progress: Building connections
Info (12250): 2017.10.31.23:22:40 Progress: Parameterizing connections
Info (12250): 2017.10.31.23:22:40 Progress: Validating
Info (12250): 2017.10.31.23:22:41 Progress: Done reading input file
Info (12250): SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): SystemFile.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): SystemFile: Generating systemFile "systemFile" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide.
Info (12250): Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide.
Info (12250): Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): CPU: "systemFile" instantiated altera_nios2_gen2 "CPU"
Info (12250): LCD: "systemFile" instantiated LCD "LCD"
Info (12250): SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'
Info (12250): SDRAM_ctrl:   Generation command is [exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'
Info (12250): SDRAM_ctrl: "systemFile" instantiated altera_avalon_new_sdram_controller "SDRAM_ctrl"
Info (12250): TCDM: Starting RTL generation for module 'systemFile_TCDM'
Info (12250): TCDM:   Generation command is [exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TCDM: Done RTL generation for module 'systemFile_TCDM'
Info (12250): TCDM: "systemFile" instantiated altera_avalon_onchip_memory2 "TCDM"
Info (12250): TCIM: Starting RTL generation for module 'systemFile_TCIM'
Info (12250): TCIM:   Generation command is [exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TCIM: Done RTL generation for module 'systemFile_TCIM'
Info (12250): TCIM: "systemFile" instantiated altera_avalon_onchip_memory2 "TCIM"
Info (12250): Altpll_0: "systemFile" instantiated altpll "altpll_0"
Info (12250): Altpll_signalTap: "systemFile" instantiated altpll "altpll_signalTap"
Info (12250): Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0009_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0009_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'
Info (12250): Jtag_uart: "systemFile" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0'
Info (12250): Performance_counter_0:   Generation command is [exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0010_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0010_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0'
Info (12250): Performance_counter_0: "systemFile" instantiated altera_avalon_performance_counter "performance_counter_0"
Info (12250): Sysid: "systemFile" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Timer_0: Starting RTL generation for module 'systemFile_timer_0'
Info (12250): Timer_0:   Generation command is [exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0012_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0012_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'systemFile_timer_0'
Info (12250): Timer_0: "systemFile" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "systemFile" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Mm_interconnect_1: "systemFile" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Mm_interconnect_2: "systemFile" instantiated altera_mm_interconnect "mm_interconnect_2"
Info (12250): Irq_mapper: "systemFile" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "systemFile" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'systemFile_CPU_cpu'
Info (12250): Cpu:   Generation command is [exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0015_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_5698852563847124476.dir/0015_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2017.10.31 23:23:04 (*) Starting Nios II generation
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   Plaintext license not found.
Info (12250): Cpu: # 2017.10.31 23:23:04 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)     Testbench
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)     Instruction decoding
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)       Instruction fields
Info (12250): Cpu: # 2017.10.31 23:23:05 (*)       Instruction decodes
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)       Instruction controls
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)     Pipeline frontend
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff)
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff)
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)     Pipeline backend
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff)
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff)
Info (12250): Cpu: # 2017.10.31 23:23:06 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info (12250): Cpu: # 2017.10.31 23:23:08 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2017.10.31 23:23:10 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2017.10.31 23:23:11 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'systemFile_CPU_cpu'
Info (12250): Cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_ctrl_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_ctrl_s1_burst_adapter"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv
Info (12250): LCD_avalon_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "LCD_avalon_slave_cmd_width_adapter"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): SystemFile: Done "systemFile" with 45 modules, 77 files
Info (12249): Finished elaborating Qsys system entity "systemFile.qsys"
Warning (12019): Can't analyze file -- file testbench.vhdl is missing
Warning (12019): Can't analyze file -- file writer.vhdl is missing
Warning (12019): Can't analyze file -- file reader.vhdl is missing
Warning (12019): Can't analyze file -- file parPort.vhdl is missing
Info (12021): Found 1 design units, including 1 entities, in source file toplevelentity.bdf
    Info (12023): Found entity 1: topLevelEntity
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/lcddriver.vhdl
    Info (12022): Found design unit 1: LcdDriver-LCD File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 69
    Info (12023): Found entity 1: LcdDriver File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu.v
    Info (12023): Found entity 1: systemFile_CPU File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_ic_data_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: systemFile_CPU_cpu_ic_tag_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: systemFile_CPU_cpu_bht_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: systemFile_CPU_cpu_register_bank_a_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: systemFile_CPU_cpu_register_bank_b_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: systemFile_CPU_cpu_dc_tag_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: systemFile_CPU_cpu_dc_data_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: systemFile_CPU_cpu_dc_victim_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: systemFile_CPU_cpu_nios2_oci_debug File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: systemFile_CPU_cpu_nios2_oci_break File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: systemFile_CPU_cpu_nios2_oci_xbrk File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: systemFile_CPU_cpu_nios2_oci_dbrk File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: systemFile_CPU_cpu_nios2_oci_itrace File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: systemFile_CPU_cpu_nios2_oci_td_mode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: systemFile_CPU_cpu_nios2_oci_dtrace File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: systemFile_CPU_cpu_nios2_oci_fifo File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: systemFile_CPU_cpu_nios2_oci_pib File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: systemFile_CPU_cpu_nios2_oci_im File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: systemFile_CPU_cpu_nios2_performance_monitors File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: systemFile_CPU_cpu_nios2_avalon_reg File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: systemFile_CPU_cpu_ociram_sp_ram_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: systemFile_CPU_cpu_nios2_ocimem File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: systemFile_CPU_cpu_nios2_oci File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: systemFile_CPU_cpu File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_debug_slave_sysclk File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_debug_slave_tck File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_debug_slave_wrapper File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_mult_cell File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: systemFile_CPU_cpu_test_bench File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_sdram_ctrl.v
    Info (12023): Found entity 1: systemFile_SDRAM_ctrl_input_efifo_module File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 21
    Info (12023): Found entity 2: systemFile_SDRAM_ctrl File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcdm.v
    Info (12023): Found entity 1: systemFile_TCDM File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcim.v
    Info (12023): Found entity 1: systemFile_TCIM File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_0.v
    Info (12023): Found entity 1: systemFile_altpll_0_dffpipe_l2c File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 38
    Info (12023): Found entity 2: systemFile_altpll_0_stdsync_sv6 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 99
    Info (12023): Found entity 3: systemFile_altpll_0_altpll_pka2 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 131
    Info (12023): Found entity 4: systemFile_altpll_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 218
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_signaltap.v
    Info (12023): Found entity 1: systemFile_altpll_signalTap_dffpipe_l2c File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 38
    Info (12023): Found entity 2: systemFile_altpll_signalTap_stdsync_sv6 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 99
    Info (12023): Found entity 3: systemFile_altpll_signalTap_altpll_n342 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 131
    Info (12023): Found entity 4: systemFile_altpll_signalTap File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 214
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/systemfile_jtag_uart.v
    Info (12023): Found entity 1: systemFile_jtag_uart_sim_scfifo_w File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 21
    Info (12023): Found entity 2: systemFile_jtag_uart_scfifo_w File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 78
    Info (12023): Found entity 3: systemFile_jtag_uart_sim_scfifo_r File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 164
    Info (12023): Found entity 4: systemFile_jtag_uart_scfifo_r File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 243
    Info (12023): Found entity 5: systemFile_jtag_uart File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v
    Info (12023): Found entity 1: systemFile_mm_interconnect_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_cmd_demux File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_cmd_demux_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_cmd_mux File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_cmd_mux_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_001_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_002_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router_002 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_003_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router_003 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_004_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router_004 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_router_009_default_decode File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: systemFile_mm_interconnect_0_router_009 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_rsp_demux File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_rsp_demux_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_rsp_mux File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: systemFile_mm_interconnect_0_rsp_mux_001 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_performance_counter_0.v
    Info (12023): Found entity 1: systemFile_performance_counter_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_performance_counter_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_sysid.v
    Info (12023): Found entity 1: systemFile_sysid File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_timer_0.v
    Info (12023): Found entity 1: systemFile_timer_0 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/systemfile/systemfile.v
    Info (12023): Found entity 1: systemFile File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 6
Warning (12019): Can't analyze file -- file db/ip/systemFile/submodules/systemFile_irq_mapper.sv is missing
Warning (10037): Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(318): conditional expression evaluates to a constant File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(328): conditional expression evaluates to a constant File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(338): conditional expression evaluates to a constant File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(682): conditional expression evaluates to a constant File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 682
Info (12127): Elaborating entity "topLevelEntity" for the top level hierarchy
Info (12128): Elaborating entity "systemFile" for hierarchy "systemFile:inst"
Info (12128): Elaborating entity "systemFile_CPU" for hierarchy "systemFile:inst|systemFile_CPU:cpu" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 180
Info (12128): Elaborating entity "systemFile_CPU_cpu" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v Line: 91
Info (12128): Elaborating entity "systemFile_CPU_cpu_test_bench" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 6025
Info (12128): Elaborating entity "systemFile_CPU_cpu_ic_data_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 7027
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_ic_tag_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 7093
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_7ad1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7ad1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_bht_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 7298
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_97d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_register_bank_a_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 8277
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_fic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_register_bank_b_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 8295
Info (12128): Elaborating entity "systemFile_CPU_cpu_mult_cell" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 8880
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v Line: 117
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "systemFile_CPU_cpu_dc_tag_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 9302
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf
    Info (12023): Found entity 1: altsyncram_1jc1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_1jc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1jc1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_dc_data_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 9368
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_kdf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_dc_victim_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 9480
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 10307
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_debug" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_break" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_xbrk" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_dbrk" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_itrace" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_dtrace" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_td_mode" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_fifo" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_pib" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_oci_im" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_avalon_reg" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "systemFile_CPU_cpu_nios2_ocimem" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "systemFile_CPU_cpu_ociram_sp_ram_module" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_CPU_cpu_debug_slave_wrapper" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "systemFile_CPU_cpu_debug_slave_tck" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "systemFile_CPU_cpu_debug_slave_sysclk" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "LcdDriver" for hierarchy "systemFile:inst|LcdDriver:lcd" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 202
Warning (10541): VHDL Signal Declaration warning at lcddriver.vhdl(48): used implicit default value for signal "ReadData_DO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 48
Warning (10541): VHDL Signal Declaration warning at lcddriver.vhdl(50): used implicit default value for signal "ReadDataValid_SO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 50
Warning (10036): Verilog HDL or VHDL warning at lcddriver.vhdl(104): object "Read_Edge_D" assigned a value but never read File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 104
Warning (10036): Verilog HDL or VHDL warning at lcddriver.vhdl(159): object "BeginBurstTransfer_PP_S" assigned a value but never read File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 159
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(232): inferring latch(es) for signal or variable "Read_Last_D", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 232
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(311): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 311
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(333): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 333
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(347): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 347
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(361): signal "Address_PP_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 361
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(363): signal "BurstCount_PP_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 363
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(364): signal "WriteData_PP_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 364
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(369): signal "ByteEnable_PP_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 369
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(380): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 380
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(393): signal "BurstStreamCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 393
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(393): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 393
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(394): signal "BurstStream_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 394
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(394): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 394
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(416): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 416
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(418): signal "MyBeginBurstTransfer_S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 418
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(419): signal "MyBurstCount_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 419
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(424): signal "MyAddress_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 424
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(436): signal "MyByteEnable_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 436
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(459): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 459
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(461): signal "MyWriteData_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 461
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(478): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 478
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(484): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 484
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(508): signal "MyByteEnable_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 508
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(530): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 530
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(532): signal "MyWriteData_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 532
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(537): signal "MyAddress_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 537
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(547): signal "MyByteEnable_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 547
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(560): signal "MyWriteData_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 560
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(570): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 570
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(573): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 573
Warning (10492): VHDL Process Statement warning at lcddriver.vhdl(574): signal "BurstCountPres_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 574
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable "MyAddress_D", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable "MyBeginBurstTransfer_S", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable "MyBurstCount_D", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable "MyWriteData_D", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Warning (10631): VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable "MyByteEnable_D", which holds its previous value in one or more paths through the process File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyByteEnable_D[0]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyByteEnable_D[1]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[0]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[1]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[2]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[3]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[4]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[5]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[6]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[7]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[8]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[9]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[10]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[11]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[12]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[13]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[14]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyWriteData_D[15]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[0]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[1]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[2]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[3]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[4]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[5]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[6]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBurstCount_D[7]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyBeginBurstTransfer_S" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyAddress_D[0]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyAddress_D[1]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (10041): Inferred latch for "MyAddress_D[2]" at lcddriver.vhdl(300) File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl Line: 300
Info (12128): Elaborating entity "systemFile_SDRAM_ctrl" for hierarchy "systemFile:inst|systemFile_SDRAM_ctrl:sdram_ctrl" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 225
Info (12128): Elaborating entity "systemFile_SDRAM_ctrl_input_efifo_module" for hierarchy "systemFile:inst|systemFile_SDRAM_ctrl:sdram_ctrl|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v Line: 298
Info (12128): Elaborating entity "systemFile_TCDM" for hierarchy "systemFile:inst|systemFile_TCDM:tcdm" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_TCDM:tcdm|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v Line: 69
Info (12130): Elaborated megafunction instantiation "systemFile:inst|systemFile_TCDM:tcdm|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v Line: 69
Info (12133): Instantiated megafunction "systemFile:inst|systemFile_TCDM:tcdm|altsyncram:the_altsyncram" with the following parameter: File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "systemFile_TCDM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf
    Info (12023): Found entity 1: altsyncram_pag1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pag1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pag1" for hierarchy "systemFile:inst|systemFile_TCDM:tcdm|altsyncram:the_altsyncram|altsyncram_pag1:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_TCIM" for hierarchy "systemFile:inst|systemFile_TCIM:tcim" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "systemFile:inst|systemFile_TCIM:tcim|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v Line: 101
Info (12130): Elaborated megafunction instantiation "systemFile:inst|systemFile_TCIM:tcim|altsyncram:the_altsyncram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v Line: 101
Info (12133): Instantiated megafunction "systemFile:inst|systemFile_TCIM:tcim|altsyncram:the_altsyncram" with the following parameter: File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "systemFile_TCIM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pk22.tdf
    Info (12023): Found entity 1: altsyncram_pk22 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pk22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pk22" for hierarchy "systemFile:inst|systemFile_TCIM:tcim|altsyncram:the_altsyncram|altsyncram_pk22:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systemFile_altpll_0" for hierarchy "systemFile:inst|systemFile_altpll_0:altpll_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 287
Info (12128): Elaborating entity "systemFile_altpll_0_stdsync_sv6" for hierarchy "systemFile:inst|systemFile_altpll_0:altpll_0|systemFile_altpll_0_stdsync_sv6:stdsync2" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 283
Info (12128): Elaborating entity "systemFile_altpll_0_dffpipe_l2c" for hierarchy "systemFile:inst|systemFile_altpll_0:altpll_0|systemFile_altpll_0_stdsync_sv6:stdsync2|systemFile_altpll_0_dffpipe_l2c:dffpipe3" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 117
Info (12128): Elaborating entity "systemFile_altpll_0_altpll_pka2" for hierarchy "systemFile:inst|systemFile_altpll_0:altpll_0|systemFile_altpll_0_altpll_pka2:sd1" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v Line: 289
Info (12128): Elaborating entity "systemFile_altpll_signalTap" for hierarchy "systemFile:inst|systemFile_altpll_signalTap:altpll_signaltap" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 310
Info (12128): Elaborating entity "systemFile_altpll_signalTap_stdsync_sv6" for hierarchy "systemFile:inst|systemFile_altpll_signalTap:altpll_signaltap|systemFile_altpll_signalTap_stdsync_sv6:stdsync2" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 277
Info (12128): Elaborating entity "systemFile_altpll_signalTap_dffpipe_l2c" for hierarchy "systemFile:inst|systemFile_altpll_signalTap:altpll_signaltap|systemFile_altpll_signalTap_stdsync_sv6:stdsync2|systemFile_altpll_signalTap_dffpipe_l2c:dffpipe3" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 117
Info (12128): Elaborating entity "systemFile_altpll_signalTap_altpll_n342" for hierarchy "systemFile:inst|systemFile_altpll_signalTap:altpll_signaltap|systemFile_altpll_signalTap_altpll_n342:sd1" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v Line: 283
Info (12128): Elaborating entity "systemFile_jtag_uart" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 323
Info (12128): Elaborating entity "systemFile_jtag_uart_scfifo_w" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "systemFile_jtag_uart_scfifo_r" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic" with the following parameter: File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "systemFile:inst|systemFile_jtag_uart:jtag_uart|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic" File: d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "systemFile_performance_counter_0" for hierarchy "systemFile:inst|systemFile_performance_counter_0:performance_counter_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 333
Info (12128): Elaborating entity "systemFile_sysid" for hierarchy "systemFile:inst|systemFile_sysid:sysid" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 340
Info (12128): Elaborating entity "systemFile_timer_0" for hierarchy "systemFile:inst|systemFile_timer_0:timer_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 351
Info (12128): Elaborating entity "systemFile_mm_interconnect_0" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 435
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 886
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 946
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1010
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_avalon_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1074
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1138
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1202
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1266
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1330
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1522
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tcim_s2_translator" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1586
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1667
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1748
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1832
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1873
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_avalon_slave_agent" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1957
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 2539
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 2748
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 2789
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 2830
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router:router" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3096
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router:router|systemFile_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_001:router_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3112
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_001_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_001:router_001|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_002" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_002:router_002" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3128
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_002_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_002:router_002|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_003" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_003:router_003" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3144
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_003_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_003:router_003|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_004" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_004" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3160
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_004_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_004:router_004|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_009" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_009:router_009" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3240
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_router_009_default_decode" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_router_009:router_009|systemFile_mm_interconnect_0_router_009_default_decode:the_default_decode" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3322
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3422
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_cmd_demux" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3493
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_cmd_demux_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3522
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_cmd_mux" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3545
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_cmd_mux_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3562
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_rsp_demux" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3733
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_rsp_demux_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3750
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_rsp_mux" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3969
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_rsp_mux_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 3998
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 4064
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 4130
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 4296
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_avalon_st_adapter" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 4359
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v Line: 4388
Info (12128): Elaborating entity "systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Error (12006): Node instance "mm_interconnect_1" instantiates undefined entity "systemFile_mm_interconnect_1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 454
Error (12006): Node instance "mm_interconnect_2" instantiates undefined entity "systemFile_mm_interconnect_2". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 470
Error (12006): Node instance "irq_mapper" instantiates undefined entity "systemFile_irq_mapper". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 478
Error (12006): Node instance "rst_controller" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 541
Error (12006): Node instance "rst_controller_001" instantiates undefined entity "altera_reset_controller". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v Line: 604
Info (144001): Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 53 warnings
    Error: Peak virtual memory: 819 megabytes
    Error: Processing ended: Tue Oct 31 23:23:24 2017
    Error: Elapsed time: 00:01:04
    Error: Total CPU time (on all processors): 00:02:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg.


