library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 8
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic_vector (2 downto 0);
begin
  o <= n4481_o;
  -- vhdl_source/peres.vhdl:13:17
  n4472_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4473_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4474_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4475_o <= n4473_o xor n4474_o;
  -- vhdl_source/peres.vhdl:15:17
  n4476_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4477_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4478_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4479_o <= n4477_o and n4478_o;
  -- vhdl_source/peres.vhdl:15:21
  n4480_o <= n4476_o xor n4479_o;
  n4481_o <= n4472_o & n4475_o & n4480_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3536 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3544 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3552 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3560 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3568 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3576 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3584 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3592 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3600 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3608 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3616 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3624 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3632 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3640 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3643_o : std_logic;
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3648 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3656 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3664 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3676 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3684 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3692 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3700 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3708 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3716 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3724 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3732 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3740 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3748 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3756 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3764 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3772 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3775_o : std_logic;
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3780 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3788 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3796 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic_vector (1 downto 0);
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic_vector (1 downto 0);
  signal n3806_o : std_logic;
  signal n3807_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3808 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic_vector (1 downto 0);
  signal n3817_o : std_logic;
  signal n3818_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3819 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic_vector (1 downto 0);
  signal n3828_o : std_logic;
  signal n3829_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3830 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic_vector (1 downto 0);
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3841 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic_vector (1 downto 0);
  signal n3850_o : std_logic;
  signal n3851_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3852 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic_vector (1 downto 0);
  signal n3861_o : std_logic;
  signal n3862_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3863 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic_vector (1 downto 0);
  signal n3872_o : std_logic;
  signal n3873_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3874 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic_vector (1 downto 0);
  signal n3883_o : std_logic;
  signal n3884_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3885 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic_vector (1 downto 0);
  signal n3894_o : std_logic;
  signal n3895_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3896 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (1 downto 0);
  signal n3905_o : std_logic;
  signal n3906_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3907 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic_vector (1 downto 0);
  signal n3916_o : std_logic;
  signal n3917_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3918 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic_vector (1 downto 0);
  signal n3927_o : std_logic;
  signal n3928_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3929 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic_vector (1 downto 0);
  signal n3938_o : std_logic;
  signal n3939_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3940 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic_vector (1 downto 0);
  signal n3949_o : std_logic;
  signal n3950_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3951 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic_vector (1 downto 0);
  signal n3960_o : std_logic;
  signal n3961_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3962 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic_vector (1 downto 0);
  signal n3971_o : std_logic;
  signal n3972_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3973 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic_vector (1 downto 0);
  signal n3982_o : std_logic;
  signal n3983_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3984 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3995 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic_vector (1 downto 0);
  signal n4003_o : std_logic;
  signal n4004_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n4005 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic_vector (1 downto 0);
  signal n4014_o : std_logic;
  signal n4015_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4016 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic_vector (1 downto 0);
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4027 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic_vector (1 downto 0);
  signal n4036_o : std_logic;
  signal n4037_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4038 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic_vector (1 downto 0);
  signal n4047_o : std_logic;
  signal n4048_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4049 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (1 downto 0);
  signal n4058_o : std_logic;
  signal n4059_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4060 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic_vector (1 downto 0);
  signal n4069_o : std_logic;
  signal n4070_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4071 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic_vector (1 downto 0);
  signal n4080_o : std_logic;
  signal n4081_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4082 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4093 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4104 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic_vector (1 downto 0);
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4115 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic_vector (1 downto 0);
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4126 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic_vector (1 downto 0);
  signal n4135_o : std_logic;
  signal n4136_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4137 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic_vector (1 downto 0);
  signal n4146_o : std_logic;
  signal n4147_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4148 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic_vector (1 downto 0);
  signal n4157_o : std_logic;
  signal n4158_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4159 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic_vector (1 downto 0);
  signal n4168_o : std_logic;
  signal n4169_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4170 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic_vector (1 downto 0);
  signal n4179_o : std_logic;
  signal n4180_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4181 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic_vector (1 downto 0);
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n4192 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n4200 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4208 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4216 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4224 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4232 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4235_o : std_logic;
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4240 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4248 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4256 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4264 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4267_o : std_logic;
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4272 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4275_o : std_logic;
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic;
  signal n4279_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4280 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4288 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4296 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4299_o : std_logic;
  signal n4300_o : std_logic;
  signal n4301_o : std_logic;
  signal n4302_o : std_logic;
  signal n4303_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4304 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic;
  signal n4311_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4312 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4324 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4332 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4340 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4343_o : std_logic;
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4348 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4356 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4364 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4372 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4375_o : std_logic;
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4380 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4383_o : std_logic;
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4388 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4391_o : std_logic;
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic;
  signal n4395_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4396 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4399_o : std_logic;
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4404 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4407_o : std_logic;
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4412 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4420 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4428 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4436 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4444 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4452 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic_vector (17 downto 0);
  signal n4458_o : std_logic_vector (17 downto 0);
  signal n4459_o : std_logic_vector (17 downto 0);
  signal n4460_o : std_logic_vector (17 downto 0);
  signal n4461_o : std_logic_vector (17 downto 0);
  signal n4462_o : std_logic_vector (17 downto 0);
  signal n4463_o : std_logic_vector (17 downto 0);
  signal n4464_o : std_logic_vector (17 downto 0);
  signal n4465_o : std_logic_vector (17 downto 0);
  signal n4466_o : std_logic_vector (17 downto 0);
  signal n4467_o : std_logic_vector (17 downto 0);
  signal n4468_o : std_logic_vector (17 downto 0);
  signal n4469_o : std_logic_vector (17 downto 0);
  signal n4470_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4457_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4458_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4459_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4460_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4461_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4462_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4463_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4464_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4465_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4466_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4467_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4468_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4469_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4470_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3533_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3534_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3535_o <= n3533_o & n3534_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3536 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3535_o,
    o => gen1_n1_cnot1_j_o);
  n3539_o <= gen1_n1_cnot1_j_n3536 (1);
  n3540_o <= gen1_n1_cnot1_j_n3536 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3541_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3542_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3543_o <= n3541_o & n3542_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3544 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3543_o,
    o => gen1_n2_cnot1_j_o);
  n3547_o <= gen1_n2_cnot1_j_n3544 (1);
  n3548_o <= gen1_n2_cnot1_j_n3544 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3549_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3550_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3551_o <= n3549_o & n3550_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3552 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3551_o,
    o => gen1_n3_cnot1_j_o);
  n3555_o <= gen1_n3_cnot1_j_n3552 (1);
  n3556_o <= gen1_n3_cnot1_j_n3552 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3557_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3558_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3559_o <= n3557_o & n3558_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3560 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3559_o,
    o => gen1_n4_cnot1_j_o);
  n3563_o <= gen1_n4_cnot1_j_n3560 (1);
  n3564_o <= gen1_n4_cnot1_j_n3560 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3565_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3566_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3567_o <= n3565_o & n3566_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3568 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3567_o,
    o => gen1_n5_cnot1_j_o);
  n3571_o <= gen1_n5_cnot1_j_n3568 (1);
  n3572_o <= gen1_n5_cnot1_j_n3568 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3573_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3574_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3575_o <= n3573_o & n3574_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3576 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3575_o,
    o => gen1_n6_cnot1_j_o);
  n3579_o <= gen1_n6_cnot1_j_n3576 (1);
  n3580_o <= gen1_n6_cnot1_j_n3576 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3581_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3582_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3583_o <= n3581_o & n3582_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3584 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3583_o,
    o => gen1_n7_cnot1_j_o);
  n3587_o <= gen1_n7_cnot1_j_n3584 (1);
  n3588_o <= gen1_n7_cnot1_j_n3584 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3589_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3590_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3591_o <= n3589_o & n3590_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3592 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3591_o,
    o => gen1_n8_cnot1_j_o);
  n3595_o <= gen1_n8_cnot1_j_n3592 (1);
  n3596_o <= gen1_n8_cnot1_j_n3592 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3597_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3598_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3600 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3599_o,
    o => gen1_n9_cnot1_j_o);
  n3603_o <= gen1_n9_cnot1_j_n3600 (1);
  n3604_o <= gen1_n9_cnot1_j_n3600 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3605_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3606_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3607_o <= n3605_o & n3606_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3608 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3607_o,
    o => gen1_n10_cnot1_j_o);
  n3611_o <= gen1_n10_cnot1_j_n3608 (1);
  n3612_o <= gen1_n10_cnot1_j_n3608 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3613_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3614_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3615_o <= n3613_o & n3614_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3616 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3615_o,
    o => gen1_n11_cnot1_j_o);
  n3619_o <= gen1_n11_cnot1_j_n3616 (1);
  n3620_o <= gen1_n11_cnot1_j_n3616 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3621_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3622_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3623_o <= n3621_o & n3622_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3624 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3623_o,
    o => gen1_n12_cnot1_j_o);
  n3627_o <= gen1_n12_cnot1_j_n3624 (1);
  n3628_o <= gen1_n12_cnot1_j_n3624 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3629_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3630_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3631_o <= n3629_o & n3630_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3632 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3631_o,
    o => gen1_n13_cnot1_j_o);
  n3635_o <= gen1_n13_cnot1_j_n3632 (1);
  n3636_o <= gen1_n13_cnot1_j_n3632 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3637_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3638_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3639_o <= n3637_o & n3638_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3640 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3639_o,
    o => gen1_n14_cnot1_j_o);
  n3643_o <= gen1_n14_cnot1_j_n3640 (1);
  n3644_o <= gen1_n14_cnot1_j_n3640 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3645_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3646_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3647_o <= n3645_o & n3646_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3648 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3647_o,
    o => gen1_n15_cnot1_j_o);
  n3651_o <= gen1_n15_cnot1_j_n3648 (1);
  n3652_o <= gen1_n15_cnot1_j_n3648 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3653_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3654_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3655_o <= n3653_o & n3654_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3656 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3655_o,
    o => gen1_n16_cnot1_j_o);
  n3659_o <= gen1_n16_cnot1_j_n3656 (1);
  n3660_o <= gen1_n16_cnot1_j_n3656 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3661_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3662_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3663_o <= n3661_o & n3662_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3664 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3663_o,
    o => gen1_n17_cnot1_j_o);
  n3667_o <= gen1_n17_cnot1_j_n3664 (1);
  n3668_o <= gen1_n17_cnot1_j_n3664 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3669_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3670_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3671_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3672_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3673_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3674_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3675_o <= n3673_o & n3674_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3676 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3675_o,
    o => gen2_n17_cnot2_j_o);
  n3679_o <= gen2_n17_cnot2_j_n3676 (1);
  n3680_o <= gen2_n17_cnot2_j_n3676 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3681_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3682_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3683_o <= n3681_o & n3682_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3684 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3683_o,
    o => gen2_n16_cnot2_j_o);
  n3687_o <= gen2_n16_cnot2_j_n3684 (1);
  n3688_o <= gen2_n16_cnot2_j_n3684 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3689_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3690_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3691_o <= n3689_o & n3690_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3692 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3691_o,
    o => gen2_n15_cnot2_j_o);
  n3695_o <= gen2_n15_cnot2_j_n3692 (1);
  n3696_o <= gen2_n15_cnot2_j_n3692 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3697_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3698_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3699_o <= n3697_o & n3698_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3700 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3699_o,
    o => gen2_n14_cnot2_j_o);
  n3703_o <= gen2_n14_cnot2_j_n3700 (1);
  n3704_o <= gen2_n14_cnot2_j_n3700 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3705_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3706_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3708 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3707_o,
    o => gen2_n13_cnot2_j_o);
  n3711_o <= gen2_n13_cnot2_j_n3708 (1);
  n3712_o <= gen2_n13_cnot2_j_n3708 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3713_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3714_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3715_o <= n3713_o & n3714_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3716 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3715_o,
    o => gen2_n12_cnot2_j_o);
  n3719_o <= gen2_n12_cnot2_j_n3716 (1);
  n3720_o <= gen2_n12_cnot2_j_n3716 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3721_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3722_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3723_o <= n3721_o & n3722_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3724 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3723_o,
    o => gen2_n11_cnot2_j_o);
  n3727_o <= gen2_n11_cnot2_j_n3724 (1);
  n3728_o <= gen2_n11_cnot2_j_n3724 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3729_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3730_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3731_o <= n3729_o & n3730_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3732 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3731_o,
    o => gen2_n10_cnot2_j_o);
  n3735_o <= gen2_n10_cnot2_j_n3732 (1);
  n3736_o <= gen2_n10_cnot2_j_n3732 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3737_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3738_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3739_o <= n3737_o & n3738_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3740 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3739_o,
    o => gen2_n9_cnot2_j_o);
  n3743_o <= gen2_n9_cnot2_j_n3740 (1);
  n3744_o <= gen2_n9_cnot2_j_n3740 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3745_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3746_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3747_o <= n3745_o & n3746_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3748 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3747_o,
    o => gen2_n8_cnot2_j_o);
  n3751_o <= gen2_n8_cnot2_j_n3748 (1);
  n3752_o <= gen2_n8_cnot2_j_n3748 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3753_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3754_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3755_o <= n3753_o & n3754_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3756 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3755_o,
    o => gen2_n7_cnot2_j_o);
  n3759_o <= gen2_n7_cnot2_j_n3756 (1);
  n3760_o <= gen2_n7_cnot2_j_n3756 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3761_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3762_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3763_o <= n3761_o & n3762_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3764 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3763_o,
    o => gen2_n6_cnot2_j_o);
  n3767_o <= gen2_n6_cnot2_j_n3764 (1);
  n3768_o <= gen2_n6_cnot2_j_n3764 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3769_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3770_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3771_o <= n3769_o & n3770_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3772 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3771_o,
    o => gen2_n5_cnot2_j_o);
  n3775_o <= gen2_n5_cnot2_j_n3772 (1);
  n3776_o <= gen2_n5_cnot2_j_n3772 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3777_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3778_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3779_o <= n3777_o & n3778_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3780 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3779_o,
    o => gen2_n4_cnot2_j_o);
  n3783_o <= gen2_n4_cnot2_j_n3780 (1);
  n3784_o <= gen2_n4_cnot2_j_n3780 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3785_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3786_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3787_o <= n3785_o & n3786_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3788 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3787_o,
    o => gen2_n3_cnot2_j_o);
  n3791_o <= gen2_n3_cnot2_j_n3788 (1);
  n3792_o <= gen2_n3_cnot2_j_n3788 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3793_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3794_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3795_o <= n3793_o & n3794_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3796 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3795_o,
    o => gen2_n2_cnot2_j_o);
  n3799_o <= gen2_n2_cnot2_j_n3796 (1);
  n3800_o <= gen2_n2_cnot2_j_n3796 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3801_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3802_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3803_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3804_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3805_o <= n3803_o & n3804_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3806_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3807_o <= n3805_o & n3806_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3808 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3807_o,
    o => gen3_n1_ccnot3_j_o);
  n3811_o <= gen3_n1_ccnot3_j_n3808 (2);
  n3812_o <= gen3_n1_ccnot3_j_n3808 (1);
  n3813_o <= gen3_n1_ccnot3_j_n3808 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3814_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3815_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3816_o <= n3814_o & n3815_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3817_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3818_o <= n3816_o & n3817_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3819 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3818_o,
    o => gen3_n2_ccnot3_j_o);
  n3822_o <= gen3_n2_ccnot3_j_n3819 (2);
  n3823_o <= gen3_n2_ccnot3_j_n3819 (1);
  n3824_o <= gen3_n2_ccnot3_j_n3819 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3825_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3826_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3827_o <= n3825_o & n3826_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3828_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3829_o <= n3827_o & n3828_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3830 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3829_o,
    o => gen3_n3_ccnot3_j_o);
  n3833_o <= gen3_n3_ccnot3_j_n3830 (2);
  n3834_o <= gen3_n3_ccnot3_j_n3830 (1);
  n3835_o <= gen3_n3_ccnot3_j_n3830 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3836_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3837_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3838_o <= n3836_o & n3837_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3839_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3841 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3840_o,
    o => gen3_n4_ccnot3_j_o);
  n3844_o <= gen3_n4_ccnot3_j_n3841 (2);
  n3845_o <= gen3_n4_ccnot3_j_n3841 (1);
  n3846_o <= gen3_n4_ccnot3_j_n3841 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3847_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3848_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3849_o <= n3847_o & n3848_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3850_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3851_o <= n3849_o & n3850_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3852 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3851_o,
    o => gen3_n5_ccnot3_j_o);
  n3855_o <= gen3_n5_ccnot3_j_n3852 (2);
  n3856_o <= gen3_n5_ccnot3_j_n3852 (1);
  n3857_o <= gen3_n5_ccnot3_j_n3852 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3858_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3859_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3860_o <= n3858_o & n3859_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3861_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3862_o <= n3860_o & n3861_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3863 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3862_o,
    o => gen3_n6_ccnot3_j_o);
  n3866_o <= gen3_n6_ccnot3_j_n3863 (2);
  n3867_o <= gen3_n6_ccnot3_j_n3863 (1);
  n3868_o <= gen3_n6_ccnot3_j_n3863 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3869_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3870_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3871_o <= n3869_o & n3870_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3872_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3873_o <= n3871_o & n3872_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3874 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3873_o,
    o => gen3_n7_ccnot3_j_o);
  n3877_o <= gen3_n7_ccnot3_j_n3874 (2);
  n3878_o <= gen3_n7_ccnot3_j_n3874 (1);
  n3879_o <= gen3_n7_ccnot3_j_n3874 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3880_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3881_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3882_o <= n3880_o & n3881_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3883_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3884_o <= n3882_o & n3883_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3885 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3884_o,
    o => gen3_n8_ccnot3_j_o);
  n3888_o <= gen3_n8_ccnot3_j_n3885 (2);
  n3889_o <= gen3_n8_ccnot3_j_n3885 (1);
  n3890_o <= gen3_n8_ccnot3_j_n3885 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3891_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3892_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3893_o <= n3891_o & n3892_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3894_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3895_o <= n3893_o & n3894_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3896 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3895_o,
    o => gen3_n9_ccnot3_j_o);
  n3899_o <= gen3_n9_ccnot3_j_n3896 (2);
  n3900_o <= gen3_n9_ccnot3_j_n3896 (1);
  n3901_o <= gen3_n9_ccnot3_j_n3896 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3902_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3903_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3904_o <= n3902_o & n3903_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3905_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3906_o <= n3904_o & n3905_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3907 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3906_o,
    o => gen3_n10_ccnot3_j_o);
  n3910_o <= gen3_n10_ccnot3_j_n3907 (2);
  n3911_o <= gen3_n10_ccnot3_j_n3907 (1);
  n3912_o <= gen3_n10_ccnot3_j_n3907 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3913_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3914_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3915_o <= n3913_o & n3914_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3916_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3917_o <= n3915_o & n3916_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3918 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3917_o,
    o => gen3_n11_ccnot3_j_o);
  n3921_o <= gen3_n11_ccnot3_j_n3918 (2);
  n3922_o <= gen3_n11_ccnot3_j_n3918 (1);
  n3923_o <= gen3_n11_ccnot3_j_n3918 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3924_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3925_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3926_o <= n3924_o & n3925_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3927_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3928_o <= n3926_o & n3927_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3929 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3928_o,
    o => gen3_n12_ccnot3_j_o);
  n3932_o <= gen3_n12_ccnot3_j_n3929 (2);
  n3933_o <= gen3_n12_ccnot3_j_n3929 (1);
  n3934_o <= gen3_n12_ccnot3_j_n3929 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3935_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3936_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3937_o <= n3935_o & n3936_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3938_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3939_o <= n3937_o & n3938_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3940 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3939_o,
    o => gen3_n13_ccnot3_j_o);
  n3943_o <= gen3_n13_ccnot3_j_n3940 (2);
  n3944_o <= gen3_n13_ccnot3_j_n3940 (1);
  n3945_o <= gen3_n13_ccnot3_j_n3940 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3946_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3947_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3948_o <= n3946_o & n3947_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3949_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3950_o <= n3948_o & n3949_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3951 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3950_o,
    o => gen3_n14_ccnot3_j_o);
  n3954_o <= gen3_n14_ccnot3_j_n3951 (2);
  n3955_o <= gen3_n14_ccnot3_j_n3951 (1);
  n3956_o <= gen3_n14_ccnot3_j_n3951 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3957_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3958_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3959_o <= n3957_o & n3958_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3960_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3961_o <= n3959_o & n3960_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3962 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3961_o,
    o => gen3_n15_ccnot3_j_o);
  n3965_o <= gen3_n15_ccnot3_j_n3962 (2);
  n3966_o <= gen3_n15_ccnot3_j_n3962 (1);
  n3967_o <= gen3_n15_ccnot3_j_n3962 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3968_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3969_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3970_o <= n3968_o & n3969_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3971_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3972_o <= n3970_o & n3971_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3973 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3972_o,
    o => gen3_n16_ccnot3_j_o);
  n3976_o <= gen3_n16_ccnot3_j_n3973 (2);
  n3977_o <= gen3_n16_ccnot3_j_n3973 (1);
  n3978_o <= gen3_n16_ccnot3_j_n3973 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3979_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3980_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3981_o <= n3979_o & n3980_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3982_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3983_o <= n3981_o & n3982_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3984 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3983_o,
    o => gen3_n17_ccnot3_j_o);
  n3987_o <= gen3_n17_ccnot3_j_n3984 (2);
  n3988_o <= gen3_n17_ccnot3_j_n3984 (1);
  n3989_o <= gen3_n17_ccnot3_j_n3984 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3990_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3991_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3992_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3993_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3994_o <= n3992_o & n3993_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3995 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3994_o,
    o => cnot_4_o);
  n3998_o <= cnot_4_n3995 (1);
  n3999_o <= cnot_4_n3995 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4000_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4001_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4002_o <= n4000_o & n4001_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4003_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4004_o <= n4002_o & n4003_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n4005 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n4004_o,
    o => gen4_n16_peres4_j_o);
  n4008_o <= gen4_n16_peres4_j_n4005 (2);
  n4009_o <= gen4_n16_peres4_j_n4005 (1);
  n4010_o <= gen4_n16_peres4_j_n4005 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4011_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4012_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4013_o <= n4011_o & n4012_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4014_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4015_o <= n4013_o & n4014_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4016 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4015_o,
    o => gen4_n15_peres4_j_o);
  n4019_o <= gen4_n15_peres4_j_n4016 (2);
  n4020_o <= gen4_n15_peres4_j_n4016 (1);
  n4021_o <= gen4_n15_peres4_j_n4016 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4022_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4023_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4024_o <= n4022_o & n4023_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4025_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4027 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4026_o,
    o => gen4_n14_peres4_j_o);
  n4030_o <= gen4_n14_peres4_j_n4027 (2);
  n4031_o <= gen4_n14_peres4_j_n4027 (1);
  n4032_o <= gen4_n14_peres4_j_n4027 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4033_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4034_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4035_o <= n4033_o & n4034_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4036_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4037_o <= n4035_o & n4036_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4038 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4037_o,
    o => gen4_n13_peres4_j_o);
  n4041_o <= gen4_n13_peres4_j_n4038 (2);
  n4042_o <= gen4_n13_peres4_j_n4038 (1);
  n4043_o <= gen4_n13_peres4_j_n4038 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4044_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4045_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4046_o <= n4044_o & n4045_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4047_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4048_o <= n4046_o & n4047_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4049 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4048_o,
    o => gen4_n12_peres4_j_o);
  n4052_o <= gen4_n12_peres4_j_n4049 (2);
  n4053_o <= gen4_n12_peres4_j_n4049 (1);
  n4054_o <= gen4_n12_peres4_j_n4049 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4055_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4056_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4057_o <= n4055_o & n4056_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4058_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4059_o <= n4057_o & n4058_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4060 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4059_o,
    o => gen4_n11_peres4_j_o);
  n4063_o <= gen4_n11_peres4_j_n4060 (2);
  n4064_o <= gen4_n11_peres4_j_n4060 (1);
  n4065_o <= gen4_n11_peres4_j_n4060 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4066_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4067_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4068_o <= n4066_o & n4067_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4069_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4070_o <= n4068_o & n4069_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4071 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4070_o,
    o => gen4_n10_peres4_j_o);
  n4074_o <= gen4_n10_peres4_j_n4071 (2);
  n4075_o <= gen4_n10_peres4_j_n4071 (1);
  n4076_o <= gen4_n10_peres4_j_n4071 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4077_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4078_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4079_o <= n4077_o & n4078_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4080_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4081_o <= n4079_o & n4080_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4082 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4081_o,
    o => gen4_n9_peres4_j_o);
  n4085_o <= gen4_n9_peres4_j_n4082 (2);
  n4086_o <= gen4_n9_peres4_j_n4082 (1);
  n4087_o <= gen4_n9_peres4_j_n4082 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4088_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4089_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4091_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4092_o <= n4090_o & n4091_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4093 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4092_o,
    o => gen4_n8_peres4_j_o);
  n4096_o <= gen4_n8_peres4_j_n4093 (2);
  n4097_o <= gen4_n8_peres4_j_n4093 (1);
  n4098_o <= gen4_n8_peres4_j_n4093 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4099_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4100_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4101_o <= n4099_o & n4100_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4102_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4103_o <= n4101_o & n4102_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4104 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4103_o,
    o => gen4_n7_peres4_j_o);
  n4107_o <= gen4_n7_peres4_j_n4104 (2);
  n4108_o <= gen4_n7_peres4_j_n4104 (1);
  n4109_o <= gen4_n7_peres4_j_n4104 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4110_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4111_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4112_o <= n4110_o & n4111_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4113_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4115 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4114_o,
    o => gen4_n6_peres4_j_o);
  n4118_o <= gen4_n6_peres4_j_n4115 (2);
  n4119_o <= gen4_n6_peres4_j_n4115 (1);
  n4120_o <= gen4_n6_peres4_j_n4115 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4121_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4122_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4123_o <= n4121_o & n4122_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4124_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4125_o <= n4123_o & n4124_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4126 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4125_o,
    o => gen4_n5_peres4_j_o);
  n4129_o <= gen4_n5_peres4_j_n4126 (2);
  n4130_o <= gen4_n5_peres4_j_n4126 (1);
  n4131_o <= gen4_n5_peres4_j_n4126 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4132_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4133_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4134_o <= n4132_o & n4133_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4135_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4136_o <= n4134_o & n4135_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4137 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4136_o,
    o => gen4_n4_peres4_j_o);
  n4140_o <= gen4_n4_peres4_j_n4137 (2);
  n4141_o <= gen4_n4_peres4_j_n4137 (1);
  n4142_o <= gen4_n4_peres4_j_n4137 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4143_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4144_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4145_o <= n4143_o & n4144_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4146_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4147_o <= n4145_o & n4146_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4148 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4147_o,
    o => gen4_n3_peres4_j_o);
  n4151_o <= gen4_n3_peres4_j_n4148 (2);
  n4152_o <= gen4_n3_peres4_j_n4148 (1);
  n4153_o <= gen4_n3_peres4_j_n4148 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4154_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4155_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4156_o <= n4154_o & n4155_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4157_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4158_o <= n4156_o & n4157_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4159 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4158_o,
    o => gen4_n2_peres4_j_o);
  n4162_o <= gen4_n2_peres4_j_n4159 (2);
  n4163_o <= gen4_n2_peres4_j_n4159 (1);
  n4164_o <= gen4_n2_peres4_j_n4159 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4165_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4166_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4167_o <= n4165_o & n4166_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4168_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4169_o <= n4167_o & n4168_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4170 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4169_o,
    o => gen4_n1_peres4_j_o);
  n4173_o <= gen4_n1_peres4_j_n4170 (2);
  n4174_o <= gen4_n1_peres4_j_n4170 (1);
  n4175_o <= gen4_n1_peres4_j_n4170 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4176_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4177_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4178_o <= n4176_o & n4177_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4179_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4180_o <= n4178_o & n4179_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4181 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4180_o,
    o => gen4_n0_peres4_j_o);
  n4184_o <= gen4_n0_peres4_j_n4181 (2);
  n4185_o <= gen4_n0_peres4_j_n4181 (1);
  n4186_o <= gen4_n0_peres4_j_n4181 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n4187_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n4188_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4189_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4190_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4191_o <= n4189_o & n4190_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n4192 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n4191_o,
    o => gen5_n1_cnot5_j_o);
  n4195_o <= gen5_n1_cnot5_j_n4192 (1);
  n4196_o <= gen5_n1_cnot5_j_n4192 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4197_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4198_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4199_o <= n4197_o & n4198_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n4200 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n4199_o,
    o => gen5_n2_cnot5_j_o);
  n4203_o <= gen5_n2_cnot5_j_n4200 (1);
  n4204_o <= gen5_n2_cnot5_j_n4200 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4205_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4206_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4207_o <= n4205_o & n4206_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4208 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4207_o,
    o => gen5_n3_cnot5_j_o);
  n4211_o <= gen5_n3_cnot5_j_n4208 (1);
  n4212_o <= gen5_n3_cnot5_j_n4208 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4213_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4214_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4215_o <= n4213_o & n4214_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4216 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4215_o,
    o => gen5_n4_cnot5_j_o);
  n4219_o <= gen5_n4_cnot5_j_n4216 (1);
  n4220_o <= gen5_n4_cnot5_j_n4216 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4221_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4222_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4223_o <= n4221_o & n4222_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4224 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4223_o,
    o => gen5_n5_cnot5_j_o);
  n4227_o <= gen5_n5_cnot5_j_n4224 (1);
  n4228_o <= gen5_n5_cnot5_j_n4224 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4229_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4230_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4231_o <= n4229_o & n4230_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4232 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4231_o,
    o => gen5_n6_cnot5_j_o);
  n4235_o <= gen5_n6_cnot5_j_n4232 (1);
  n4236_o <= gen5_n6_cnot5_j_n4232 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4237_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4238_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4239_o <= n4237_o & n4238_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4240 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4239_o,
    o => gen5_n7_cnot5_j_o);
  n4243_o <= gen5_n7_cnot5_j_n4240 (1);
  n4244_o <= gen5_n7_cnot5_j_n4240 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4245_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4246_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4247_o <= n4245_o & n4246_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4248 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4247_o,
    o => gen5_n8_cnot5_j_o);
  n4251_o <= gen5_n8_cnot5_j_n4248 (1);
  n4252_o <= gen5_n8_cnot5_j_n4248 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4253_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4254_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4255_o <= n4253_o & n4254_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4256 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4255_o,
    o => gen5_n9_cnot5_j_o);
  n4259_o <= gen5_n9_cnot5_j_n4256 (1);
  n4260_o <= gen5_n9_cnot5_j_n4256 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4261_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4262_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4263_o <= n4261_o & n4262_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4264 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4263_o,
    o => gen5_n10_cnot5_j_o);
  n4267_o <= gen5_n10_cnot5_j_n4264 (1);
  n4268_o <= gen5_n10_cnot5_j_n4264 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4269_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4270_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4271_o <= n4269_o & n4270_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4272 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4271_o,
    o => gen5_n11_cnot5_j_o);
  n4275_o <= gen5_n11_cnot5_j_n4272 (1);
  n4276_o <= gen5_n11_cnot5_j_n4272 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4277_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4278_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4279_o <= n4277_o & n4278_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4280 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4279_o,
    o => gen5_n12_cnot5_j_o);
  n4283_o <= gen5_n12_cnot5_j_n4280 (1);
  n4284_o <= gen5_n12_cnot5_j_n4280 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4285_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4286_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4287_o <= n4285_o & n4286_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4288 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4287_o,
    o => gen5_n13_cnot5_j_o);
  n4291_o <= gen5_n13_cnot5_j_n4288 (1);
  n4292_o <= gen5_n13_cnot5_j_n4288 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4293_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4294_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4295_o <= n4293_o & n4294_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4296 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4295_o,
    o => gen5_n14_cnot5_j_o);
  n4299_o <= gen5_n14_cnot5_j_n4296 (1);
  n4300_o <= gen5_n14_cnot5_j_n4296 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4301_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4302_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4303_o <= n4301_o & n4302_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4304 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4303_o,
    o => gen5_n15_cnot5_j_o);
  n4307_o <= gen5_n15_cnot5_j_n4304 (1);
  n4308_o <= gen5_n15_cnot5_j_n4304 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4309_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4310_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4311_o <= n4309_o & n4310_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4312 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4311_o,
    o => gen5_n16_cnot5_j_o);
  n4315_o <= gen5_n16_cnot5_j_n4312 (1);
  n4316_o <= gen5_n16_cnot5_j_n4312 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4317_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4318_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4319_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4320_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4321_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4322_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4323_o <= n4321_o & n4322_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4324 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4323_o,
    o => gen6_n1_cnot1_j_o);
  n4327_o <= gen6_n1_cnot1_j_n4324 (1);
  n4328_o <= gen6_n1_cnot1_j_n4324 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4329_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4330_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4331_o <= n4329_o & n4330_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4332 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4331_o,
    o => gen6_n2_cnot1_j_o);
  n4335_o <= gen6_n2_cnot1_j_n4332 (1);
  n4336_o <= gen6_n2_cnot1_j_n4332 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4337_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4338_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4339_o <= n4337_o & n4338_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4340 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4339_o,
    o => gen6_n3_cnot1_j_o);
  n4343_o <= gen6_n3_cnot1_j_n4340 (1);
  n4344_o <= gen6_n3_cnot1_j_n4340 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4345_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4346_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4347_o <= n4345_o & n4346_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4348 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4347_o,
    o => gen6_n4_cnot1_j_o);
  n4351_o <= gen6_n4_cnot1_j_n4348 (1);
  n4352_o <= gen6_n4_cnot1_j_n4348 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4353_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4354_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4355_o <= n4353_o & n4354_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4356 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4355_o,
    o => gen6_n5_cnot1_j_o);
  n4359_o <= gen6_n5_cnot1_j_n4356 (1);
  n4360_o <= gen6_n5_cnot1_j_n4356 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4361_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4362_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4363_o <= n4361_o & n4362_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4364 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4363_o,
    o => gen6_n6_cnot1_j_o);
  n4367_o <= gen6_n6_cnot1_j_n4364 (1);
  n4368_o <= gen6_n6_cnot1_j_n4364 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4369_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4370_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4371_o <= n4369_o & n4370_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4372 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4371_o,
    o => gen6_n7_cnot1_j_o);
  n4375_o <= gen6_n7_cnot1_j_n4372 (1);
  n4376_o <= gen6_n7_cnot1_j_n4372 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4377_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4378_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4379_o <= n4377_o & n4378_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4380 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4379_o,
    o => gen6_n8_cnot1_j_o);
  n4383_o <= gen6_n8_cnot1_j_n4380 (1);
  n4384_o <= gen6_n8_cnot1_j_n4380 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4385_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4386_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4387_o <= n4385_o & n4386_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4388 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4387_o,
    o => gen6_n9_cnot1_j_o);
  n4391_o <= gen6_n9_cnot1_j_n4388 (1);
  n4392_o <= gen6_n9_cnot1_j_n4388 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4393_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4394_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4395_o <= n4393_o & n4394_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4396 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4395_o,
    o => gen6_n10_cnot1_j_o);
  n4399_o <= gen6_n10_cnot1_j_n4396 (1);
  n4400_o <= gen6_n10_cnot1_j_n4396 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4401_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4402_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4403_o <= n4401_o & n4402_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4404 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4403_o,
    o => gen6_n11_cnot1_j_o);
  n4407_o <= gen6_n11_cnot1_j_n4404 (1);
  n4408_o <= gen6_n11_cnot1_j_n4404 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4409_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4410_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4411_o <= n4409_o & n4410_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4412 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4411_o,
    o => gen6_n12_cnot1_j_o);
  n4415_o <= gen6_n12_cnot1_j_n4412 (1);
  n4416_o <= gen6_n12_cnot1_j_n4412 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4417_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4418_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4419_o <= n4417_o & n4418_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4420 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4419_o,
    o => gen6_n13_cnot1_j_o);
  n4423_o <= gen6_n13_cnot1_j_n4420 (1);
  n4424_o <= gen6_n13_cnot1_j_n4420 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4425_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4426_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4427_o <= n4425_o & n4426_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4428 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4427_o,
    o => gen6_n14_cnot1_j_o);
  n4431_o <= gen6_n14_cnot1_j_n4428 (1);
  n4432_o <= gen6_n14_cnot1_j_n4428 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4433_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4434_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4435_o <= n4433_o & n4434_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4436 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4435_o,
    o => gen6_n15_cnot1_j_o);
  n4439_o <= gen6_n15_cnot1_j_n4436 (1);
  n4440_o <= gen6_n15_cnot1_j_n4436 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4441_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4442_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4443_o <= n4441_o & n4442_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4444 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4443_o,
    o => gen6_n16_cnot1_j_o);
  n4447_o <= gen6_n16_cnot1_j_n4444 (1);
  n4448_o <= gen6_n16_cnot1_j_n4444 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4449_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4450_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4451_o <= n4449_o & n4450_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4452 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4451_o,
    o => gen6_n17_cnot1_j_o);
  n4455_o <= gen6_n17_cnot1_j_n4452 (1);
  n4456_o <= gen6_n17_cnot1_j_n4452 (0);
  n4457_o <= n3667_o & n3659_o & n3651_o & n3643_o & n3635_o & n3627_o & n3619_o & n3611_o & n3603_o & n3595_o & n3587_o & n3579_o & n3571_o & n3563_o & n3555_o & n3547_o & n3539_o & n3669_o;
  n4458_o <= n3668_o & n3660_o & n3652_o & n3644_o & n3636_o & n3628_o & n3620_o & n3612_o & n3604_o & n3596_o & n3588_o & n3580_o & n3572_o & n3564_o & n3556_o & n3548_o & n3540_o & n3670_o;
  n4459_o <= n3672_o & n3679_o & n3687_o & n3695_o & n3703_o & n3711_o & n3719_o & n3727_o & n3735_o & n3743_o & n3751_o & n3759_o & n3767_o & n3775_o & n3783_o & n3791_o & n3799_o & n3671_o;
  n4460_o <= n3680_o & n3688_o & n3696_o & n3704_o & n3712_o & n3720_o & n3728_o & n3736_o & n3744_o & n3752_o & n3760_o & n3768_o & n3776_o & n3784_o & n3792_o & n3800_o & n3801_o;
  n4461_o <= n3989_o & n3978_o & n3967_o & n3956_o & n3945_o & n3934_o & n3923_o & n3912_o & n3901_o & n3890_o & n3879_o & n3868_o & n3857_o & n3846_o & n3835_o & n3824_o & n3813_o & n3802_o;
  n4462_o <= n3990_o & n3988_o & n3977_o & n3966_o & n3955_o & n3944_o & n3933_o & n3922_o & n3911_o & n3900_o & n3889_o & n3878_o & n3867_o & n3856_o & n3845_o & n3834_o & n3823_o & n3812_o;
  n4463_o <= n3991_o & n3987_o & n3976_o & n3965_o & n3954_o & n3943_o & n3932_o & n3921_o & n3910_o & n3899_o & n3888_o & n3877_o & n3866_o & n3855_o & n3844_o & n3833_o & n3822_o & n3811_o;
  n4464_o <= n3998_o & n4008_o & n4019_o & n4030_o & n4041_o & n4052_o & n4063_o & n4074_o & n4085_o & n4096_o & n4107_o & n4118_o & n4129_o & n4140_o & n4151_o & n4162_o & n4173_o & n4184_o;
  n4465_o <= n4010_o & n4021_o & n4032_o & n4043_o & n4054_o & n4065_o & n4076_o & n4087_o & n4098_o & n4109_o & n4120_o & n4131_o & n4142_o & n4153_o & n4164_o & n4175_o & n4186_o & n4187_o;
  n4466_o <= n3999_o & n4009_o & n4020_o & n4031_o & n4042_o & n4053_o & n4064_o & n4075_o & n4086_o & n4097_o & n4108_o & n4119_o & n4130_o & n4141_o & n4152_o & n4163_o & n4174_o & n4185_o;
  n4467_o <= n4316_o & n4308_o & n4300_o & n4292_o & n4284_o & n4276_o & n4268_o & n4260_o & n4252_o & n4244_o & n4236_o & n4228_o & n4220_o & n4212_o & n4204_o & n4196_o & n4188_o;
  n4468_o <= n4318_o & n4315_o & n4307_o & n4299_o & n4291_o & n4283_o & n4275_o & n4267_o & n4259_o & n4251_o & n4243_o & n4235_o & n4227_o & n4219_o & n4211_o & n4203_o & n4195_o & n4317_o;
  n4469_o <= n4455_o & n4447_o & n4439_o & n4431_o & n4423_o & n4415_o & n4407_o & n4399_o & n4391_o & n4383_o & n4375_o & n4367_o & n4359_o & n4351_o & n4343_o & n4335_o & n4327_o & n4319_o;
  n4470_o <= n4456_o & n4448_o & n4440_o & n4432_o & n4424_o & n4416_o & n4408_o & n4400_o & n4392_o & n4384_o & n4376_o & n4368_o & n4360_o & n4352_o & n4344_o & n4336_o & n4328_o & n4320_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3524_o : std_logic_vector (1 downto 0);
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic_vector (2 downto 0);
begin
  o <= n3530_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3524_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3525_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3526_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3527_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3528_o <= n3526_o and n3527_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3529_o <= n3525_o xor n3528_o;
  n3530_o <= n3524_o & n3529_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic_vector (1 downto 0);
begin
  o <= n3522_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3518_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3519_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3520_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3521_o <= n3519_o xor n3520_o;
  n3522_o <= n3518_o & n3521_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic_vector (16 downto 0);
begin
  o <= n3516_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3498_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3499_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3500_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3501_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3502_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3503_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3504_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3505_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3506_o <= not n3505_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3507_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3508_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3509_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3510_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3511_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3512_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3513_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3514_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3515_o <= i (0);
  n3516_o <= n3498_o & n3499_o & n3500_o & n3501_o & n3502_o & n3503_o & n3504_o & n3506_o & n3507_o & n3508_o & n3509_o & n3510_o & n3511_o & n3512_o & n3513_o & n3514_o & n3515_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3441 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3444_o : std_logic;
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3449 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3457 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3465 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3473 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3481 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3489 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic_vector (6 downto 0);
  signal n3496_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3494_o;
  o <= n3495_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3496_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3438_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3439_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3440_o <= n3438_o & n3439_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3441 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3440_o,
    o => gen1_n0_cnot0_o);
  n3444_o <= gen1_n0_cnot0_n3441 (1);
  n3445_o <= gen1_n0_cnot0_n3441 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3446_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3447_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3448_o <= n3446_o & n3447_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3449 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3448_o,
    o => gen1_n1_cnot0_o);
  n3452_o <= gen1_n1_cnot0_n3449 (1);
  n3453_o <= gen1_n1_cnot0_n3449 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3454_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3455_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3456_o <= n3454_o & n3455_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3457 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3456_o,
    o => gen1_n2_cnot0_o);
  n3460_o <= gen1_n2_cnot0_n3457 (1);
  n3461_o <= gen1_n2_cnot0_n3457 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3462_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3463_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3464_o <= n3462_o & n3463_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3465 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3464_o,
    o => gen1_n3_cnot0_o);
  n3468_o <= gen1_n3_cnot0_n3465 (1);
  n3469_o <= gen1_n3_cnot0_n3465 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3470_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3471_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3473 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3472_o,
    o => gen1_n4_cnot0_o);
  n3476_o <= gen1_n4_cnot0_n3473 (1);
  n3477_o <= gen1_n4_cnot0_n3473 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3478_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3479_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3480_o <= n3478_o & n3479_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3481 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3480_o,
    o => gen1_n5_cnot0_o);
  n3484_o <= gen1_n5_cnot0_n3481 (1);
  n3485_o <= gen1_n5_cnot0_n3481 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3486_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3487_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3488_o <= n3486_o & n3487_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3489 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3488_o,
    o => gen1_n6_cnot0_o);
  n3492_o <= gen1_n6_cnot0_n3489 (1);
  n3493_o <= gen1_n6_cnot0_n3489 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3494_o <= ctrl_prop (7);
  n3495_o <= n3493_o & n3485_o & n3477_o & n3469_o & n3461_o & n3453_o & n3445_o;
  n3496_o <= n3492_o & n3484_o & n3476_o & n3468_o & n3460_o & n3452_o & n3444_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic_vector (16 downto 0);
begin
  o <= n3435_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3417_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3418_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3419_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3420_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3421_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3422_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3423_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3424_o <= not n3423_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3425_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3426_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3427_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3428_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3429_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3430_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3431_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3432_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3433_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3434_o <= i (0);
  n3435_o <= n3417_o & n3418_o & n3419_o & n3420_o & n3421_o & n3422_o & n3424_o & n3425_o & n3426_o & n3427_o & n3428_o & n3429_o & n3430_o & n3431_o & n3432_o & n3433_o & n3434_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3368 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3376 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3384 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3392 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3400 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3408 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic_vector (5 downto 0);
  signal n3415_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3413_o;
  o <= n3414_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3415_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3365_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3366_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3367_o <= n3365_o & n3366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3368 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3367_o,
    o => gen1_n0_cnot0_o);
  n3371_o <= gen1_n0_cnot0_n3368 (1);
  n3372_o <= gen1_n0_cnot0_n3368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3373_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3374_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3376 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3375_o,
    o => gen1_n1_cnot0_o);
  n3379_o <= gen1_n1_cnot0_n3376 (1);
  n3380_o <= gen1_n1_cnot0_n3376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3381_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3382_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3384 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3383_o,
    o => gen1_n2_cnot0_o);
  n3387_o <= gen1_n2_cnot0_n3384 (1);
  n3388_o <= gen1_n2_cnot0_n3384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3389_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3390_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3392 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3391_o,
    o => gen1_n3_cnot0_o);
  n3395_o <= gen1_n3_cnot0_n3392 (1);
  n3396_o <= gen1_n3_cnot0_n3392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3397_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3398_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3400 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3399_o,
    o => gen1_n4_cnot0_o);
  n3403_o <= gen1_n4_cnot0_n3400 (1);
  n3404_o <= gen1_n4_cnot0_n3400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3405_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3406_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3408 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3407_o,
    o => gen1_n5_cnot0_o);
  n3411_o <= gen1_n5_cnot0_n3408 (1);
  n3412_o <= gen1_n5_cnot0_n3408 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3413_o <= ctrl_prop (6);
  n3414_o <= n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3372_o;
  n3415_o <= n3411_o & n3403_o & n3395_o & n3387_o & n3379_o & n3371_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic_vector (16 downto 0);
begin
  o <= n3362_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3344_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3345_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3346_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3347_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3348_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3349_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3350_o <= not n3349_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3351_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3352_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3353_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3354_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3355_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3356_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3357_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3358_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3359_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3360_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3361_o <= i (0);
  n3362_o <= n3344_o & n3345_o & n3346_o & n3347_o & n3348_o & n3350_o & n3351_o & n3352_o & n3353_o & n3354_o & n3355_o & n3356_o & n3357_o & n3358_o & n3359_o & n3360_o & n3361_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3303 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3311 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3319 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3327 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3335 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic_vector (4 downto 0);
  signal n3342_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3340_o;
  o <= n3341_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3342_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3300_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3301_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3302_o <= n3300_o & n3301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3303 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3302_o,
    o => gen1_n0_cnot0_o);
  n3306_o <= gen1_n0_cnot0_n3303 (1);
  n3307_o <= gen1_n0_cnot0_n3303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3308_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3309_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3310_o <= n3308_o & n3309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3311 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3310_o,
    o => gen1_n1_cnot0_o);
  n3314_o <= gen1_n1_cnot0_n3311 (1);
  n3315_o <= gen1_n1_cnot0_n3311 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3316_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3317_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3318_o <= n3316_o & n3317_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3319 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3318_o,
    o => gen1_n2_cnot0_o);
  n3322_o <= gen1_n2_cnot0_n3319 (1);
  n3323_o <= gen1_n2_cnot0_n3319 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3324_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3325_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3326_o <= n3324_o & n3325_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3327 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3326_o,
    o => gen1_n3_cnot0_o);
  n3330_o <= gen1_n3_cnot0_n3327 (1);
  n3331_o <= gen1_n3_cnot0_n3327 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3332_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3333_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3334_o <= n3332_o & n3333_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3335 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3334_o,
    o => gen1_n4_cnot0_o);
  n3338_o <= gen1_n4_cnot0_n3335 (1);
  n3339_o <= gen1_n4_cnot0_n3335 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3340_o <= ctrl_prop (5);
  n3341_o <= n3339_o & n3331_o & n3323_o & n3315_o & n3307_o;
  n3342_o <= n3338_o & n3330_o & n3322_o & n3314_o & n3306_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (16 downto 0);
begin
  o <= n3297_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3277_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3278_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3279_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3280_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3281_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3282_o <= not n3281_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3283_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3284_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3285_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3286_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3287_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3288_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3289_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3290_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3291_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3292_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3293_o <= not n3292_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3294_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3295_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3296_o <= not n3295_o;
  n3297_o <= n3277_o & n3278_o & n3279_o & n3280_o & n3282_o & n3283_o & n3284_o & n3285_o & n3286_o & n3287_o & n3288_o & n3289_o & n3290_o & n3291_o & n3293_o & n3294_o & n3296_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3244 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3252 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3260 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3268 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (3 downto 0);
  signal n3275_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3273_o;
  o <= n3274_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3275_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3241_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3242_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3243_o <= n3241_o & n3242_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3244 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3243_o,
    o => gen1_n0_cnot0_o);
  n3247_o <= gen1_n0_cnot0_n3244 (1);
  n3248_o <= gen1_n0_cnot0_n3244 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3249_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3250_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3251_o <= n3249_o & n3250_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3252 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3251_o,
    o => gen1_n1_cnot0_o);
  n3255_o <= gen1_n1_cnot0_n3252 (1);
  n3256_o <= gen1_n1_cnot0_n3252 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3257_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3258_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3259_o <= n3257_o & n3258_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3260 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3259_o,
    o => gen1_n2_cnot0_o);
  n3263_o <= gen1_n2_cnot0_n3260 (1);
  n3264_o <= gen1_n2_cnot0_n3260 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3265_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3266_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3268 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3267_o,
    o => gen1_n3_cnot0_o);
  n3271_o <= gen1_n3_cnot0_n3268 (1);
  n3272_o <= gen1_n3_cnot0_n3268 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3273_o <= ctrl_prop (4);
  n3274_o <= n3272_o & n3264_o & n3256_o & n3248_o;
  n3275_o <= n3271_o & n3263_o & n3255_o & n3247_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic_vector (16 downto 0);
begin
  o <= n3238_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3216_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3217_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3218_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3219_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3220_o <= not n3219_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3221_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3222_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3223_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3224_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3225_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3226_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3227_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3228_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3229_o <= not n3228_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3230_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3231_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3232_o <= not n3231_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3233_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3234_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3235_o <= not n3234_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3236_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3237_o <= not n3236_o;
  n3238_o <= n3216_o & n3217_o & n3218_o & n3220_o & n3221_o & n3222_o & n3223_o & n3224_o & n3225_o & n3226_o & n3227_o & n3229_o & n3230_o & n3232_o & n3233_o & n3235_o & n3237_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3191 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3199 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3207 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic_vector (2 downto 0);
  signal n3214_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3212_o;
  o <= n3213_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3214_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3188_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3189_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3190_o <= n3188_o & n3189_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3191 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3190_o,
    o => gen1_n0_cnot0_o);
  n3194_o <= gen1_n0_cnot0_n3191 (1);
  n3195_o <= gen1_n0_cnot0_n3191 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3196_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3197_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3198_o <= n3196_o & n3197_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3199 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3198_o,
    o => gen1_n1_cnot0_o);
  n3202_o <= gen1_n1_cnot0_n3199 (1);
  n3203_o <= gen1_n1_cnot0_n3199 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3204_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3205_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3206_o <= n3204_o & n3205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3207 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3206_o,
    o => gen1_n2_cnot0_o);
  n3210_o <= gen1_n2_cnot0_n3207 (1);
  n3211_o <= gen1_n2_cnot0_n3207 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3212_o <= ctrl_prop (3);
  n3213_o <= n3211_o & n3203_o & n3195_o;
  n3214_o <= n3210_o & n3202_o & n3194_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic_vector (16 downto 0);
begin
  o <= n3185_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3163_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3164_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3165_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3166_o <= not n3165_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3167_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3168_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3169_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3170_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3171_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3172_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3173_o <= not n3172_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3174_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3175_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3176_o <= not n3175_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3177_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3178_o <= not n3177_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3179_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3180_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3181_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3182_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3183_o <= not n3182_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3184_o <= i (0);
  n3185_o <= n3163_o & n3164_o & n3166_o & n3167_o & n3168_o & n3169_o & n3170_o & n3171_o & n3173_o & n3174_o & n3176_o & n3178_o & n3179_o & n3180_o & n3181_o & n3183_o & n3184_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3146 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3154 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic_vector (1 downto 0);
  signal n3161_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3159_o;
  o <= n3160_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3161_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3143_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3144_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3146 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3145_o,
    o => gen1_n0_cnot0_o);
  n3149_o <= gen1_n0_cnot0_n3146 (1);
  n3150_o <= gen1_n0_cnot0_n3146 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3151_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3152_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3153_o <= n3151_o & n3152_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3154 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3153_o,
    o => gen1_n1_cnot0_o);
  n3157_o <= gen1_n1_cnot0_n3154 (1);
  n3158_o <= gen1_n1_cnot0_n3154 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3159_o <= ctrl_prop (2);
  n3160_o <= n3158_o & n3150_o;
  n3161_o <= n3157_o & n3149_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (16 downto 0);
begin
  o <= n3140_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3114_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3115_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3116_o <= not n3115_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3117_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3118_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3119_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3120_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3121_o <= not n3120_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3122_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3123_o <= not n3122_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3124_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3125_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3126_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3127_o <= not n3126_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3128_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3129_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3130_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3131_o <= not n3130_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3132_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3133_o <= not n3132_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3134_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3135_o <= not n3134_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3136_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3137_o <= not n3136_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3138_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3139_o <= not n3138_o;
  n3140_o <= n3114_o & n3116_o & n3117_o & n3118_o & n3119_o & n3121_o & n3123_o & n3124_o & n3125_o & n3127_o & n3128_o & n3129_o & n3131_o & n3133_o & n3135_o & n3137_o & n3139_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2985 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2993 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3001 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3009 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3017 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3025 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3033 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3041 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3049 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3057 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3065 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3073 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3081 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3089 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3097 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3105 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (15 downto 0);
  signal n3112_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n3110_o;
  o <= n3111_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3112_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2982_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2983_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2984_o <= n2982_o & n2983_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2985 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2984_o,
    o => gen1_n0_cnot0_o);
  n2988_o <= gen1_n0_cnot0_n2985 (1);
  n2989_o <= gen1_n0_cnot0_n2985 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2990_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2991_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2992_o <= n2990_o & n2991_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2993 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2992_o,
    o => gen1_n1_cnot0_o);
  n2996_o <= gen1_n1_cnot0_n2993 (1);
  n2997_o <= gen1_n1_cnot0_n2993 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2998_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2999_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3000_o <= n2998_o & n2999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3001 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3000_o,
    o => gen1_n2_cnot0_o);
  n3004_o <= gen1_n2_cnot0_n3001 (1);
  n3005_o <= gen1_n2_cnot0_n3001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3006_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3007_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3008_o <= n3006_o & n3007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3009 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3008_o,
    o => gen1_n3_cnot0_o);
  n3012_o <= gen1_n3_cnot0_n3009 (1);
  n3013_o <= gen1_n3_cnot0_n3009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3014_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3015_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3016_o <= n3014_o & n3015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3017 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3016_o,
    o => gen1_n4_cnot0_o);
  n3020_o <= gen1_n4_cnot0_n3017 (1);
  n3021_o <= gen1_n4_cnot0_n3017 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3022_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3023_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3025 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3024_o,
    o => gen1_n5_cnot0_o);
  n3028_o <= gen1_n5_cnot0_n3025 (1);
  n3029_o <= gen1_n5_cnot0_n3025 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3030_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3031_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3032_o <= n3030_o & n3031_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3033 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3032_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3036_o <= gen1_n6_cnot0_n3033 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3037_o <= gen1_n6_cnot0_n3033 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3038_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3039_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3041 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3040_o,
    o => gen1_n7_cnot0_o);
  n3044_o <= gen1_n7_cnot0_n3041 (1);
  n3045_o <= gen1_n7_cnot0_n3041 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3046_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3047_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3049 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3048_o,
    o => gen1_n8_cnot0_o);
  n3052_o <= gen1_n8_cnot0_n3049 (1);
  n3053_o <= gen1_n8_cnot0_n3049 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3054_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3055_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3057 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3056_o,
    o => gen1_n9_cnot0_o);
  n3060_o <= gen1_n9_cnot0_n3057 (1);
  n3061_o <= gen1_n9_cnot0_n3057 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3062_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3063_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3064_o <= n3062_o & n3063_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3065 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3064_o,
    o => gen1_n10_cnot0_o);
  n3068_o <= gen1_n10_cnot0_n3065 (1);
  n3069_o <= gen1_n10_cnot0_n3065 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3070_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3071_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3072_o <= n3070_o & n3071_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3073 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3072_o,
    o => gen1_n11_cnot0_o);
  n3076_o <= gen1_n11_cnot0_n3073 (1);
  n3077_o <= gen1_n11_cnot0_n3073 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3078_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3079_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3080_o <= n3078_o & n3079_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3081 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3080_o,
    o => gen1_n12_cnot0_o);
  n3084_o <= gen1_n12_cnot0_n3081 (1);
  n3085_o <= gen1_n12_cnot0_n3081 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3086_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3087_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3089 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3088_o,
    o => gen1_n13_cnot0_o);
  n3092_o <= gen1_n13_cnot0_n3089 (1);
  n3093_o <= gen1_n13_cnot0_n3089 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3094_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3095_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3096_o <= n3094_o & n3095_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3097 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3096_o,
    o => gen1_n14_cnot0_o);
  n3100_o <= gen1_n14_cnot0_n3097 (1);
  n3101_o <= gen1_n14_cnot0_n3097 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3102_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3103_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3104_o <= n3102_o & n3103_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3105 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3104_o,
    o => gen1_n15_cnot0_o);
  n3108_o <= gen1_n15_cnot0_n3105 (1);
  n3109_o <= gen1_n15_cnot0_n3105 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3110_o <= ctrl_prop (16);
  n3111_o <= n3109_o & n3101_o & n3093_o & n3085_o & n3077_o & n3069_o & n3061_o & n3053_o & n3045_o & n3037_o & n3029_o & n3021_o & n3013_o & n3005_o & n2997_o & n2989_o;
  n3112_o <= n3108_o & n3100_o & n3092_o & n3084_o & n3076_o & n3068_o & n3060_o & n3052_o & n3044_o & n3036_o & n3028_o & n3020_o & n3012_o & n3004_o & n2996_o & n2988_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2844 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2852 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2860 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2868 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2876 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2884 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2892 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2900 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2908 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2916 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2924 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2932 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2940 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2948 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2956 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2964 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2972 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic_vector (16 downto 0);
  signal n2979_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2977_o;
  o <= n2978_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2979_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2841_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2842_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2844 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2843_o,
    o => gen1_n0_cnot0_o);
  n2847_o <= gen1_n0_cnot0_n2844 (1);
  n2848_o <= gen1_n0_cnot0_n2844 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2849_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2850_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2851_o <= n2849_o & n2850_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2852 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2851_o,
    o => gen1_n1_cnot0_o);
  n2855_o <= gen1_n1_cnot0_n2852 (1);
  n2856_o <= gen1_n1_cnot0_n2852 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2857_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2858_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2860 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2859_o,
    o => gen1_n2_cnot0_o);
  n2863_o <= gen1_n2_cnot0_n2860 (1);
  n2864_o <= gen1_n2_cnot0_n2860 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2865_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2866_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2867_o <= n2865_o & n2866_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2868 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2867_o,
    o => gen1_n3_cnot0_o);
  n2871_o <= gen1_n3_cnot0_n2868 (1);
  n2872_o <= gen1_n3_cnot0_n2868 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2873_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2874_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2875_o <= n2873_o & n2874_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2876 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2875_o,
    o => gen1_n4_cnot0_o);
  n2879_o <= gen1_n4_cnot0_n2876 (1);
  n2880_o <= gen1_n4_cnot0_n2876 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2881_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2882_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2884 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2883_o,
    o => gen1_n5_cnot0_o);
  n2887_o <= gen1_n5_cnot0_n2884 (1);
  n2888_o <= gen1_n5_cnot0_n2884 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2889_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2890_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2892 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2891_o,
    o => gen1_n6_cnot0_o);
  n2895_o <= gen1_n6_cnot0_n2892 (1);
  n2896_o <= gen1_n6_cnot0_n2892 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2897_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2898_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2899_o <= n2897_o & n2898_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2900 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2899_o,
    o => gen1_n7_cnot0_o);
  n2903_o <= gen1_n7_cnot0_n2900 (1);
  n2904_o <= gen1_n7_cnot0_n2900 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2905_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2906_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2908 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2907_o,
    o => gen1_n8_cnot0_o);
  n2911_o <= gen1_n8_cnot0_n2908 (1);
  n2912_o <= gen1_n8_cnot0_n2908 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2913_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2914_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2916 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2915_o,
    o => gen1_n9_cnot0_o);
  n2919_o <= gen1_n9_cnot0_n2916 (1);
  n2920_o <= gen1_n9_cnot0_n2916 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2921_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2922_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2924 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2923_o,
    o => gen1_n10_cnot0_o);
  n2927_o <= gen1_n10_cnot0_n2924 (1);
  n2928_o <= gen1_n10_cnot0_n2924 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2929_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2930_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2932 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2931_o,
    o => gen1_n11_cnot0_o);
  n2935_o <= gen1_n11_cnot0_n2932 (1);
  n2936_o <= gen1_n11_cnot0_n2932 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2937_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2938_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2940 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2939_o,
    o => gen1_n12_cnot0_o);
  n2943_o <= gen1_n12_cnot0_n2940 (1);
  n2944_o <= gen1_n12_cnot0_n2940 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2945_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2946_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2948 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2947_o,
    o => gen1_n13_cnot0_o);
  n2951_o <= gen1_n13_cnot0_n2948 (1);
  n2952_o <= gen1_n13_cnot0_n2948 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2953_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2954_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2956 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2955_o,
    o => gen1_n14_cnot0_o);
  n2959_o <= gen1_n14_cnot0_n2956 (1);
  n2960_o <= gen1_n14_cnot0_n2956 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2961_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2962_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2964 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2963_o,
    o => gen1_n15_cnot0_o);
  n2967_o <= gen1_n15_cnot0_n2964 (1);
  n2968_o <= gen1_n15_cnot0_n2964 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2969_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2970_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2972 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2971_o,
    o => gen1_n16_cnot0_o);
  n2975_o <= gen1_n16_cnot0_n2972 (1);
  n2976_o <= gen1_n16_cnot0_n2972 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2977_o <= ctrl_prop (17);
  n2978_o <= n2976_o & n2968_o & n2960_o & n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n2904_o & n2896_o & n2888_o & n2880_o & n2872_o & n2864_o & n2856_o & n2848_o;
  n2979_o <= n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n2903_o & n2895_o & n2887_o & n2879_o & n2871_o & n2863_o & n2855_o & n2847_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1958 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1966 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1974 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1982 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1990 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1998 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2006 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2014 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2022 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2030 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2038 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2046 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2054 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2062 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2070 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2078 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2090 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2098 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2106 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2114 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2122 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2130 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2138 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2146 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2154 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2162 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2170 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2178 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2186 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2194 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2202 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2214 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2225 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2236 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2247 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2258 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2269 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2280 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (1 downto 0);
  signal n2289_o : std_logic;
  signal n2290_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2291 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2302 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2313 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2324 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2335 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (1 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2346 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (1 downto 0);
  signal n2355_o : std_logic;
  signal n2356_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2357 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2368 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2379 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2390 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2400 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2411 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (1 downto 0);
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2422 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic_vector (1 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2433 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal n2442_o : std_logic;
  signal n2443_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2444 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic_vector (1 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2455 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2466 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2477 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2488 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2499 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic_vector (1 downto 0);
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2510 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic_vector (1 downto 0);
  signal n2519_o : std_logic;
  signal n2520_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2521 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (1 downto 0);
  signal n2530_o : std_logic;
  signal n2531_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2532 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic_vector (1 downto 0);
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2543 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2554 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2565 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic_vector (1 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2576 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2584 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2592 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2600 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2608 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2616 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2624 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2632 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2640 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2648 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2656 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2664 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2672 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2680 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2688 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2700 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2708 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2716 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2724 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2732 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2740 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2748 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2756 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2764 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2772 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2780 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2788 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2796 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2804 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2812 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2820 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (16 downto 0);
  signal n2826_o : std_logic_vector (16 downto 0);
  signal n2827_o : std_logic_vector (16 downto 0);
  signal n2828_o : std_logic_vector (16 downto 0);
  signal n2829_o : std_logic_vector (16 downto 0);
  signal n2830_o : std_logic_vector (16 downto 0);
  signal n2831_o : std_logic_vector (16 downto 0);
  signal n2832_o : std_logic_vector (16 downto 0);
  signal n2833_o : std_logic_vector (16 downto 0);
  signal n2834_o : std_logic_vector (16 downto 0);
  signal n2835_o : std_logic_vector (16 downto 0);
  signal n2836_o : std_logic_vector (16 downto 0);
  signal n2837_o : std_logic_vector (16 downto 0);
  signal n2838_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2825_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2826_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2827_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2828_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2829_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2830_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2831_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2832_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2833_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2834_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2835_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2836_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2837_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2838_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1955_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1956_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1958 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1957_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1961_o <= gen1_n1_cnot1_j_n1958 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1962_o <= gen1_n1_cnot1_j_n1958 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1963_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1964_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1966 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1965_o,
    o => gen1_n2_cnot1_j_o);
  n1969_o <= gen1_n2_cnot1_j_n1966 (1);
  n1970_o <= gen1_n2_cnot1_j_n1966 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1971_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1972_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1974 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1973_o,
    o => gen1_n3_cnot1_j_o);
  n1977_o <= gen1_n3_cnot1_j_n1974 (1);
  n1978_o <= gen1_n3_cnot1_j_n1974 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1979_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1980_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1982 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1981_o,
    o => gen1_n4_cnot1_j_o);
  n1985_o <= gen1_n4_cnot1_j_n1982 (1);
  n1986_o <= gen1_n4_cnot1_j_n1982 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1987_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1988_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1989_o <= n1987_o & n1988_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1990 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1989_o,
    o => gen1_n5_cnot1_j_o);
  n1993_o <= gen1_n5_cnot1_j_n1990 (1);
  n1994_o <= gen1_n5_cnot1_j_n1990 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1995_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1996_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1998 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1997_o,
    o => gen1_n6_cnot1_j_o);
  n2001_o <= gen1_n6_cnot1_j_n1998 (1);
  n2002_o <= gen1_n6_cnot1_j_n1998 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2003_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2004_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2005_o <= n2003_o & n2004_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2006 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2005_o,
    o => gen1_n7_cnot1_j_o);
  n2009_o <= gen1_n7_cnot1_j_n2006 (1);
  n2010_o <= gen1_n7_cnot1_j_n2006 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2011_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2012_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2013_o <= n2011_o & n2012_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2014 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2013_o,
    o => gen1_n8_cnot1_j_o);
  n2017_o <= gen1_n8_cnot1_j_n2014 (1);
  n2018_o <= gen1_n8_cnot1_j_n2014 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2019_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2020_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2021_o <= n2019_o & n2020_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2022 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2021_o,
    o => gen1_n9_cnot1_j_o);
  n2025_o <= gen1_n9_cnot1_j_n2022 (1);
  n2026_o <= gen1_n9_cnot1_j_n2022 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2027_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2028_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2029_o <= n2027_o & n2028_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2030 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2029_o,
    o => gen1_n10_cnot1_j_o);
  n2033_o <= gen1_n10_cnot1_j_n2030 (1);
  n2034_o <= gen1_n10_cnot1_j_n2030 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2035_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2036_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2038 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2037_o,
    o => gen1_n11_cnot1_j_o);
  n2041_o <= gen1_n11_cnot1_j_n2038 (1);
  n2042_o <= gen1_n11_cnot1_j_n2038 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2043_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2044_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2046 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2045_o,
    o => gen1_n12_cnot1_j_o);
  n2049_o <= gen1_n12_cnot1_j_n2046 (1);
  n2050_o <= gen1_n12_cnot1_j_n2046 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2051_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2052_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2054 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2053_o,
    o => gen1_n13_cnot1_j_o);
  n2057_o <= gen1_n13_cnot1_j_n2054 (1);
  n2058_o <= gen1_n13_cnot1_j_n2054 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2059_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2060_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2062 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2061_o,
    o => gen1_n14_cnot1_j_o);
  n2065_o <= gen1_n14_cnot1_j_n2062 (1);
  n2066_o <= gen1_n14_cnot1_j_n2062 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2067_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2068_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2070 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2069_o,
    o => gen1_n15_cnot1_j_o);
  n2073_o <= gen1_n15_cnot1_j_n2070 (1);
  n2074_o <= gen1_n15_cnot1_j_n2070 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2075_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2076_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2078 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2077_o,
    o => gen1_n16_cnot1_j_o);
  n2081_o <= gen1_n16_cnot1_j_n2078 (1);
  n2082_o <= gen1_n16_cnot1_j_n2078 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2083_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2084_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2085_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2086_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2087_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2088_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2090 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2089_o,
    o => gen2_n16_cnot2_j_o);
  n2093_o <= gen2_n16_cnot2_j_n2090 (1);
  n2094_o <= gen2_n16_cnot2_j_n2090 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2095_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2096_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2098 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2097_o,
    o => gen2_n15_cnot2_j_o);
  n2101_o <= gen2_n15_cnot2_j_n2098 (1);
  n2102_o <= gen2_n15_cnot2_j_n2098 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2103_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2104_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2106 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2105_o,
    o => gen2_n14_cnot2_j_o);
  n2109_o <= gen2_n14_cnot2_j_n2106 (1);
  n2110_o <= gen2_n14_cnot2_j_n2106 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2111_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2112_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2113_o <= n2111_o & n2112_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2114 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2113_o,
    o => gen2_n13_cnot2_j_o);
  n2117_o <= gen2_n13_cnot2_j_n2114 (1);
  n2118_o <= gen2_n13_cnot2_j_n2114 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2119_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2120_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2122 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2121_o,
    o => gen2_n12_cnot2_j_o);
  n2125_o <= gen2_n12_cnot2_j_n2122 (1);
  n2126_o <= gen2_n12_cnot2_j_n2122 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2127_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2128_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2130 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2129_o,
    o => gen2_n11_cnot2_j_o);
  n2133_o <= gen2_n11_cnot2_j_n2130 (1);
  n2134_o <= gen2_n11_cnot2_j_n2130 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2135_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2136_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2137_o <= n2135_o & n2136_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2138 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2137_o,
    o => gen2_n10_cnot2_j_o);
  n2141_o <= gen2_n10_cnot2_j_n2138 (1);
  n2142_o <= gen2_n10_cnot2_j_n2138 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2143_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2144_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2146 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2145_o,
    o => gen2_n9_cnot2_j_o);
  n2149_o <= gen2_n9_cnot2_j_n2146 (1);
  n2150_o <= gen2_n9_cnot2_j_n2146 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2151_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2152_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2153_o <= n2151_o & n2152_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2154 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2153_o,
    o => gen2_n8_cnot2_j_o);
  n2157_o <= gen2_n8_cnot2_j_n2154 (1);
  n2158_o <= gen2_n8_cnot2_j_n2154 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2159_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2160_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2161_o <= n2159_o & n2160_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2162 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2161_o,
    o => gen2_n7_cnot2_j_o);
  n2165_o <= gen2_n7_cnot2_j_n2162 (1);
  n2166_o <= gen2_n7_cnot2_j_n2162 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2167_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2168_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2170 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2169_o,
    o => gen2_n6_cnot2_j_o);
  n2173_o <= gen2_n6_cnot2_j_n2170 (1);
  n2174_o <= gen2_n6_cnot2_j_n2170 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2175_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2176_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2178 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2177_o,
    o => gen2_n5_cnot2_j_o);
  n2181_o <= gen2_n5_cnot2_j_n2178 (1);
  n2182_o <= gen2_n5_cnot2_j_n2178 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2183_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2184_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2186 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2185_o,
    o => gen2_n4_cnot2_j_o);
  n2189_o <= gen2_n4_cnot2_j_n2186 (1);
  n2190_o <= gen2_n4_cnot2_j_n2186 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2191_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2192_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2194 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2193_o,
    o => gen2_n3_cnot2_j_o);
  n2197_o <= gen2_n3_cnot2_j_n2194 (1);
  n2198_o <= gen2_n3_cnot2_j_n2194 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2199_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2200_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2201_o <= n2199_o & n2200_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2202 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2201_o,
    o => gen2_n2_cnot2_j_o);
  n2205_o <= gen2_n2_cnot2_j_n2202 (1);
  n2206_o <= gen2_n2_cnot2_j_n2202 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2207_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2208_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2209_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2210_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2212_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2214 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2213_o,
    o => gen3_n1_ccnot3_j_o);
  n2217_o <= gen3_n1_ccnot3_j_n2214 (2);
  n2218_o <= gen3_n1_ccnot3_j_n2214 (1);
  n2219_o <= gen3_n1_ccnot3_j_n2214 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2220_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2221_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2222_o <= n2220_o & n2221_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2223_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2225 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2224_o,
    o => gen3_n2_ccnot3_j_o);
  n2228_o <= gen3_n2_ccnot3_j_n2225 (2);
  n2229_o <= gen3_n2_ccnot3_j_n2225 (1);
  n2230_o <= gen3_n2_ccnot3_j_n2225 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2231_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2232_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2234_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2236 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2235_o,
    o => gen3_n3_ccnot3_j_o);
  n2239_o <= gen3_n3_ccnot3_j_n2236 (2);
  n2240_o <= gen3_n3_ccnot3_j_n2236 (1);
  n2241_o <= gen3_n3_ccnot3_j_n2236 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2242_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2243_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2245_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2247 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2246_o,
    o => gen3_n4_ccnot3_j_o);
  n2250_o <= gen3_n4_ccnot3_j_n2247 (2);
  n2251_o <= gen3_n4_ccnot3_j_n2247 (1);
  n2252_o <= gen3_n4_ccnot3_j_n2247 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2253_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2254_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2255_o <= n2253_o & n2254_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2256_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2258 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2257_o,
    o => gen3_n5_ccnot3_j_o);
  n2261_o <= gen3_n5_ccnot3_j_n2258 (2);
  n2262_o <= gen3_n5_ccnot3_j_n2258 (1);
  n2263_o <= gen3_n5_ccnot3_j_n2258 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2264_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2265_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2267_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2269 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2268_o,
    o => gen3_n6_ccnot3_j_o);
  n2272_o <= gen3_n6_ccnot3_j_n2269 (2);
  n2273_o <= gen3_n6_ccnot3_j_n2269 (1);
  n2274_o <= gen3_n6_ccnot3_j_n2269 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2275_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2276_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2277_o <= n2275_o & n2276_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2278_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2279_o <= n2277_o & n2278_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2280 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2279_o,
    o => gen3_n7_ccnot3_j_o);
  n2283_o <= gen3_n7_ccnot3_j_n2280 (2);
  n2284_o <= gen3_n7_ccnot3_j_n2280 (1);
  n2285_o <= gen3_n7_ccnot3_j_n2280 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2286_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2287_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2288_o <= n2286_o & n2287_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2289_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2290_o <= n2288_o & n2289_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2291 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2290_o,
    o => gen3_n8_ccnot3_j_o);
  n2294_o <= gen3_n8_ccnot3_j_n2291 (2);
  n2295_o <= gen3_n8_ccnot3_j_n2291 (1);
  n2296_o <= gen3_n8_ccnot3_j_n2291 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2297_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2298_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2300_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2301_o <= n2299_o & n2300_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2302 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2301_o,
    o => gen3_n9_ccnot3_j_o);
  n2305_o <= gen3_n9_ccnot3_j_n2302 (2);
  n2306_o <= gen3_n9_ccnot3_j_n2302 (1);
  n2307_o <= gen3_n9_ccnot3_j_n2302 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2308_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2309_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2310_o <= n2308_o & n2309_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2311_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2312_o <= n2310_o & n2311_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2313 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2312_o,
    o => gen3_n10_ccnot3_j_o);
  n2316_o <= gen3_n10_ccnot3_j_n2313 (2);
  n2317_o <= gen3_n10_ccnot3_j_n2313 (1);
  n2318_o <= gen3_n10_ccnot3_j_n2313 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2319_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2320_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2322_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2324 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2323_o,
    o => gen3_n11_ccnot3_j_o);
  n2327_o <= gen3_n11_ccnot3_j_n2324 (2);
  n2328_o <= gen3_n11_ccnot3_j_n2324 (1);
  n2329_o <= gen3_n11_ccnot3_j_n2324 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2330_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2331_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2332_o <= n2330_o & n2331_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2333_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2334_o <= n2332_o & n2333_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2335 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2334_o,
    o => gen3_n12_ccnot3_j_o);
  n2338_o <= gen3_n12_ccnot3_j_n2335 (2);
  n2339_o <= gen3_n12_ccnot3_j_n2335 (1);
  n2340_o <= gen3_n12_ccnot3_j_n2335 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2341_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2342_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2344_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2346 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2345_o,
    o => gen3_n13_ccnot3_j_o);
  n2349_o <= gen3_n13_ccnot3_j_n2346 (2);
  n2350_o <= gen3_n13_ccnot3_j_n2346 (1);
  n2351_o <= gen3_n13_ccnot3_j_n2346 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2352_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2353_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2355_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2356_o <= n2354_o & n2355_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2357 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2356_o,
    o => gen3_n14_ccnot3_j_o);
  n2360_o <= gen3_n14_ccnot3_j_n2357 (2);
  n2361_o <= gen3_n14_ccnot3_j_n2357 (1);
  n2362_o <= gen3_n14_ccnot3_j_n2357 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2363_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2364_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2366_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2367_o <= n2365_o & n2366_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2368 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2367_o,
    o => gen3_n15_ccnot3_j_o);
  n2371_o <= gen3_n15_ccnot3_j_n2368 (2);
  n2372_o <= gen3_n15_ccnot3_j_n2368 (1);
  n2373_o <= gen3_n15_ccnot3_j_n2368 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2374_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2375_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2376_o <= n2374_o & n2375_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2377_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2379 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2378_o,
    o => gen3_n16_ccnot3_j_o);
  n2382_o <= gen3_n16_ccnot3_j_n2379 (2);
  n2383_o <= gen3_n16_ccnot3_j_n2379 (1);
  n2384_o <= gen3_n16_ccnot3_j_n2379 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2385_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2386_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2387_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2388_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2390 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2389_o,
    o => cnot_4_o);
  n2393_o <= cnot_4_n2390 (1);
  n2394_o <= cnot_4_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2395_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2396_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2398_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2400 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2399_o,
    o => gen4_n15_peres4_j_o);
  n2403_o <= gen4_n15_peres4_j_n2400 (2);
  n2404_o <= gen4_n15_peres4_j_n2400 (1);
  n2405_o <= gen4_n15_peres4_j_n2400 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2406_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2407_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2408_o <= n2406_o & n2407_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2409_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2411 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2410_o,
    o => gen4_n14_peres4_j_o);
  n2414_o <= gen4_n14_peres4_j_n2411 (2);
  n2415_o <= gen4_n14_peres4_j_n2411 (1);
  n2416_o <= gen4_n14_peres4_j_n2411 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2417_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2418_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2420_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2422 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2421_o,
    o => gen4_n13_peres4_j_o);
  n2425_o <= gen4_n13_peres4_j_n2422 (2);
  n2426_o <= gen4_n13_peres4_j_n2422 (1);
  n2427_o <= gen4_n13_peres4_j_n2422 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2428_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2429_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2430_o <= n2428_o & n2429_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2431_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2432_o <= n2430_o & n2431_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2433 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2432_o,
    o => gen4_n12_peres4_j_o);
  n2436_o <= gen4_n12_peres4_j_n2433 (2);
  n2437_o <= gen4_n12_peres4_j_n2433 (1);
  n2438_o <= gen4_n12_peres4_j_n2433 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2439_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2440_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2442_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2443_o <= n2441_o & n2442_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2444 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2443_o,
    o => gen4_n11_peres4_j_o);
  n2447_o <= gen4_n11_peres4_j_n2444 (2);
  n2448_o <= gen4_n11_peres4_j_n2444 (1);
  n2449_o <= gen4_n11_peres4_j_n2444 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2450_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2451_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2452_o <= n2450_o & n2451_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2453_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2454_o <= n2452_o & n2453_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2455 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2454_o,
    o => gen4_n10_peres4_j_o);
  n2458_o <= gen4_n10_peres4_j_n2455 (2);
  n2459_o <= gen4_n10_peres4_j_n2455 (1);
  n2460_o <= gen4_n10_peres4_j_n2455 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2461_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2462_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2464_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2466 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2465_o,
    o => gen4_n9_peres4_j_o);
  n2469_o <= gen4_n9_peres4_j_n2466 (2);
  n2470_o <= gen4_n9_peres4_j_n2466 (1);
  n2471_o <= gen4_n9_peres4_j_n2466 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2472_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2473_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2475_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2476_o <= n2474_o & n2475_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2477 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2476_o,
    o => gen4_n8_peres4_j_o);
  n2480_o <= gen4_n8_peres4_j_n2477 (2);
  n2481_o <= gen4_n8_peres4_j_n2477 (1);
  n2482_o <= gen4_n8_peres4_j_n2477 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2483_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2484_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2486_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2488 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2487_o,
    o => gen4_n7_peres4_j_o);
  n2491_o <= gen4_n7_peres4_j_n2488 (2);
  n2492_o <= gen4_n7_peres4_j_n2488 (1);
  n2493_o <= gen4_n7_peres4_j_n2488 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2494_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2495_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2497_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2499 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2498_o,
    o => gen4_n6_peres4_j_o);
  n2502_o <= gen4_n6_peres4_j_n2499 (2);
  n2503_o <= gen4_n6_peres4_j_n2499 (1);
  n2504_o <= gen4_n6_peres4_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2505_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2506_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2507_o <= n2505_o & n2506_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2508_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2510 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2509_o,
    o => gen4_n5_peres4_j_o);
  n2513_o <= gen4_n5_peres4_j_n2510 (2);
  n2514_o <= gen4_n5_peres4_j_n2510 (1);
  n2515_o <= gen4_n5_peres4_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2516_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2517_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2518_o <= n2516_o & n2517_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2519_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2520_o <= n2518_o & n2519_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2521 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2520_o,
    o => gen4_n4_peres4_j_o);
  n2524_o <= gen4_n4_peres4_j_n2521 (2);
  n2525_o <= gen4_n4_peres4_j_n2521 (1);
  n2526_o <= gen4_n4_peres4_j_n2521 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2527_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2528_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2530_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2531_o <= n2529_o & n2530_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2532 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2531_o,
    o => gen4_n3_peres4_j_o);
  n2535_o <= gen4_n3_peres4_j_n2532 (2);
  n2536_o <= gen4_n3_peres4_j_n2532 (1);
  n2537_o <= gen4_n3_peres4_j_n2532 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2538_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2539_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2540_o <= n2538_o & n2539_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2541_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2543 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2542_o,
    o => gen4_n2_peres4_j_o);
  n2546_o <= gen4_n2_peres4_j_n2543 (2);
  n2547_o <= gen4_n2_peres4_j_n2543 (1);
  n2548_o <= gen4_n2_peres4_j_n2543 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2549_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2550_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2552_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2554 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2553_o,
    o => gen4_n1_peres4_j_o);
  n2557_o <= gen4_n1_peres4_j_n2554 (2);
  n2558_o <= gen4_n1_peres4_j_n2554 (1);
  n2559_o <= gen4_n1_peres4_j_n2554 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2560_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2561_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2562_o <= n2560_o & n2561_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2563_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2564_o <= n2562_o & n2563_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2565 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2564_o,
    o => gen4_n0_peres4_j_o);
  n2568_o <= gen4_n0_peres4_j_n2565 (2);
  n2569_o <= gen4_n0_peres4_j_n2565 (1);
  n2570_o <= gen4_n0_peres4_j_n2565 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2571_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2572_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2573_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2574_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2576 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2575_o,
    o => gen5_n1_cnot5_j_o);
  n2579_o <= gen5_n1_cnot5_j_n2576 (1);
  n2580_o <= gen5_n1_cnot5_j_n2576 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2581_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2582_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2584 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2583_o,
    o => gen5_n2_cnot5_j_o);
  n2587_o <= gen5_n2_cnot5_j_n2584 (1);
  n2588_o <= gen5_n2_cnot5_j_n2584 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2589_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2590_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2592 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2591_o,
    o => gen5_n3_cnot5_j_o);
  n2595_o <= gen5_n3_cnot5_j_n2592 (1);
  n2596_o <= gen5_n3_cnot5_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2597_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2598_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2599_o <= n2597_o & n2598_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2600 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2599_o,
    o => gen5_n4_cnot5_j_o);
  n2603_o <= gen5_n4_cnot5_j_n2600 (1);
  n2604_o <= gen5_n4_cnot5_j_n2600 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2605_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2606_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2607_o <= n2605_o & n2606_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2608 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2607_o,
    o => gen5_n5_cnot5_j_o);
  n2611_o <= gen5_n5_cnot5_j_n2608 (1);
  n2612_o <= gen5_n5_cnot5_j_n2608 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2613_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2614_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2616 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2615_o,
    o => gen5_n6_cnot5_j_o);
  n2619_o <= gen5_n6_cnot5_j_n2616 (1);
  n2620_o <= gen5_n6_cnot5_j_n2616 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2621_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2622_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2623_o <= n2621_o & n2622_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2624 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2623_o,
    o => gen5_n7_cnot5_j_o);
  n2627_o <= gen5_n7_cnot5_j_n2624 (1);
  n2628_o <= gen5_n7_cnot5_j_n2624 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2629_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2630_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2631_o <= n2629_o & n2630_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2632 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2631_o,
    o => gen5_n8_cnot5_j_o);
  n2635_o <= gen5_n8_cnot5_j_n2632 (1);
  n2636_o <= gen5_n8_cnot5_j_n2632 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2637_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2638_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2640 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2639_o,
    o => gen5_n9_cnot5_j_o);
  n2643_o <= gen5_n9_cnot5_j_n2640 (1);
  n2644_o <= gen5_n9_cnot5_j_n2640 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2645_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2646_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2647_o <= n2645_o & n2646_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2648 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2647_o,
    o => gen5_n10_cnot5_j_o);
  n2651_o <= gen5_n10_cnot5_j_n2648 (1);
  n2652_o <= gen5_n10_cnot5_j_n2648 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2653_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2654_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2656 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2655_o,
    o => gen5_n11_cnot5_j_o);
  n2659_o <= gen5_n11_cnot5_j_n2656 (1);
  n2660_o <= gen5_n11_cnot5_j_n2656 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2661_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2662_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2664 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2663_o,
    o => gen5_n12_cnot5_j_o);
  n2667_o <= gen5_n12_cnot5_j_n2664 (1);
  n2668_o <= gen5_n12_cnot5_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2669_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2670_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2672 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2671_o,
    o => gen5_n13_cnot5_j_o);
  n2675_o <= gen5_n13_cnot5_j_n2672 (1);
  n2676_o <= gen5_n13_cnot5_j_n2672 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2677_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2678_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2680 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2679_o,
    o => gen5_n14_cnot5_j_o);
  n2683_o <= gen5_n14_cnot5_j_n2680 (1);
  n2684_o <= gen5_n14_cnot5_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2685_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2686_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2688 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2687_o,
    o => gen5_n15_cnot5_j_o);
  n2691_o <= gen5_n15_cnot5_j_n2688 (1);
  n2692_o <= gen5_n15_cnot5_j_n2688 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2693_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2694_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2695_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2696_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2697_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2698_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2699_o <= n2697_o & n2698_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2700 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2699_o,
    o => gen6_n1_cnot1_j_o);
  n2703_o <= gen6_n1_cnot1_j_n2700 (1);
  n2704_o <= gen6_n1_cnot1_j_n2700 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2705_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2706_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2707_o <= n2705_o & n2706_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2708 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2707_o,
    o => gen6_n2_cnot1_j_o);
  n2711_o <= gen6_n2_cnot1_j_n2708 (1);
  n2712_o <= gen6_n2_cnot1_j_n2708 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2713_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2714_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2715_o <= n2713_o & n2714_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2716 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2715_o,
    o => gen6_n3_cnot1_j_o);
  n2719_o <= gen6_n3_cnot1_j_n2716 (1);
  n2720_o <= gen6_n3_cnot1_j_n2716 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2721_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2722_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2723_o <= n2721_o & n2722_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2724 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2723_o,
    o => gen6_n4_cnot1_j_o);
  n2727_o <= gen6_n4_cnot1_j_n2724 (1);
  n2728_o <= gen6_n4_cnot1_j_n2724 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2729_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2730_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2731_o <= n2729_o & n2730_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2732 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2731_o,
    o => gen6_n5_cnot1_j_o);
  n2735_o <= gen6_n5_cnot1_j_n2732 (1);
  n2736_o <= gen6_n5_cnot1_j_n2732 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2737_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2738_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2740 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2739_o,
    o => gen6_n6_cnot1_j_o);
  n2743_o <= gen6_n6_cnot1_j_n2740 (1);
  n2744_o <= gen6_n6_cnot1_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2745_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2746_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2747_o <= n2745_o & n2746_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2748 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2747_o,
    o => gen6_n7_cnot1_j_o);
  n2751_o <= gen6_n7_cnot1_j_n2748 (1);
  n2752_o <= gen6_n7_cnot1_j_n2748 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2753_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2754_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2756 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2755_o,
    o => gen6_n8_cnot1_j_o);
  n2759_o <= gen6_n8_cnot1_j_n2756 (1);
  n2760_o <= gen6_n8_cnot1_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2761_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2762_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2764 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2763_o,
    o => gen6_n9_cnot1_j_o);
  n2767_o <= gen6_n9_cnot1_j_n2764 (1);
  n2768_o <= gen6_n9_cnot1_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2769_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2770_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2771_o <= n2769_o & n2770_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2772 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2771_o,
    o => gen6_n10_cnot1_j_o);
  n2775_o <= gen6_n10_cnot1_j_n2772 (1);
  n2776_o <= gen6_n10_cnot1_j_n2772 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2777_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2778_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2780 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2779_o,
    o => gen6_n11_cnot1_j_o);
  n2783_o <= gen6_n11_cnot1_j_n2780 (1);
  n2784_o <= gen6_n11_cnot1_j_n2780 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2785_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2786_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2788 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2787_o,
    o => gen6_n12_cnot1_j_o);
  n2791_o <= gen6_n12_cnot1_j_n2788 (1);
  n2792_o <= gen6_n12_cnot1_j_n2788 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2793_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2794_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2796 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2795_o,
    o => gen6_n13_cnot1_j_o);
  n2799_o <= gen6_n13_cnot1_j_n2796 (1);
  n2800_o <= gen6_n13_cnot1_j_n2796 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2801_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2802_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2803_o <= n2801_o & n2802_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2804 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2803_o,
    o => gen6_n14_cnot1_j_o);
  n2807_o <= gen6_n14_cnot1_j_n2804 (1);
  n2808_o <= gen6_n14_cnot1_j_n2804 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2809_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2810_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2812 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2811_o,
    o => gen6_n15_cnot1_j_o);
  n2815_o <= gen6_n15_cnot1_j_n2812 (1);
  n2816_o <= gen6_n15_cnot1_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2817_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2818_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2820 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2819_o,
    o => gen6_n16_cnot1_j_o);
  n2823_o <= gen6_n16_cnot1_j_n2820 (1);
  n2824_o <= gen6_n16_cnot1_j_n2820 (0);
  n2825_o <= n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & n2041_o & n2033_o & n2025_o & n2017_o & n2009_o & n2001_o & n1993_o & n1985_o & n1977_o & n1969_o & n1961_o & n2083_o;
  n2826_o <= n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o & n2034_o & n2026_o & n2018_o & n2010_o & n2002_o & n1994_o & n1986_o & n1978_o & n1970_o & n1962_o & n2084_o;
  n2827_o <= n2086_o & n2093_o & n2101_o & n2109_o & n2117_o & n2125_o & n2133_o & n2141_o & n2149_o & n2157_o & n2165_o & n2173_o & n2181_o & n2189_o & n2197_o & n2205_o & n2085_o;
  n2828_o <= n2094_o & n2102_o & n2110_o & n2118_o & n2126_o & n2134_o & n2142_o & n2150_o & n2158_o & n2166_o & n2174_o & n2182_o & n2190_o & n2198_o & n2206_o & n2207_o;
  n2829_o <= n2384_o & n2373_o & n2362_o & n2351_o & n2340_o & n2329_o & n2318_o & n2307_o & n2296_o & n2285_o & n2274_o & n2263_o & n2252_o & n2241_o & n2230_o & n2219_o & n2208_o;
  n2830_o <= n2385_o & n2383_o & n2372_o & n2361_o & n2350_o & n2339_o & n2328_o & n2317_o & n2306_o & n2295_o & n2284_o & n2273_o & n2262_o & n2251_o & n2240_o & n2229_o & n2218_o;
  n2831_o <= n2386_o & n2382_o & n2371_o & n2360_o & n2349_o & n2338_o & n2327_o & n2316_o & n2305_o & n2294_o & n2283_o & n2272_o & n2261_o & n2250_o & n2239_o & n2228_o & n2217_o;
  n2832_o <= n2393_o & n2403_o & n2414_o & n2425_o & n2436_o & n2447_o & n2458_o & n2469_o & n2480_o & n2491_o & n2502_o & n2513_o & n2524_o & n2535_o & n2546_o & n2557_o & n2568_o;
  n2833_o <= n2405_o & n2416_o & n2427_o & n2438_o & n2449_o & n2460_o & n2471_o & n2482_o & n2493_o & n2504_o & n2515_o & n2526_o & n2537_o & n2548_o & n2559_o & n2570_o & n2571_o;
  n2834_o <= n2394_o & n2404_o & n2415_o & n2426_o & n2437_o & n2448_o & n2459_o & n2470_o & n2481_o & n2492_o & n2503_o & n2514_o & n2525_o & n2536_o & n2547_o & n2558_o & n2569_o;
  n2835_o <= n2692_o & n2684_o & n2676_o & n2668_o & n2660_o & n2652_o & n2644_o & n2636_o & n2628_o & n2620_o & n2612_o & n2604_o & n2596_o & n2588_o & n2580_o & n2572_o;
  n2836_o <= n2694_o & n2691_o & n2683_o & n2675_o & n2667_o & n2659_o & n2651_o & n2643_o & n2635_o & n2627_o & n2619_o & n2611_o & n2603_o & n2595_o & n2587_o & n2579_o & n2693_o;
  n2837_o <= n2823_o & n2815_o & n2807_o & n2799_o & n2791_o & n2783_o & n2775_o & n2767_o & n2759_o & n2751_o & n2743_o & n2735_o & n2727_o & n2719_o & n2711_o & n2703_o & n2695_o;
  n2838_o <= n2824_o & n2816_o & n2808_o & n2800_o & n2792_o & n2784_o & n2776_o & n2768_o & n2760_o & n2752_o & n2744_o & n2736_o & n2728_o & n2720_o & n2712_o & n2704_o & n2696_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1946 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1951_o;
  o <= n1950_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1952_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1944_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1945_o <= n1944_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1946 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1945_o,
    o => gen1_n0_cnot0_o);
  n1949_o <= gen1_n0_cnot0_n1946 (1);
  n1950_o <= gen1_n0_cnot0_n1946 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1951_o <= ctrl_prop (1);
  n1952_o <= n1949_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1798 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1806 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1814 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1822 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1830 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1838 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1846 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1854 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1862 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1870 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1878 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1886 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1894 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1902 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1910 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1918 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1926 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1934 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic_vector (17 downto 0);
  signal n1941_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1939_o;
  o <= n1940_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1941_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1795_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1796_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1798 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1797_o,
    o => gen1_n0_cnot0_o);
  n1801_o <= gen1_n0_cnot0_n1798 (1);
  n1802_o <= gen1_n0_cnot0_n1798 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1803_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1804_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1805_o <= n1803_o & n1804_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1806 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1805_o,
    o => gen1_n1_cnot0_o);
  n1809_o <= gen1_n1_cnot0_n1806 (1);
  n1810_o <= gen1_n1_cnot0_n1806 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1811_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1812_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1814 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1813_o,
    o => gen1_n2_cnot0_o);
  n1817_o <= gen1_n2_cnot0_n1814 (1);
  n1818_o <= gen1_n2_cnot0_n1814 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1819_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1820_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1821_o <= n1819_o & n1820_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1822 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1821_o,
    o => gen1_n3_cnot0_o);
  n1825_o <= gen1_n3_cnot0_n1822 (1);
  n1826_o <= gen1_n3_cnot0_n1822 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1827_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1828_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1829_o <= n1827_o & n1828_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1830 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1829_o,
    o => gen1_n4_cnot0_o);
  n1833_o <= gen1_n4_cnot0_n1830 (1);
  n1834_o <= gen1_n4_cnot0_n1830 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1835_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1836_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1837_o <= n1835_o & n1836_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1838 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1837_o,
    o => gen1_n5_cnot0_o);
  n1841_o <= gen1_n5_cnot0_n1838 (1);
  n1842_o <= gen1_n5_cnot0_n1838 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1843_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1844_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1846 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1845_o,
    o => gen1_n6_cnot0_o);
  n1849_o <= gen1_n6_cnot0_n1846 (1);
  n1850_o <= gen1_n6_cnot0_n1846 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1851_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1852_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1854 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1853_o,
    o => gen1_n7_cnot0_o);
  n1857_o <= gen1_n7_cnot0_n1854 (1);
  n1858_o <= gen1_n7_cnot0_n1854 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1859_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1860_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1861_o <= n1859_o & n1860_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1862 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1861_o,
    o => gen1_n8_cnot0_o);
  n1865_o <= gen1_n8_cnot0_n1862 (1);
  n1866_o <= gen1_n8_cnot0_n1862 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1867_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1868_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1869_o <= n1867_o & n1868_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1870 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1869_o,
    o => gen1_n9_cnot0_o);
  n1873_o <= gen1_n9_cnot0_n1870 (1);
  n1874_o <= gen1_n9_cnot0_n1870 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1875_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1876_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1878 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1877_o,
    o => gen1_n10_cnot0_o);
  n1881_o <= gen1_n10_cnot0_n1878 (1);
  n1882_o <= gen1_n10_cnot0_n1878 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1883_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1884_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1885_o <= n1883_o & n1884_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1886 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1885_o,
    o => gen1_n11_cnot0_o);
  n1889_o <= gen1_n11_cnot0_n1886 (1);
  n1890_o <= gen1_n11_cnot0_n1886 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1891_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1892_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1893_o <= n1891_o & n1892_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1894 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1893_o,
    o => gen1_n12_cnot0_o);
  n1897_o <= gen1_n12_cnot0_n1894 (1);
  n1898_o <= gen1_n12_cnot0_n1894 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1899_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1900_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1901_o <= n1899_o & n1900_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1902 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1901_o,
    o => gen1_n13_cnot0_o);
  n1905_o <= gen1_n13_cnot0_n1902 (1);
  n1906_o <= gen1_n13_cnot0_n1902 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1907_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1908_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1909_o <= n1907_o & n1908_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1910 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1909_o,
    o => gen1_n14_cnot0_o);
  n1913_o <= gen1_n14_cnot0_n1910 (1);
  n1914_o <= gen1_n14_cnot0_n1910 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1915_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1916_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1918 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1917_o,
    o => gen1_n15_cnot0_o);
  n1921_o <= gen1_n15_cnot0_n1918 (1);
  n1922_o <= gen1_n15_cnot0_n1918 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1923_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1924_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1926 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1925_o,
    o => gen1_n16_cnot0_o);
  n1929_o <= gen1_n16_cnot0_n1926 (1);
  n1930_o <= gen1_n16_cnot0_n1926 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1931_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1932_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1934 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1933_o,
    o => gen1_n17_cnot0_o);
  n1937_o <= gen1_n17_cnot0_n1934 (1);
  n1938_o <= gen1_n17_cnot0_n1934 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1939_o <= ctrl_prop (18);
  n1940_o <= n1938_o & n1930_o & n1922_o & n1914_o & n1906_o & n1898_o & n1890_o & n1882_o & n1874_o & n1866_o & n1858_o & n1850_o & n1842_o & n1834_o & n1826_o & n1818_o & n1810_o & n1802_o;
  n1941_o <= n1937_o & n1929_o & n1921_o & n1913_o & n1905_o & n1897_o & n1889_o & n1881_o & n1873_o & n1865_o & n1857_o & n1849_o & n1841_o & n1833_o & n1825_o & n1817_o & n1809_o & n1801_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1781 : std_logic;
  signal cnotr_n1782 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1787 : std_logic_vector (17 downto 0);
  signal add_n1788 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1781;
  a_out <= add_n1787;
  s <= add_n1788;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1782; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1781 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1782 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1787 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1788 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic_vector (1 downto 0);
  signal cnota_n983 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic_vector (1 downto 0);
  signal cnotb_n990 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (2 downto 0);
  signal ccnotc_n998 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic_vector (1 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1009 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1019 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1031 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1041 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1053 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1063 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1075 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1085 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic_vector (1 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1097 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1107 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1119 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1129 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1141 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1151 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic_vector (1 downto 0);
  signal n1161_o : std_logic;
  signal n1162_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1163 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1173 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic_vector (1 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1185 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1195 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1207 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1217 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1229 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1239 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic_vector (1 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1251 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1261 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1273 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1283 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1295 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1305 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1317 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1327 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic_vector (1 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1339 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1349 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1361 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1371 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic_vector (1 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1383 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1393 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1405 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1415 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1427 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1437 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1449 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1459 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic_vector (1 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1471 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1481 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic_vector (1 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1493 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1503 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (1 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1515 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1525 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (1 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1537 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1547 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic_vector (1 downto 0);
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1559 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1569 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1581 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1591 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (1 downto 0);
  signal n1601_o : std_logic;
  signal n1602_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1603 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1613 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (1 downto 0);
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1625 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1635 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1647 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1657 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1669 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1679 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (1 downto 0);
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1691 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1701 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1711 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic_vector (1 downto 0);
  signal cnotea_n1718 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (17 downto 0);
  signal n1724_o : std_logic_vector (17 downto 0);
  signal n1725_o : std_logic_vector (17 downto 0);
  signal n1726_o : std_logic_vector (16 downto 0);
  signal n1727_o : std_logic_vector (16 downto 0);
  signal n1728_o : std_logic_vector (16 downto 0);
  signal n1729_o : std_logic_vector (16 downto 0);
  signal n1730_o : std_logic_vector (3 downto 0);
  signal n1731_o : std_logic_vector (3 downto 0);
  signal n1732_o : std_logic_vector (3 downto 0);
  signal n1733_o : std_logic_vector (3 downto 0);
  signal n1734_o : std_logic_vector (3 downto 0);
  signal n1735_o : std_logic_vector (3 downto 0);
  signal n1736_o : std_logic_vector (3 downto 0);
  signal n1737_o : std_logic_vector (3 downto 0);
  signal n1738_o : std_logic_vector (3 downto 0);
  signal n1739_o : std_logic_vector (3 downto 0);
  signal n1740_o : std_logic_vector (3 downto 0);
  signal n1741_o : std_logic_vector (3 downto 0);
  signal n1742_o : std_logic_vector (3 downto 0);
  signal n1743_o : std_logic_vector (3 downto 0);
  signal n1744_o : std_logic_vector (3 downto 0);
  signal n1745_o : std_logic_vector (3 downto 0);
  signal n1746_o : std_logic_vector (3 downto 0);
  signal n1747_o : std_logic_vector (3 downto 0);
  signal n1748_o : std_logic_vector (3 downto 0);
  signal n1749_o : std_logic_vector (3 downto 0);
  signal n1750_o : std_logic_vector (3 downto 0);
  signal n1751_o : std_logic_vector (3 downto 0);
  signal n1752_o : std_logic_vector (3 downto 0);
  signal n1753_o : std_logic_vector (3 downto 0);
  signal n1754_o : std_logic_vector (3 downto 0);
  signal n1755_o : std_logic_vector (3 downto 0);
  signal n1756_o : std_logic_vector (3 downto 0);
  signal n1757_o : std_logic_vector (3 downto 0);
  signal n1758_o : std_logic_vector (3 downto 0);
  signal n1759_o : std_logic_vector (3 downto 0);
  signal n1760_o : std_logic_vector (3 downto 0);
  signal n1761_o : std_logic_vector (3 downto 0);
  signal n1762_o : std_logic_vector (3 downto 0);
  signal n1763_o : std_logic_vector (3 downto 0);
  signal n1764_o : std_logic_vector (3 downto 0);
  signal n1765_o : std_logic_vector (3 downto 0);
  signal n1766_o : std_logic_vector (3 downto 0);
  signal n1767_o : std_logic_vector (3 downto 0);
  signal n1768_o : std_logic_vector (3 downto 0);
  signal n1769_o : std_logic_vector (3 downto 0);
  signal n1770_o : std_logic_vector (3 downto 0);
  signal n1771_o : std_logic_vector (3 downto 0);
  signal n1772_o : std_logic_vector (3 downto 0);
  signal n1773_o : std_logic_vector (3 downto 0);
  signal n1774_o : std_logic_vector (3 downto 0);
  signal n1775_o : std_logic_vector (3 downto 0);
  signal n1776_o : std_logic_vector (3 downto 0);
  signal n1777_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1723_o;
  b_out <= n1724_o;
  s <= n1725_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1726_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1727_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1728_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1729_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n986_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n993_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n987_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n980_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n981_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n982_o <= n980_o & n981_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n983 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n982_o,
    o => cnota_o);
  n986_o <= cnota_n983 (1);
  n987_o <= cnota_n983 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n988_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n989_o <= n988_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n990 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n989_o,
    o => cnotb_o);
  n993_o <= cnotb_n990 (1);
  n994_o <= cnotb_n990 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n995_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n996_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n998 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n997_o,
    o => ccnotc_o);
  n1001_o <= ccnotc_n998 (2);
  n1002_o <= ccnotc_n998 (1);
  n1003_o <= ccnotc_n998 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1730_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1731_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1732_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1004_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1005_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1006_o <= n1004_o & n1005_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1007_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1009 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1008_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1012_o <= gen1_n1_ccnot1_n1009 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1013_o <= gen1_n1_ccnot1_n1009 (1);
  n1014_o <= gen1_n1_ccnot1_n1009 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1015_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1016_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1017_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1018_o <= n1016_o & n1017_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1019 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1018_o,
    o => gen1_n1_cnot1_o);
  n1022_o <= gen1_n1_cnot1_n1019 (1);
  n1023_o <= gen1_n1_cnot1_n1019 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1024_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1025_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1026_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1027_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1028_o <= n1026_o & n1027_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1029_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1030_o <= n1028_o & n1029_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1031 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1030_o,
    o => gen1_n1_ccnot2_o);
  n1034_o <= gen1_n1_ccnot2_n1031 (2);
  n1035_o <= gen1_n1_ccnot2_n1031 (1);
  n1036_o <= gen1_n1_ccnot2_n1031 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1037_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1038_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1039_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1040_o <= n1038_o & n1039_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1041 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1040_o,
    o => gen1_n1_cnot2_o);
  n1044_o <= gen1_n1_cnot2_n1041 (1);
  n1045_o <= gen1_n1_cnot2_n1041 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1046_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1047_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1733_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1734_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1735_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1048_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1049_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1050_o <= n1048_o & n1049_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1051_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1053 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1052_o,
    o => gen1_n2_ccnot1_o);
  n1056_o <= gen1_n2_ccnot1_n1053 (2);
  n1057_o <= gen1_n2_ccnot1_n1053 (1);
  n1058_o <= gen1_n2_ccnot1_n1053 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1059_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1060_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1061_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1062_o <= n1060_o & n1061_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1063 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1062_o,
    o => gen1_n2_cnot1_o);
  n1066_o <= gen1_n2_cnot1_n1063 (1);
  n1067_o <= gen1_n2_cnot1_n1063 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1068_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1069_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1070_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1071_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1072_o <= n1070_o & n1071_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1073_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1074_o <= n1072_o & n1073_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1075 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1074_o,
    o => gen1_n2_ccnot2_o);
  n1078_o <= gen1_n2_ccnot2_n1075 (2);
  n1079_o <= gen1_n2_ccnot2_n1075 (1);
  n1080_o <= gen1_n2_ccnot2_n1075 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1081_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1082_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1083_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1084_o <= n1082_o & n1083_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1085 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1084_o,
    o => gen1_n2_cnot2_o);
  n1088_o <= gen1_n2_cnot2_n1085 (1);
  n1089_o <= gen1_n2_cnot2_n1085 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1090_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1091_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1736_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1737_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1738_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1092_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1093_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1094_o <= n1092_o & n1093_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1095_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1096_o <= n1094_o & n1095_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1097 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1096_o,
    o => gen1_n3_ccnot1_o);
  n1100_o <= gen1_n3_ccnot1_n1097 (2);
  n1101_o <= gen1_n3_ccnot1_n1097 (1);
  n1102_o <= gen1_n3_ccnot1_n1097 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1103_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1104_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1105_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1106_o <= n1104_o & n1105_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1107 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1106_o,
    o => gen1_n3_cnot1_o);
  n1110_o <= gen1_n3_cnot1_n1107 (1);
  n1111_o <= gen1_n3_cnot1_n1107 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1112_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1113_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1114_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1115_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1116_o <= n1114_o & n1115_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1117_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1118_o <= n1116_o & n1117_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1119 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1118_o,
    o => gen1_n3_ccnot2_o);
  n1122_o <= gen1_n3_ccnot2_n1119 (2);
  n1123_o <= gen1_n3_ccnot2_n1119 (1);
  n1124_o <= gen1_n3_ccnot2_n1119 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1125_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1126_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1127_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1128_o <= n1126_o & n1127_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1129 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1128_o,
    o => gen1_n3_cnot2_o);
  n1132_o <= gen1_n3_cnot2_n1129 (1);
  n1133_o <= gen1_n3_cnot2_n1129 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1134_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1135_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1739_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1740_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1741_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1136_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1137_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1138_o <= n1136_o & n1137_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1139_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1141 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1140_o,
    o => gen1_n4_ccnot1_o);
  n1144_o <= gen1_n4_ccnot1_n1141 (2);
  n1145_o <= gen1_n4_ccnot1_n1141 (1);
  n1146_o <= gen1_n4_ccnot1_n1141 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1147_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1148_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1149_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1150_o <= n1148_o & n1149_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1151 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1150_o,
    o => gen1_n4_cnot1_o);
  n1154_o <= gen1_n4_cnot1_n1151 (1);
  n1155_o <= gen1_n4_cnot1_n1151 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1156_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1157_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1158_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1159_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1160_o <= n1158_o & n1159_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1161_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1162_o <= n1160_o & n1161_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1163 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1162_o,
    o => gen1_n4_ccnot2_o);
  n1166_o <= gen1_n4_ccnot2_n1163 (2);
  n1167_o <= gen1_n4_ccnot2_n1163 (1);
  n1168_o <= gen1_n4_ccnot2_n1163 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1169_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1170_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1171_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1173 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1172_o,
    o => gen1_n4_cnot2_o);
  n1176_o <= gen1_n4_cnot2_n1173 (1);
  n1177_o <= gen1_n4_cnot2_n1173 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1178_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1179_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1742_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1743_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1744_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1180_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1181_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1183_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1184_o <= n1182_o & n1183_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1185 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1184_o,
    o => gen1_n5_ccnot1_o);
  n1188_o <= gen1_n5_ccnot1_n1185 (2);
  n1189_o <= gen1_n5_ccnot1_n1185 (1);
  n1190_o <= gen1_n5_ccnot1_n1185 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1191_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1192_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1193_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1194_o <= n1192_o & n1193_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1195 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1194_o,
    o => gen1_n5_cnot1_o);
  n1198_o <= gen1_n5_cnot1_n1195 (1);
  n1199_o <= gen1_n5_cnot1_n1195 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1200_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1201_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1202_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1203_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1204_o <= n1202_o & n1203_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1205_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1206_o <= n1204_o & n1205_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1207 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1206_o,
    o => gen1_n5_ccnot2_o);
  n1210_o <= gen1_n5_ccnot2_n1207 (2);
  n1211_o <= gen1_n5_ccnot2_n1207 (1);
  n1212_o <= gen1_n5_ccnot2_n1207 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1213_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1214_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1215_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1216_o <= n1214_o & n1215_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1217 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1216_o,
    o => gen1_n5_cnot2_o);
  n1220_o <= gen1_n5_cnot2_n1217 (1);
  n1221_o <= gen1_n5_cnot2_n1217 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1222_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1223_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1745_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1746_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1747_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1224_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1225_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1226_o <= n1224_o & n1225_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1227_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1228_o <= n1226_o & n1227_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1229 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1228_o,
    o => gen1_n6_ccnot1_o);
  n1232_o <= gen1_n6_ccnot1_n1229 (2);
  n1233_o <= gen1_n6_ccnot1_n1229 (1);
  n1234_o <= gen1_n6_ccnot1_n1229 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1235_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1236_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1237_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1238_o <= n1236_o & n1237_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1239 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1238_o,
    o => gen1_n6_cnot1_o);
  n1242_o <= gen1_n6_cnot1_n1239 (1);
  n1243_o <= gen1_n6_cnot1_n1239 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1244_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1245_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1246_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1247_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1248_o <= n1246_o & n1247_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1249_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1250_o <= n1248_o & n1249_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1251 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1250_o,
    o => gen1_n6_ccnot2_o);
  n1254_o <= gen1_n6_ccnot2_n1251 (2);
  n1255_o <= gen1_n6_ccnot2_n1251 (1);
  n1256_o <= gen1_n6_ccnot2_n1251 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1257_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1258_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1259_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1260_o <= n1258_o & n1259_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1261 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1260_o,
    o => gen1_n6_cnot2_o);
  n1264_o <= gen1_n6_cnot2_n1261 (1);
  n1265_o <= gen1_n6_cnot2_n1261 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1266_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1267_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1748_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1749_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1750_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1268_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1269_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1270_o <= n1268_o & n1269_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1271_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1273 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1272_o,
    o => gen1_n7_ccnot1_o);
  n1276_o <= gen1_n7_ccnot1_n1273 (2);
  n1277_o <= gen1_n7_ccnot1_n1273 (1);
  n1278_o <= gen1_n7_ccnot1_n1273 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1279_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1280_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1281_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1282_o <= n1280_o & n1281_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1283 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1282_o,
    o => gen1_n7_cnot1_o);
  n1286_o <= gen1_n7_cnot1_n1283 (1);
  n1287_o <= gen1_n7_cnot1_n1283 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1288_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1289_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1290_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1291_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1293_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1295 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1294_o,
    o => gen1_n7_ccnot2_o);
  n1298_o <= gen1_n7_ccnot2_n1295 (2);
  n1299_o <= gen1_n7_ccnot2_n1295 (1);
  n1300_o <= gen1_n7_ccnot2_n1295 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1301_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1302_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1303_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1304_o <= n1302_o & n1303_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1305 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1304_o,
    o => gen1_n7_cnot2_o);
  n1308_o <= gen1_n7_cnot2_n1305 (1);
  n1309_o <= gen1_n7_cnot2_n1305 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1310_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1311_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1751_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1752_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1753_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1312_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1313_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1314_o <= n1312_o & n1313_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1315_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1317 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1316_o,
    o => gen1_n8_ccnot1_o);
  n1320_o <= gen1_n8_ccnot1_n1317 (2);
  n1321_o <= gen1_n8_ccnot1_n1317 (1);
  n1322_o <= gen1_n8_ccnot1_n1317 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1323_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1324_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1325_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1326_o <= n1324_o & n1325_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1327 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1326_o,
    o => gen1_n8_cnot1_o);
  n1330_o <= gen1_n8_cnot1_n1327 (1);
  n1331_o <= gen1_n8_cnot1_n1327 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1332_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1333_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1334_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1335_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1336_o <= n1334_o & n1335_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1337_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1338_o <= n1336_o & n1337_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1339 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1338_o,
    o => gen1_n8_ccnot2_o);
  n1342_o <= gen1_n8_ccnot2_n1339 (2);
  n1343_o <= gen1_n8_ccnot2_n1339 (1);
  n1344_o <= gen1_n8_ccnot2_n1339 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1345_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1346_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1347_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1348_o <= n1346_o & n1347_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1349 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1348_o,
    o => gen1_n8_cnot2_o);
  n1352_o <= gen1_n8_cnot2_n1349 (1);
  n1353_o <= gen1_n8_cnot2_n1349 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1354_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1355_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1754_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1755_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1756_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1356_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1357_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1358_o <= n1356_o & n1357_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1359_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1360_o <= n1358_o & n1359_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1361 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1360_o,
    o => gen1_n9_ccnot1_o);
  n1364_o <= gen1_n9_ccnot1_n1361 (2);
  n1365_o <= gen1_n9_ccnot1_n1361 (1);
  n1366_o <= gen1_n9_ccnot1_n1361 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1367_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1368_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1369_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1370_o <= n1368_o & n1369_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1371 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1370_o,
    o => gen1_n9_cnot1_o);
  n1374_o <= gen1_n9_cnot1_n1371 (1);
  n1375_o <= gen1_n9_cnot1_n1371 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1376_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1377_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1378_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1379_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1380_o <= n1378_o & n1379_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1381_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1382_o <= n1380_o & n1381_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1383 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1382_o,
    o => gen1_n9_ccnot2_o);
  n1386_o <= gen1_n9_ccnot2_n1383 (2);
  n1387_o <= gen1_n9_ccnot2_n1383 (1);
  n1388_o <= gen1_n9_ccnot2_n1383 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1389_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1390_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1391_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1392_o <= n1390_o & n1391_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1393 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1392_o,
    o => gen1_n9_cnot2_o);
  n1396_o <= gen1_n9_cnot2_n1393 (1);
  n1397_o <= gen1_n9_cnot2_n1393 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1398_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1399_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1757_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1758_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1759_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1400_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1401_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1403_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1405 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1404_o,
    o => gen1_n10_ccnot1_o);
  n1408_o <= gen1_n10_ccnot1_n1405 (2);
  n1409_o <= gen1_n10_ccnot1_n1405 (1);
  n1410_o <= gen1_n10_ccnot1_n1405 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1411_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1412_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1413_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1414_o <= n1412_o & n1413_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1415 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1414_o,
    o => gen1_n10_cnot1_o);
  n1418_o <= gen1_n10_cnot1_n1415 (1);
  n1419_o <= gen1_n10_cnot1_n1415 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1420_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1421_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1422_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1423_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1425_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1427 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1426_o,
    o => gen1_n10_ccnot2_o);
  n1430_o <= gen1_n10_ccnot2_n1427 (2);
  n1431_o <= gen1_n10_ccnot2_n1427 (1);
  n1432_o <= gen1_n10_ccnot2_n1427 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1433_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1434_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1435_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1436_o <= n1434_o & n1435_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1437 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1436_o,
    o => gen1_n10_cnot2_o);
  n1440_o <= gen1_n10_cnot2_n1437 (1);
  n1441_o <= gen1_n10_cnot2_n1437 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1442_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1443_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1760_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1761_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1762_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1444_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1445_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1447_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1449 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1448_o,
    o => gen1_n11_ccnot1_o);
  n1452_o <= gen1_n11_ccnot1_n1449 (2);
  n1453_o <= gen1_n11_ccnot1_n1449 (1);
  n1454_o <= gen1_n11_ccnot1_n1449 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1455_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1456_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1457_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1459 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1458_o,
    o => gen1_n11_cnot1_o);
  n1462_o <= gen1_n11_cnot1_n1459 (1);
  n1463_o <= gen1_n11_cnot1_n1459 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1464_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1465_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1466_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1467_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1468_o <= n1466_o & n1467_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1469_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1471 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1470_o,
    o => gen1_n11_ccnot2_o);
  n1474_o <= gen1_n11_ccnot2_n1471 (2);
  n1475_o <= gen1_n11_ccnot2_n1471 (1);
  n1476_o <= gen1_n11_ccnot2_n1471 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1477_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1478_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1479_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1480_o <= n1478_o & n1479_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1481 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1480_o,
    o => gen1_n11_cnot2_o);
  n1484_o <= gen1_n11_cnot2_n1481 (1);
  n1485_o <= gen1_n11_cnot2_n1481 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1486_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1487_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1763_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1764_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1765_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1488_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1489_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1490_o <= n1488_o & n1489_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1491_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1493 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1492_o,
    o => gen1_n12_ccnot1_o);
  n1496_o <= gen1_n12_ccnot1_n1493 (2);
  n1497_o <= gen1_n12_ccnot1_n1493 (1);
  n1498_o <= gen1_n12_ccnot1_n1493 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1499_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1500_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1501_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1503 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1502_o,
    o => gen1_n12_cnot1_o);
  n1506_o <= gen1_n12_cnot1_n1503 (1);
  n1507_o <= gen1_n12_cnot1_n1503 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1508_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1509_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1510_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1511_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1513_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1515 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1514_o,
    o => gen1_n12_ccnot2_o);
  n1518_o <= gen1_n12_ccnot2_n1515 (2);
  n1519_o <= gen1_n12_ccnot2_n1515 (1);
  n1520_o <= gen1_n12_ccnot2_n1515 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1521_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1522_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1523_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1525 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1524_o,
    o => gen1_n12_cnot2_o);
  n1528_o <= gen1_n12_cnot2_n1525 (1);
  n1529_o <= gen1_n12_cnot2_n1525 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1530_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1531_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1766_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1767_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1768_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1532_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1533_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1535_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1537 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1536_o,
    o => gen1_n13_ccnot1_o);
  n1540_o <= gen1_n13_ccnot1_n1537 (2);
  n1541_o <= gen1_n13_ccnot1_n1537 (1);
  n1542_o <= gen1_n13_ccnot1_n1537 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1543_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1544_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1545_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1547 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1546_o,
    o => gen1_n13_cnot1_o);
  n1550_o <= gen1_n13_cnot1_n1547 (1);
  n1551_o <= gen1_n13_cnot1_n1547 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1552_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1553_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1554_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1555_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1556_o <= n1554_o & n1555_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1557_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1559 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1558_o,
    o => gen1_n13_ccnot2_o);
  n1562_o <= gen1_n13_ccnot2_n1559 (2);
  n1563_o <= gen1_n13_ccnot2_n1559 (1);
  n1564_o <= gen1_n13_ccnot2_n1559 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1565_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1566_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1567_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1569 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1568_o,
    o => gen1_n13_cnot2_o);
  n1572_o <= gen1_n13_cnot2_n1569 (1);
  n1573_o <= gen1_n13_cnot2_n1569 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1574_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1575_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1769_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1770_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1771_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1576_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1577_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1578_o <= n1576_o & n1577_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1579_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1581 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1580_o,
    o => gen1_n14_ccnot1_o);
  n1584_o <= gen1_n14_ccnot1_n1581 (2);
  n1585_o <= gen1_n14_ccnot1_n1581 (1);
  n1586_o <= gen1_n14_ccnot1_n1581 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1587_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1588_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1589_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1591 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1590_o,
    o => gen1_n14_cnot1_o);
  n1594_o <= gen1_n14_cnot1_n1591 (1);
  n1595_o <= gen1_n14_cnot1_n1591 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1596_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1597_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1598_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1599_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1601_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1603 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1602_o,
    o => gen1_n14_ccnot2_o);
  n1606_o <= gen1_n14_ccnot2_n1603 (2);
  n1607_o <= gen1_n14_ccnot2_n1603 (1);
  n1608_o <= gen1_n14_ccnot2_n1603 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1609_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1610_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1611_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1613 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1612_o,
    o => gen1_n14_cnot2_o);
  n1616_o <= gen1_n14_cnot2_n1613 (1);
  n1617_o <= gen1_n14_cnot2_n1613 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1618_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1619_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1772_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1773_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1774_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1620_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1621_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1623_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1624_o <= n1622_o & n1623_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1625 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1624_o,
    o => gen1_n15_ccnot1_o);
  n1628_o <= gen1_n15_ccnot1_n1625 (2);
  n1629_o <= gen1_n15_ccnot1_n1625 (1);
  n1630_o <= gen1_n15_ccnot1_n1625 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1631_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1632_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1633_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1635 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1634_o,
    o => gen1_n15_cnot1_o);
  n1638_o <= gen1_n15_cnot1_n1635 (1);
  n1639_o <= gen1_n15_cnot1_n1635 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1640_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1641_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1642_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1643_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1644_o <= n1642_o & n1643_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1645_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1646_o <= n1644_o & n1645_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1647 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1646_o,
    o => gen1_n15_ccnot2_o);
  n1650_o <= gen1_n15_ccnot2_n1647 (2);
  n1651_o <= gen1_n15_ccnot2_n1647 (1);
  n1652_o <= gen1_n15_ccnot2_n1647 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1653_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1654_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1655_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1657 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1656_o,
    o => gen1_n15_cnot2_o);
  n1660_o <= gen1_n15_cnot2_n1657 (1);
  n1661_o <= gen1_n15_cnot2_n1657 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1662_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1663_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1775_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1776_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1777_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1664_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1665_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1666_o <= n1664_o & n1665_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1667_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1669 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1668_o,
    o => gen1_n16_ccnot1_o);
  n1672_o <= gen1_n16_ccnot1_n1669 (2);
  n1673_o <= gen1_n16_ccnot1_n1669 (1);
  n1674_o <= gen1_n16_ccnot1_n1669 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1675_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1676_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1677_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1679 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1678_o,
    o => gen1_n16_cnot1_o);
  n1682_o <= gen1_n16_cnot1_n1679 (1);
  n1683_o <= gen1_n16_cnot1_n1679 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1684_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1685_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1686_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1687_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1688_o <= n1686_o & n1687_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1689_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1690_o <= n1688_o & n1689_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1691 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1690_o,
    o => gen1_n16_ccnot2_o);
  n1694_o <= gen1_n16_ccnot2_n1691 (2);
  n1695_o <= gen1_n16_ccnot2_n1691 (1);
  n1696_o <= gen1_n16_ccnot2_n1691 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1697_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1698_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1699_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1701 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1700_o,
    o => gen1_n16_cnot2_o);
  n1704_o <= gen1_n16_cnot2_n1701 (1);
  n1705_o <= gen1_n16_cnot2_n1701 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1706_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1707_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1708_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1709_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1711 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1710_o,
    o => cnoteb_o);
  n1714_o <= cnoteb_n1711 (1);
  n1715_o <= cnoteb_n1711 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1716_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1717_o <= n1716_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1718 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1717_o,
    o => cnotea_o);
  n1721_o <= cnotea_n1718 (1);
  n1722_o <= cnotea_n1718 (0);
  n1723_o <= n1721_o & a_s;
  n1724_o <= n1714_o & b_s;
  n1725_o <= n1722_o & s_s;
  n1726_o <= n1704_o & n1660_o & n1616_o & n1572_o & n1528_o & n1484_o & n1440_o & n1396_o & n1352_o & n1308_o & n1264_o & n1220_o & n1176_o & n1132_o & n1088_o & n1044_o & n1001_o;
  n1727_o <= n1706_o & n1662_o & n1618_o & n1574_o & n1530_o & n1486_o & n1442_o & n1398_o & n1354_o & n1310_o & n1266_o & n1222_o & n1178_o & n1134_o & n1090_o & n1046_o & n1002_o;
  n1728_o <= n1705_o & n1661_o & n1617_o & n1573_o & n1529_o & n1485_o & n1441_o & n1397_o & n1353_o & n1309_o & n1265_o & n1221_o & n1177_o & n1133_o & n1089_o & n1045_o & n994_o;
  n1729_o <= n1707_o & n1663_o & n1619_o & n1575_o & n1531_o & n1487_o & n1443_o & n1399_o & n1355_o & n1311_o & n1267_o & n1223_o & n1179_o & n1135_o & n1091_o & n1047_o & n1003_o;
  n1730_o <= n1014_o & n1013_o & n1012_o & n1015_o;
  n1731_o <= n1025_o & n1023_o & n1022_o & n1024_o;
  n1732_o <= n1036_o & n1035_o & n1037_o & n1034_o;
  n1733_o <= n1058_o & n1057_o & n1056_o & n1059_o;
  n1734_o <= n1069_o & n1067_o & n1066_o & n1068_o;
  n1735_o <= n1080_o & n1079_o & n1081_o & n1078_o;
  n1736_o <= n1102_o & n1101_o & n1100_o & n1103_o;
  n1737_o <= n1113_o & n1111_o & n1110_o & n1112_o;
  n1738_o <= n1124_o & n1123_o & n1125_o & n1122_o;
  n1739_o <= n1146_o & n1145_o & n1144_o & n1147_o;
  n1740_o <= n1157_o & n1155_o & n1154_o & n1156_o;
  n1741_o <= n1168_o & n1167_o & n1169_o & n1166_o;
  n1742_o <= n1190_o & n1189_o & n1188_o & n1191_o;
  n1743_o <= n1201_o & n1199_o & n1198_o & n1200_o;
  n1744_o <= n1212_o & n1211_o & n1213_o & n1210_o;
  n1745_o <= n1234_o & n1233_o & n1232_o & n1235_o;
  n1746_o <= n1245_o & n1243_o & n1242_o & n1244_o;
  n1747_o <= n1256_o & n1255_o & n1257_o & n1254_o;
  n1748_o <= n1278_o & n1277_o & n1276_o & n1279_o;
  n1749_o <= n1289_o & n1287_o & n1286_o & n1288_o;
  n1750_o <= n1300_o & n1299_o & n1301_o & n1298_o;
  n1751_o <= n1322_o & n1321_o & n1320_o & n1323_o;
  n1752_o <= n1333_o & n1331_o & n1330_o & n1332_o;
  n1753_o <= n1344_o & n1343_o & n1345_o & n1342_o;
  n1754_o <= n1366_o & n1365_o & n1364_o & n1367_o;
  n1755_o <= n1377_o & n1375_o & n1374_o & n1376_o;
  n1756_o <= n1388_o & n1387_o & n1389_o & n1386_o;
  n1757_o <= n1410_o & n1409_o & n1408_o & n1411_o;
  n1758_o <= n1421_o & n1419_o & n1418_o & n1420_o;
  n1759_o <= n1432_o & n1431_o & n1433_o & n1430_o;
  n1760_o <= n1454_o & n1453_o & n1452_o & n1455_o;
  n1761_o <= n1465_o & n1463_o & n1462_o & n1464_o;
  n1762_o <= n1476_o & n1475_o & n1477_o & n1474_o;
  n1763_o <= n1498_o & n1497_o & n1496_o & n1499_o;
  n1764_o <= n1509_o & n1507_o & n1506_o & n1508_o;
  n1765_o <= n1520_o & n1519_o & n1521_o & n1518_o;
  n1766_o <= n1542_o & n1541_o & n1540_o & n1543_o;
  n1767_o <= n1553_o & n1551_o & n1550_o & n1552_o;
  n1768_o <= n1564_o & n1563_o & n1565_o & n1562_o;
  n1769_o <= n1586_o & n1585_o & n1584_o & n1587_o;
  n1770_o <= n1597_o & n1595_o & n1594_o & n1596_o;
  n1771_o <= n1608_o & n1607_o & n1609_o & n1606_o;
  n1772_o <= n1630_o & n1629_o & n1628_o & n1631_o;
  n1773_o <= n1641_o & n1639_o & n1638_o & n1640_o;
  n1774_o <= n1652_o & n1651_o & n1653_o & n1650_o;
  n1775_o <= n1674_o & n1673_o & n1672_o & n1675_o;
  n1776_o <= n1685_o & n1683_o & n1682_o & n1684_o;
  n1777_o <= n1696_o & n1695_o & n1697_o & n1694_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n872_o : std_logic_vector (17 downto 0);
  signal add1_n873 : std_logic_vector (17 downto 0);
  signal add1_n874 : std_logic_vector (17 downto 0);
  signal add1_n875 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n882_o : std_logic;
  signal addsub_n883 : std_logic;
  signal addsub_n884 : std_logic_vector (17 downto 0);
  signal addsub_n885 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n892_o : std_logic;
  signal cnotr1_n893 : std_logic;
  signal cnotr1_n894 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n899_o : std_logic;
  signal cnotr2_n900 : std_logic;
  signal cnotr2_n901 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n906_o : std_logic;
  signal n907_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n908 : std_logic;
  signal gen0_cnotr3_n909 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n914_o : std_logic_vector (9 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n917 : std_logic;
  signal gen0_cnotr4_n918 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n923_o : std_logic_vector (9 downto 0);
  signal n924_o : std_logic_vector (6 downto 0);
  signal n925_o : std_logic_vector (16 downto 0);
  signal n926_o : std_logic;
  signal gen0_cnotr5_n927 : std_logic;
  signal gen0_cnotr5_n928 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n933_o : std_logic_vector (9 downto 0);
  signal n934_o : std_logic_vector (6 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic_vector (15 downto 0);
  signal n937_o : std_logic_vector (16 downto 0);
  signal add2_n938 : std_logic_vector (16 downto 0);
  signal add2_n939 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal cnotr6_n949 : std_logic;
  signal cnotr6_n950 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic_vector (15 downto 0);
  signal cnotr7_n957 : std_logic;
  signal cnotr7_n958 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n963_o : std_logic;
  signal alut1_n964 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n967 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n970_o : std_logic_vector (25 downto 0);
  signal n971_o : std_logic_vector (16 downto 0);
  signal n972_o : std_logic_vector (17 downto 0);
  signal n973_o : std_logic_vector (17 downto 0);
  signal n974_o : std_logic_vector (17 downto 0);
  signal n975_o : std_logic_vector (5 downto 0);
begin
  g <= n970_o;
  a_out <= add2_n939;
  c_out <= n971_o;
  x_out <= add1_n875;
  y_out <= addsub_n885;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n873; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n972_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n973_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n894; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n874; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n901; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n974_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n975_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n964; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n950; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n938; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n967; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n918; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n937_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n872_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n873 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n874 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n875 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n872_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n882_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n883 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n884 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n885 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n882_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n892_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n893 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n894 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n892_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n899_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n900 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n901 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n899_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n906_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n907_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n908 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n909 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n906_o,
    i => n907_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n914_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n915_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n916_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n917 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n918 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n915_o,
    i => n916_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n923_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n924_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n925_o <= n923_o & n924_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n926_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n927 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n928 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n926_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n933_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n934_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n935_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n936_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n937_o <= n935_o & n936_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n938 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n939 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n944_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n945_o <= not n944_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n946_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n947_o <= not n946_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n948_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n949 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n950 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n948_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n955_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n956_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n957 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n958 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n955_o,
    i => n956_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n963_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n964 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n967 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n970_o <= n934_o & addsub_n884 & cnotr7_n957;
  n971_o <= cnotr7_n958 & n963_o;
  n972_o <= gen0_cnotr5_n928 & gen0_cnotr5_n927 & n933_o;
  n973_o <= gen0_cnotr3_n909 & gen0_cnotr3_n908 & n914_o;
  n974_o <= gen0_cnotr4_n917 & n925_o;
  n975_o <= n947_o & addsub_n883 & cnotr6_n949 & cnotr2_n900 & cnotr1_n893 & n945_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n762_o : std_logic_vector (17 downto 0);
  signal add1_n763 : std_logic_vector (17 downto 0);
  signal add1_n764 : std_logic_vector (17 downto 0);
  signal add1_n765 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n772_o : std_logic;
  signal addsub_n773 : std_logic;
  signal addsub_n774 : std_logic_vector (17 downto 0);
  signal addsub_n775 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n782_o : std_logic;
  signal cnotr1_n783 : std_logic;
  signal cnotr1_n784 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n789_o : std_logic;
  signal cnotr2_n790 : std_logic;
  signal cnotr2_n791 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n796_o : std_logic;
  signal n797_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n798 : std_logic;
  signal gen0_cnotr3_n799 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n804_o : std_logic_vector (10 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n807 : std_logic;
  signal gen0_cnotr4_n808 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n813_o : std_logic_vector (10 downto 0);
  signal n814_o : std_logic_vector (5 downto 0);
  signal n815_o : std_logic_vector (16 downto 0);
  signal n816_o : std_logic;
  signal gen0_cnotr5_n817 : std_logic;
  signal gen0_cnotr5_n818 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n823_o : std_logic_vector (10 downto 0);
  signal n824_o : std_logic_vector (5 downto 0);
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (15 downto 0);
  signal n827_o : std_logic_vector (16 downto 0);
  signal add2_n828 : std_logic_vector (16 downto 0);
  signal add2_n829 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal cnotr6_n839 : std_logic;
  signal cnotr6_n840 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (15 downto 0);
  signal cnotr7_n847 : std_logic;
  signal cnotr7_n848 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n853_o : std_logic;
  signal alut1_n854 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n857 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n860_o : std_logic_vector (24 downto 0);
  signal n861_o : std_logic_vector (16 downto 0);
  signal n862_o : std_logic_vector (17 downto 0);
  signal n863_o : std_logic_vector (17 downto 0);
  signal n864_o : std_logic_vector (17 downto 0);
  signal n865_o : std_logic_vector (5 downto 0);
begin
  g <= n860_o;
  a_out <= add2_n829;
  c_out <= n861_o;
  x_out <= add1_n765;
  y_out <= addsub_n775;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n763; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n862_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n863_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n784; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n764; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n791; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n864_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n865_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n854; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n840; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n828; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n857; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n808; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n827_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n762_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n763 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n764 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n765 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n762_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n772_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n773 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n774 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n775 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n772_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n782_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n783 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n784 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n782_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n789_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n790 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n791 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n789_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n796_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n797_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n798 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n799 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n796_o,
    i => n797_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n804_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n805_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n806_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n807 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n808 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n805_o,
    i => n806_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n813_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n814_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n815_o <= n813_o & n814_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n816_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n817 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n818 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n816_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n823_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n824_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n825_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n826_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n827_o <= n825_o & n826_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n828 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n829 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n834_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n835_o <= not n834_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n836_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n837_o <= not n836_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n838_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n839 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n840 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n838_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n845_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n846_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n847 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n848 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n845_o,
    i => n846_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n853_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n854 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n857 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n860_o <= n824_o & addsub_n774 & cnotr7_n847;
  n861_o <= cnotr7_n848 & n853_o;
  n862_o <= gen0_cnotr5_n818 & gen0_cnotr5_n817 & n823_o;
  n863_o <= gen0_cnotr3_n799 & gen0_cnotr3_n798 & n804_o;
  n864_o <= gen0_cnotr4_n807 & n815_o;
  n865_o <= n837_o & addsub_n773 & cnotr6_n839 & cnotr2_n790 & cnotr1_n783 & n835_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n652_o : std_logic_vector (17 downto 0);
  signal add1_n653 : std_logic_vector (17 downto 0);
  signal add1_n654 : std_logic_vector (17 downto 0);
  signal add1_n655 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n662_o : std_logic;
  signal addsub_n663 : std_logic;
  signal addsub_n664 : std_logic_vector (17 downto 0);
  signal addsub_n665 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n672_o : std_logic;
  signal cnotr1_n673 : std_logic;
  signal cnotr1_n674 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n679_o : std_logic;
  signal cnotr2_n680 : std_logic;
  signal cnotr2_n681 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n686_o : std_logic;
  signal n687_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n688 : std_logic;
  signal gen0_cnotr3_n689 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n694_o : std_logic_vector (11 downto 0);
  signal n695_o : std_logic;
  signal n696_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n697 : std_logic;
  signal gen0_cnotr4_n698 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n703_o : std_logic_vector (11 downto 0);
  signal n704_o : std_logic_vector (4 downto 0);
  signal n705_o : std_logic_vector (16 downto 0);
  signal n706_o : std_logic;
  signal gen0_cnotr5_n707 : std_logic;
  signal gen0_cnotr5_n708 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n713_o : std_logic_vector (11 downto 0);
  signal n714_o : std_logic_vector (4 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (15 downto 0);
  signal n717_o : std_logic_vector (16 downto 0);
  signal add2_n718 : std_logic_vector (16 downto 0);
  signal add2_n719 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal cnotr6_n729 : std_logic;
  signal cnotr6_n730 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (15 downto 0);
  signal cnotr7_n737 : std_logic;
  signal cnotr7_n738 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n743_o : std_logic;
  signal alut1_n744 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n747 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n750_o : std_logic_vector (23 downto 0);
  signal n751_o : std_logic_vector (16 downto 0);
  signal n752_o : std_logic_vector (17 downto 0);
  signal n753_o : std_logic_vector (17 downto 0);
  signal n754_o : std_logic_vector (17 downto 0);
  signal n755_o : std_logic_vector (5 downto 0);
begin
  g <= n750_o;
  a_out <= add2_n719;
  c_out <= n751_o;
  x_out <= add1_n655;
  y_out <= addsub_n665;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n653; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n752_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n753_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n674; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n654; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n681; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n754_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n755_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n744; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n730; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n718; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n747; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n698; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n717_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n652_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n653 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n654 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n655 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n652_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n662_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n663 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n664 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n665 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n662_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n672_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n673 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n674 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n672_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n679_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n680 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n681 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n679_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n686_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n687_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n688 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n689 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n686_o,
    i => n687_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n694_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n695_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n696_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n697 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n698 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n695_o,
    i => n696_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n703_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n704_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n705_o <= n703_o & n704_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n706_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n707 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n708 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n706_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n713_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n714_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n715_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n716_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n717_o <= n715_o & n716_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n718 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n719 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n724_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n725_o <= not n724_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n726_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n727_o <= not n726_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n728_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n729 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n730 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n728_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n735_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n736_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n737 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n738 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n735_o,
    i => n736_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n743_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n744 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n747 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n750_o <= n714_o & addsub_n664 & cnotr7_n737;
  n751_o <= cnotr7_n738 & n743_o;
  n752_o <= gen0_cnotr5_n708 & gen0_cnotr5_n707 & n713_o;
  n753_o <= gen0_cnotr3_n689 & gen0_cnotr3_n688 & n694_o;
  n754_o <= gen0_cnotr4_n697 & n705_o;
  n755_o <= n727_o & addsub_n663 & cnotr6_n729 & cnotr2_n680 & cnotr1_n673 & n725_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n542_o : std_logic_vector (17 downto 0);
  signal add1_n543 : std_logic_vector (17 downto 0);
  signal add1_n544 : std_logic_vector (17 downto 0);
  signal add1_n545 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n552_o : std_logic;
  signal addsub_n553 : std_logic;
  signal addsub_n554 : std_logic_vector (17 downto 0);
  signal addsub_n555 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n562_o : std_logic;
  signal cnotr1_n563 : std_logic;
  signal cnotr1_n564 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n569_o : std_logic;
  signal cnotr2_n570 : std_logic;
  signal cnotr2_n571 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n576_o : std_logic;
  signal n577_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n578 : std_logic;
  signal gen0_cnotr3_n579 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n584_o : std_logic_vector (12 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n587 : std_logic;
  signal gen0_cnotr4_n588 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n593_o : std_logic_vector (12 downto 0);
  signal n594_o : std_logic_vector (3 downto 0);
  signal n595_o : std_logic_vector (16 downto 0);
  signal n596_o : std_logic;
  signal gen0_cnotr5_n597 : std_logic;
  signal gen0_cnotr5_n598 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n603_o : std_logic_vector (12 downto 0);
  signal n604_o : std_logic_vector (3 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (15 downto 0);
  signal n607_o : std_logic_vector (16 downto 0);
  signal add2_n608 : std_logic_vector (16 downto 0);
  signal add2_n609 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal cnotr6_n619 : std_logic;
  signal cnotr6_n620 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n625_o : std_logic;
  signal n626_o : std_logic_vector (15 downto 0);
  signal cnotr7_n627 : std_logic;
  signal cnotr7_n628 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n633_o : std_logic;
  signal alut1_n634 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n637 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n640_o : std_logic_vector (22 downto 0);
  signal n641_o : std_logic_vector (16 downto 0);
  signal n642_o : std_logic_vector (17 downto 0);
  signal n643_o : std_logic_vector (17 downto 0);
  signal n644_o : std_logic_vector (17 downto 0);
  signal n645_o : std_logic_vector (5 downto 0);
begin
  g <= n640_o;
  a_out <= add2_n609;
  c_out <= n641_o;
  x_out <= add1_n545;
  y_out <= addsub_n555;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n543; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n642_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n643_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n564; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n571; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n644_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n645_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n634; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n620; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n608; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n637; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n607_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n542_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n543 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n544 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n545 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n542_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n552_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n553 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n554 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n555 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n552_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n562_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n563 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n564 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n562_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n569_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n570 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n571 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n569_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n576_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n577_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n578 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n579 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n576_o,
    i => n577_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n584_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n585_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n586_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n587 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n588 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n585_o,
    i => n586_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n593_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n594_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n595_o <= n593_o & n594_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n596_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n597 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n598 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n596_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n603_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n604_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n605_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n606_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n607_o <= n605_o & n606_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n608 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n609 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n614_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n615_o <= not n614_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n616_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n617_o <= not n616_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n618_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n619 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n620 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n618_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n625_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n626_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n627 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n628 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n625_o,
    i => n626_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n633_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n634 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n637 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n640_o <= n604_o & addsub_n554 & cnotr7_n627;
  n641_o <= cnotr7_n628 & n633_o;
  n642_o <= gen0_cnotr5_n598 & gen0_cnotr5_n597 & n603_o;
  n643_o <= gen0_cnotr3_n579 & gen0_cnotr3_n578 & n584_o;
  n644_o <= gen0_cnotr4_n587 & n595_o;
  n645_o <= n617_o & addsub_n553 & cnotr6_n619 & cnotr2_n570 & cnotr1_n563 & n615_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n432_o : std_logic_vector (17 downto 0);
  signal add1_n433 : std_logic_vector (17 downto 0);
  signal add1_n434 : std_logic_vector (17 downto 0);
  signal add1_n435 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n442_o : std_logic;
  signal addsub_n443 : std_logic;
  signal addsub_n444 : std_logic_vector (17 downto 0);
  signal addsub_n445 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n452_o : std_logic;
  signal cnotr1_n453 : std_logic;
  signal cnotr1_n454 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n459_o : std_logic;
  signal cnotr2_n460 : std_logic;
  signal cnotr2_n461 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n468 : std_logic;
  signal gen0_cnotr3_n469 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n474_o : std_logic_vector (13 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n477 : std_logic;
  signal gen0_cnotr4_n478 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n483_o : std_logic_vector (13 downto 0);
  signal n484_o : std_logic_vector (2 downto 0);
  signal n485_o : std_logic_vector (16 downto 0);
  signal n486_o : std_logic;
  signal gen0_cnotr5_n487 : std_logic;
  signal gen0_cnotr5_n488 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n493_o : std_logic_vector (13 downto 0);
  signal n494_o : std_logic_vector (2 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (15 downto 0);
  signal n497_o : std_logic_vector (16 downto 0);
  signal add2_n498 : std_logic_vector (16 downto 0);
  signal add2_n499 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal cnotr6_n509 : std_logic;
  signal cnotr6_n510 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n515_o : std_logic;
  signal n516_o : std_logic_vector (15 downto 0);
  signal cnotr7_n517 : std_logic;
  signal cnotr7_n518 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n523_o : std_logic;
  signal alut1_n524 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n527 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n530_o : std_logic_vector (21 downto 0);
  signal n531_o : std_logic_vector (16 downto 0);
  signal n532_o : std_logic_vector (17 downto 0);
  signal n533_o : std_logic_vector (17 downto 0);
  signal n534_o : std_logic_vector (17 downto 0);
  signal n535_o : std_logic_vector (5 downto 0);
begin
  g <= n530_o;
  a_out <= add2_n499;
  c_out <= n531_o;
  x_out <= add1_n435;
  y_out <= addsub_n445;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n433; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n532_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n533_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n454; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n461; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n534_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n535_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n524; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n510; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n498; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n527; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n497_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n432_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n433 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n434 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n435 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n432_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n442_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n443 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n444 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n445 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n442_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n452_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n453 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n454 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n452_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n459_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n460 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n461 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n459_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n466_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n467_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n468 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n469 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n466_o,
    i => n467_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n474_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n475_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n476_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n477 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n478 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n475_o,
    i => n476_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n483_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n484_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n485_o <= n483_o & n484_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n486_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n487 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n488 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n486_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n493_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n494_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n495_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n496_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n497_o <= n495_o & n496_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n498 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n499 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n504_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n505_o <= not n504_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n506_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n507_o <= not n506_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n508_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n509 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n510 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n508_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n515_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n516_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n517 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n518 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n515_o,
    i => n516_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n523_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n524 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n527 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n530_o <= n494_o & addsub_n444 & cnotr7_n517;
  n531_o <= cnotr7_n518 & n523_o;
  n532_o <= gen0_cnotr5_n488 & gen0_cnotr5_n487 & n493_o;
  n533_o <= gen0_cnotr3_n469 & gen0_cnotr3_n468 & n474_o;
  n534_o <= gen0_cnotr4_n477 & n485_o;
  n535_o <= n507_o & addsub_n443 & cnotr6_n509 & cnotr2_n460 & cnotr1_n453 & n505_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n322_o : std_logic_vector (17 downto 0);
  signal add1_n323 : std_logic_vector (17 downto 0);
  signal add1_n324 : std_logic_vector (17 downto 0);
  signal add1_n325 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n332_o : std_logic;
  signal addsub_n333 : std_logic;
  signal addsub_n334 : std_logic_vector (17 downto 0);
  signal addsub_n335 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n342_o : std_logic;
  signal cnotr1_n343 : std_logic;
  signal cnotr1_n344 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n349_o : std_logic;
  signal cnotr2_n350 : std_logic;
  signal cnotr2_n351 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n358 : std_logic;
  signal gen0_cnotr3_n359 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n364_o : std_logic_vector (14 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n367 : std_logic;
  signal gen0_cnotr4_n368 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic_vector (14 downto 0);
  signal n374_o : std_logic_vector (1 downto 0);
  signal n375_o : std_logic_vector (16 downto 0);
  signal n376_o : std_logic;
  signal gen0_cnotr5_n377 : std_logic;
  signal gen0_cnotr5_n378 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n383_o : std_logic_vector (14 downto 0);
  signal n384_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (15 downto 0);
  signal n387_o : std_logic_vector (16 downto 0);
  signal add2_n388 : std_logic_vector (16 downto 0);
  signal add2_n389 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal cnotr6_n399 : std_logic;
  signal cnotr6_n400 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (15 downto 0);
  signal cnotr7_n407 : std_logic;
  signal cnotr7_n408 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n413_o : std_logic;
  signal alut1_n414 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n417 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n420_o : std_logic_vector (20 downto 0);
  signal n421_o : std_logic_vector (16 downto 0);
  signal n422_o : std_logic_vector (17 downto 0);
  signal n423_o : std_logic_vector (17 downto 0);
  signal n424_o : std_logic_vector (17 downto 0);
  signal n425_o : std_logic_vector (5 downto 0);
begin
  g <= n420_o;
  a_out <= add2_n389;
  c_out <= n421_o;
  x_out <= add1_n325;
  y_out <= addsub_n335;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n422_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n423_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n351; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n424_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n425_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n400; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n388; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n387_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n322_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n323 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n324 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n325 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n322_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n332_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n333 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n334 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n335 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n332_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n342_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n343 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n344 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n342_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n349_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n350 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n351 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n349_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n356_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n357_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n358 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n359 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n356_o,
    i => n357_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n364_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n365_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n366_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n367 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n368 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n365_o,
    i => n366_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n373_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n374_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n375_o <= n373_o & n374_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n376_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n377 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n378 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n376_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n383_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n384_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n385_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n386_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n387_o <= n385_o & n386_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n388 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n389 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n394_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n395_o <= not n394_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n396_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n397_o <= not n396_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n398_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n399 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n400 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n398_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n405_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n406_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n407 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n408 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n405_o,
    i => n406_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n413_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n414 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n417 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n420_o <= n384_o & addsub_n334 & cnotr7_n407;
  n421_o <= cnotr7_n408 & n413_o;
  n422_o <= gen0_cnotr5_n378 & gen0_cnotr5_n377 & n383_o;
  n423_o <= gen0_cnotr3_n359 & gen0_cnotr3_n358 & n364_o;
  n424_o <= gen0_cnotr4_n367 & n375_o;
  n425_o <= n397_o & addsub_n333 & cnotr6_n399 & cnotr2_n350 & cnotr1_n343 & n395_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n212_o : std_logic_vector (17 downto 0);
  signal add1_n213 : std_logic_vector (17 downto 0);
  signal add1_n214 : std_logic_vector (17 downto 0);
  signal add1_n215 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n222_o : std_logic;
  signal addsub_n223 : std_logic;
  signal addsub_n224 : std_logic_vector (17 downto 0);
  signal addsub_n225 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n232_o : std_logic;
  signal cnotr1_n233 : std_logic;
  signal cnotr1_n234 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n239_o : std_logic;
  signal cnotr2_n240 : std_logic;
  signal cnotr2_n241 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal gen0_cnotr3_n248 : std_logic;
  signal gen0_cnotr3_n249 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n254_o : std_logic_vector (15 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal gen0_cnotr4_n257 : std_logic;
  signal gen0_cnotr4_n258 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n263_o : std_logic_vector (15 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (16 downto 0);
  signal n266_o : std_logic;
  signal gen0_cnotr5_n267 : std_logic;
  signal gen0_cnotr5_n268 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n273_o : std_logic_vector (15 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (15 downto 0);
  signal n277_o : std_logic_vector (16 downto 0);
  signal add2_n278 : std_logic_vector (16 downto 0);
  signal add2_n279 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal cnotr6_n289 : std_logic;
  signal cnotr6_n290 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n295_o : std_logic;
  signal n296_o : std_logic_vector (15 downto 0);
  signal cnotr7_n297 : std_logic;
  signal cnotr7_n298 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n303_o : std_logic;
  signal alut1_n304 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n307 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n310_o : std_logic_vector (19 downto 0);
  signal n311_o : std_logic_vector (16 downto 0);
  signal n312_o : std_logic_vector (17 downto 0);
  signal n313_o : std_logic_vector (17 downto 0);
  signal n314_o : std_logic_vector (17 downto 0);
  signal n315_o : std_logic_vector (5 downto 0);
begin
  g <= n310_o;
  a_out <= add2_n279;
  c_out <= n311_o;
  x_out <= add1_n215;
  y_out <= addsub_n225;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n312_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n313_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n234; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n241; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n314_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n315_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n290; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n278; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n277_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n212_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n213 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n214 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n215 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n212_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n222_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n223 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n224 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n225 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n222_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n232_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n233 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n234 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n232_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n239_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n240 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n241 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n239_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n246_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n247_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n248 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n249 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n246_o,
    i => n247_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n254_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n255_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n256_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n257 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n258 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n255_o,
    i => n256_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n263_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n264_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n265_o <= n263_o & n264_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n266_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n267 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n268 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n266_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n273_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n274_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n275_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n276_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n277_o <= n275_o & n276_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n278 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n279 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n284_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n285_o <= not n284_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n286_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n287_o <= not n286_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n288_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n289 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n290 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n288_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n295_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n296_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n297 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n298 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n295_o,
    i => n296_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n303_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n304 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n307 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n310_o <= n274_o & addsub_n224 & cnotr7_n297;
  n311_o <= cnotr7_n298 & n303_o;
  n312_o <= gen0_cnotr5_n268 & gen0_cnotr5_n267 & n273_o;
  n313_o <= gen0_cnotr3_n249 & gen0_cnotr3_n248 & n254_o;
  n314_o <= gen0_cnotr4_n257 & n265_o;
  n315_o <= n287_o & addsub_n223 & cnotr6_n289 & cnotr2_n240 & cnotr1_n233 & n285_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_8;

architecture rtl of inith_lookup_17_8 is
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic_vector (16 downto 0);
begin
  o <= n206_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n182_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n183_o <= not n182_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n184_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n185_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n186_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n187_o <= not n186_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n188_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n189_o <= not n188_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n190_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n191_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n192_o <= not n191_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n193_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n194_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n195_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n196_o <= not n195_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n197_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n198_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n199_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n200_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n201_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n202_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n203_o <= not n202_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n204_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n205_o <= not n204_o;
  n206_o <= n183_o & n184_o & n185_o & n187_o & n189_o & n190_o & n192_o & n193_o & n194_o & n196_o & n197_o & n198_o & n199_o & n200_o & n201_o & n203_o & n205_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (207 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (207 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (152 downto 0);
  signal as : std_logic_vector (152 downto 0);
  signal xs : std_logic_vector (161 downto 0);
  signal ys : std_logic_vector (161 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n155_o : std_logic_vector (25 downto 0);
  signal n156_o : std_logic_vector (16 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal n158_o : std_logic_vector (17 downto 0);
  signal n159_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n160 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n161 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n162 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n163 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n164 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n176_o : std_logic_vector (207 downto 0);
  signal n177_o : std_logic_vector (152 downto 0);
  signal n178_o : std_logic_vector (152 downto 0);
  signal n179_o : std_logic_vector (161 downto 0);
  signal n180_o : std_logic_vector (161 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n176_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n177_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n178_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n179_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n180_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_8 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n155_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:118:71
  n156_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:83
  n157_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:119:71
  n158_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:83
  n159_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n7_stagex_n160 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n161 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n162 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n7_stagex_n163 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n7_stagex_n164 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n155_o,
    a => n156_o,
    c => n157_o,
    x => n158_o,
    y => n159_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  n176_o <= (23 downto 0 => 'Z') & gen1_n7_stagex_n160 & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n177_o <= gen1_n7_stagex_n162 & gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n178_o <= gen1_n7_stagex_n161 & gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n179_o <= gen1_n7_stagex_n163 & gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n180_o <= gen1_n7_stagex_n164 & gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
