INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/LC3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LC3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module shf
INFO: [VRFC 10-311] analyzing module sr2_mux
INFO: [VRFC 10-311] analyzing module addr1_mux
INFO: [VRFC 10-311] analyzing module addr2_mux
INFO: [VRFC 10-311] analyzing module lshf1mod
INFO: [VRFC 10-311] analyzing module adder_for_marmux_or_pcmux
INFO: [VRFC 10-311] analyzing module mar_mux
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-311] analyzing module ir_reg
INFO: [VRFC 10-311] analyzing module ben_reg
INFO: [VRFC 10-311] analyzing module cc_reg
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module mar_reg
INFO: [VRFC 10-311] analyzing module mdr_reg
INFO: [VRFC 10-311] analyzing module mdr_in_logic
INFO: [VRFC 10-311] analyzing module mio_en_mux
INFO: [VRFC 10-311] analyzing module mdr_out_logic
INFO: [VRFC 10-311] analyzing module we_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user/lc3bsv/lc3bsv.srcs/sources_1/new/lc3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lc3_tb
