

================================================================
== Vitis HLS Report for 'sequence'
================================================================
* Date:           Tue Jan 31 18:16:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        collatz_conjec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.408 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     226|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      34|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     253|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_134_p2     |         +|   0|  0|  32|          32|           1|
    |sub_ln18_1_fu_94_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln18_fu_74_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln21_fu_128_p2     |         -|   0|  0|  32|          32|          32|
    |icmp_ln13_fu_56_p2     |      icmp|   0|  0|  20|          32|           1|
    |select_ln16_fu_140_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_fu_114_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 226|         100|         162|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_assign_load  |   9|          2|   32|         64|
    |n_assign_fu_38                  |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  27|          6|   65|        130|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |n_assign_fu_38  |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  34|   0|   34|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|      sequence|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|      sequence|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|      sequence|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|      sequence|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|      sequence|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|      sequence|  return value|
|n         |   in|   32|     ap_none|             n|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_assign = alloca i32 1"   --->   Operation 4 'alloca' 'n_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [collatz_conjecture.cpp:6]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [collatz_conjecture.cpp:6]   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %n_read, i32 %n_assign" [collatz_conjecture.cpp:8]   --->   Operation 9 'store' 'store_ln8' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln8 = br void %while.body" [collatz_conjecture.cpp:8]   --->   Operation 10 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n_assign_load = load i32 %n_assign" [collatz_conjecture.cpp:21]   --->   Operation 11 'load' 'n_assign_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%icmp_ln13 = icmp_eq  i32 %n_assign_load, i32 1" [collatz_conjecture.cpp:13]   --->   Operation 13 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.end, void %while.end" [collatz_conjecture.cpp:13]   --->   Operation 14 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%empty = trunc i32 %n_assign_load" [collatz_conjecture.cpp:21]   --->   Operation 15 'trunc' 'empty' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [collatz_conjecture.cpp:16]   --->   Operation 16 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %n_assign_load, i32 31" [collatz_conjecture.cpp:18]   --->   Operation 17 'bitselect' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.20ns)   --->   "%sub_ln18 = sub i32 0, i32 %n_assign_load" [collatz_conjecture.cpp:18]   --->   Operation 18 'sub' 'sub_ln18' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln18, i32 1, i32 31" [collatz_conjecture.cpp:18]   --->   Operation 19 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i31 %lshr_ln18_1" [collatz_conjecture.cpp:18]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.19ns)   --->   "%sub_ln18_1 = sub i32 0, i32 %zext_ln18" [collatz_conjecture.cpp:18]   --->   Operation 21 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%lshr_ln18_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_assign_load, i32 1, i32 31" [collatz_conjecture.cpp:18]   --->   Operation 22 'partselect' 'lshr_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%zext_ln18_1 = zext i31 %lshr_ln18_2" [collatz_conjecture.cpp:18]   --->   Operation 23 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln16)   --->   "%select_ln18 = select i1 %tmp, i32 %sub_ln18_1, i32 %zext_ln18_1" [collatz_conjecture.cpp:18]   --->   Operation 24 'select' 'select_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln21 = shl i32 %n_assign_load, i32 2" [collatz_conjecture.cpp:21]   --->   Operation 25 'shl' 'shl_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln21 = sub i32 %shl_ln21, i32 %n_assign_load" [collatz_conjecture.cpp:21]   --->   Operation 26 'sub' 'sub_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln21 = add i32 %sub_ln21, i32 1" [collatz_conjecture.cpp:21]   --->   Operation 27 'add' 'add_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln16 = select i1 %empty, i32 %add_ln21, i32 %select_ln18" [collatz_conjecture.cpp:16]   --->   Operation 28 'select' 'select_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln8 = store i32 %select_ln16, i32 %n_assign" [collatz_conjecture.cpp:8]   --->   Operation 29 'store' 'store_ln8' <Predicate = (!icmp_ln13)> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br void %while.body" [collatz_conjecture.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [collatz_conjecture.cpp:24]   --->   Operation 31 'ret' 'ret_ln24' <Predicate = (icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_assign          (alloca       ) [ 01]
spectopmodule_ln6 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
n_read            (read         ) [ 00]
store_ln8         (store        ) [ 00]
br_ln8            (br           ) [ 00]
n_assign_load     (load         ) [ 00]
specpipeline_ln0  (specpipeline ) [ 00]
icmp_ln13         (icmp         ) [ 01]
br_ln13           (br           ) [ 00]
empty             (trunc        ) [ 00]
specloopname_ln16 (specloopname ) [ 00]
tmp               (bitselect    ) [ 00]
sub_ln18          (sub          ) [ 00]
lshr_ln18_1       (partselect   ) [ 00]
zext_ln18         (zext         ) [ 00]
sub_ln18_1        (sub          ) [ 00]
lshr_ln18_2       (partselect   ) [ 00]
zext_ln18_1       (zext         ) [ 00]
select_ln18       (select       ) [ 00]
shl_ln21          (shl          ) [ 00]
sub_ln21          (sub          ) [ 00]
add_ln21          (add          ) [ 00]
select_ln16       (select       ) [ 00]
store_ln8         (store        ) [ 00]
br_ln8            (br           ) [ 00]
ret_ln24          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="n_assign_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_assign/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="n_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln8_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="n_assign_load_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_assign_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln13_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sub_ln18_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lshr_ln18_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="31" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="6" slack="0"/>
<pin id="85" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln18_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sub_ln18_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="31" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="lshr_ln18_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln18_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln18_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="31" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln18_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shl_ln21_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln21/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_ln21_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln21_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln16_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln8_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="n_assign_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="42" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="53" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="53" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="53" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="53" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="93"><net_src comp="80" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="53" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="100" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="66" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="94" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="53" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="53" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="62" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="114" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="38" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sequence : n | {1 }
  - Chain level:
	State 1
		n_assign_load : 1
		icmp_ln13 : 2
		br_ln13 : 3
		empty : 2
		tmp : 2
		sub_ln18 : 2
		lshr_ln18_1 : 3
		zext_ln18 : 4
		sub_ln18_1 : 5
		lshr_ln18_2 : 2
		zext_ln18_1 : 3
		select_ln18 : 6
		shl_ln21 : 2
		sub_ln21 : 2
		add_ln21 : 3
		select_ln16 : 7
		store_ln8 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   sub_ln18_fu_74   |    0    |    39   |
|    sub   |  sub_ln18_1_fu_94  |    0    |    38   |
|          |   sub_ln21_fu_128  |    0    |    32   |
|----------|--------------------|---------|---------|
|  select  | select_ln18_fu_114 |    0    |    32   |
|          | select_ln16_fu_140 |    0    |    32   |
|----------|--------------------|---------|---------|
|    add   |   add_ln21_fu_134  |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln13_fu_56  |    0    |    20   |
|----------|--------------------|---------|---------|
|   read   |  n_read_read_fu_42 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |     empty_fu_62    |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|      tmp_fu_66     |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|  lshr_ln18_1_fu_80 |    0    |    0    |
|          | lshr_ln18_2_fu_100 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   zext_ln18_fu_90  |    0    |    0    |
|          | zext_ln18_1_fu_110 |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln21_fu_122  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   225   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|n_assign_reg_153|   32   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   225  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   225  |
+-----------+--------+--------+
