Source Block: oh/mio/dv/dut_mio.v@56:66@HdlIdDef
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			io_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v

Diff Content:
- 61    wire			rx_full;		// From mio of mio.v

Clone Blocks:
Clone Blocks 1:
oh/mio/dv/dut_mio.v@53:63
   output		emode;			// From mio_regs of mio_regs.v
   // End of automatics
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			io_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v

Clone Blocks 2:
oh/mio/dv/dut_mio.v@55:65
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			io_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v

Clone Blocks 3:
oh/mio/dv/dut_mio.v@59:69
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v

Clone Blocks 4:
oh/mio/dv/dut_mio.v@57:67
   wire			io_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v

Clone Blocks 5:
oh/mio/dv/dut_mio.v@62:72
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics
      

Clone Blocks 6:
oh/mio/dv/dut_mio.v@54:64
   // End of automatics
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			io_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v

Clone Blocks 7:
oh/mio/dv/dut_mio.v@60:70
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v

Clone Blocks 8:
oh/mio/dv/dut_mio.v@58:68
   wire			lsbfirst;		// From mio_regs of mio_regs.v
   wire			rx_empty;		// From mio of mio.v
   wire			rx_en;			// From mio_regs of mio_regs.v
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v

Clone Blocks 9:
oh/mio/dv/dut_mio.v@61:71
   wire			rx_full;		// From mio of mio.v
   wire			rx_prog_full;		// From mio of mio.v
   wire			rx_wait;		// From mio of mio.v
   wire			tx_access;		// From mio of mio.v
   wire			tx_clk;			// From oh_clockdiv of oh_clockdiv.v
   wire			tx_empty;		// From mio of mio.v
   wire			tx_en;			// From mio_regs of mio_regs.v
   wire			tx_full;		// From mio of mio.v
   wire [NMIO-1:0]	tx_packet;		// From mio of mio.v
   wire			tx_prog_full;		// From mio of mio.v
   // End of automatics

