246ff09f89e5 ("x86/MCE/AMD: Do not use rdmsr_safe_on_cpu() in smca_configure()")
84bcc1d57f63 ("x86/mce/AMD: Carve out SMCA bank configuration")
37d43acfd79f ("x86/mce/AMD: Redo error logging from APIC LVT interrupt handlers")
669c00f09935 ("x86/ras: Flip the TSC-adding logic")
0b737a9c2af8 ("x86/ras/amd: Make sysfs names of banks more user-friendly")
f5382de9d4b1 ("x86/mce/AMD: Add system physical address translation for AMD Fam17h")
18807ddb7f88 ("x86/mce/AMD: Reset Threshold Limit after logging error")
54467353a965 ("x86/MCE: Correct TSC timestamping of error records")
c09a8c40e0a0 ("x86/RAS: Hide SMCA bank names")
a9a1c0ee04aa ("x86/RAS: Rename smca_bank_names to smca_names")
1ce9cd7f9f0b ("x86/RAS: Simplify SMCA HWID descriptor struct")
79349f529ab1 ("x86/RAS: Simplify SMCA bank descriptor struct")
a884675b873a ("x86/MCE/AMD, EDAC: Handle reserved bank 4 on Fam17h properly")
4f29b73bae15 ("x86/mce/AMD: Extract the error address on SMCA systems")
5828c46f2c07 ("x86/mce/AMD: Save MCA_IPID in MCE struct on SMCA systems")
66ef269dbbe4 ("x86/mce/AMD: Ensure the deferred error interrupt is of type APIC on SMCA systems")
87a6d4091bd7 ("x86/mce/AMD: Update sysfs bank names for SMCA systems")
5896820e0aa3 ("x86/mce/AMD, EDAC/mce_amd: Define and use tables for known SMCA IP types")
856095b1794b ("EDAC/mce_amd: Use SMCA prefix for error descriptions arrays")
cfee4f6f0b20 ("x86/mce/AMD: Read MSRs on the CPU allocating the threshold blocks")
b300e87300b6 ("EDAC/mce_amd: Print syndrome register value on SMCA systems")
db819d60f672 ("x86/mce: Add support for new MCA_SYND register")
a348ed83d9ef ("EDAC, mce_amd: Detect SMCA using X86_FEATURE_SMCA")
e128b4f4833c ("x86/mce/AMD: Save an indentation level in prepare_threshold_block()")
32544f060326 ("x86/mce/AMD: Disable LogDeferredInMcaStat for SMCA systems")
34102009580a ("x86/mce/AMD: Log Deferred Errors using SMCA MCA_DE{STAT,ADDR} registers")
d9d73fcc8784 ("x86/mce: Detect and use SMCA-specific msr_ops")
2cd3b5f9033f ("x86/mce: Clarify comments regarding deferred error")
8dd1e17a55b0 ("x86/mce/AMD: Fix logic to obtain block address")
be0aec23bf46 ("x86/mce/AMD, EDAC: Enable error decoding of Scalable MCA errors")
adc53f2e0ae2 ("x86/mce: Move MCx_CONFIG MSR definitions")
e6c8f1873be8 ("x86/mce/AMD: Set MCAX Enable bit")
429893b16d35 ("x86/mce/AMD: Carve out threshold block preparation")
f57a1f3c14b9 ("x86/mce/AMD: Fix LVT offset configuration for thresholding")
bfbe0eeb769e ("x86/mce: Fix order of AMD MCE init function call")
