

================================================================
== Vivado HLS Report for 'm_add'
================================================================
* Date:           Wed Aug  3 16:49:19 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L2Exercise
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.783|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |    8|    8|         2|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     94|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      25|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      25|    139|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln10_1_fu_129_p2  |     +    |      0|  0|  15|           6|           6|
    |i_fu_95_p2            |     +    |      0|  0|  11|           3|           1|
    |j_fu_119_p2           |     +    |      0|  0|  11|           3|           1|
    |result_d0             |     +    |      0|  0|  39|          32|          32|
    |icmp_ln8_fu_89_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln9_fu_113_p2    |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  94|          50|          48|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_67  |   9|          2|    3|          6|
    |j_0_reg_78  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    7|         17|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  4|   0|    4|          0|
    |i_0_reg_67           |  3|   0|    3|          0|
    |i_reg_150            |  3|   0|    3|          0|
    |j_0_reg_78           |  3|   0|    3|          0|
    |j_reg_163            |  3|   0|    3|          0|
    |zext_ln10_1_reg_168  |  6|   0|   64|         58|
    |zext_ln9_reg_155     |  3|   0|    6|          3|
    +---------------------+---+----+-----+-----------+
    |Total                | 25|   0|   86|         61|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     m_add    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     m_add    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     m_add    | return value |
|ap_done          | out |    1| ap_ctrl_hs |     m_add    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     m_add    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     m_add    | return value |
|A_address0       | out |    4|  ap_memory |       A      |     array    |
|A_ce0            | out |    1|  ap_memory |       A      |     array    |
|A_q0             |  in |   32|  ap_memory |       A      |     array    |
|B_address0       | out |    4|  ap_memory |       B      |     array    |
|B_ce0            | out |    1|  ap_memory |       B      |     array    |
|B_q0             |  in |   32|  ap_memory |       B      |     array    |
|result_address0  | out |    4|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   32|  ap_memory |    result    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

