<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 13330, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  9626, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  7993, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  4726, user inline pragmas are applied</column>
            <column name="">(4) simplification,  4726, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  4795, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  4795, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  4795, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  4795, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  4796, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  4786, loop and instruction simplification</column>
            <column name="">(2) parallelization,  4786, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  4786, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  4786, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  4792, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  4794, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="axi_encrypt" col1="temp.c:54" col2="13330" col3="4726" col4="4796" col5="4786" col6="4794">
                    <row id="4" col0="crypto_aead_encrypt" col1="aead.c:8" col2="13308" col3="4708" col4="4772" col5="4762" col6="4773">
                        <row id="1" col0="LOADBYTES" col1="word.h:19" col2="152" col2_disp="  152 (8 calls)" col3="210" col3_disp=" 210 (10 calls)" col4="240" col4_disp=" 240 (10 calls)" col5="230" col5_disp=" 230 (10 calls)" col6="240" col6_disp=" 240 (10 calls)"/>
                        <row id="3" col0="P12" col1="permutations.h:11" col2="7370" col2_disp="7,370 (2 calls)" col3="" col4="" col5="" col6="">
                            <row id="2" col0="ROUND" col1="round.h:12" col2="7344" col2_disp="7,344 (24 calls)" col3="" col4="" col5="" col6="">
                                <row id="7" col0="ROR" col1="round.h:8" col2="1920" col2_disp="1,920 (240 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="6" col0="P6" col1="permutations.h:37" col2="5529" col2_disp="5,529 (3 calls)" col3="" col4="" col5="" col6="">
                            <row id="2" col0="ROUND" col1="round.h:12" col2="5508" col2_disp="5,508 (18 calls)" col3="" col4="" col5="" col6="">
                                <row id="7" col0="ROR" col1="round.h:8" col2="1440" col2_disp="1,440 (180 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="5" col0="STOREBYTES" col1="word.h:27" col2="68" col2_disp="   68 (4 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="2" col0="ROUND" col1="round.h:12" col2="" col3="4320" col3_disp="4,320 (54 calls)" col4="4320" col4_disp="4,320 (54 calls)" col5="4320" col5_disp="4,320 (54 calls)" col6="4320" col6_disp="4,320 (54 calls)"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

