#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 25 17:24:08 2021
# Process ID: 20616
# Current directory: /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/packet_detector_11AD_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_conversion_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/ddr_writer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/srcs/ip/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_source'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_5b_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/tlast'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.297 ; gain = 111.938 ; free physical = 40955 ; free virtual = 105888
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20689 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.520 ; gain = 143.715 ; free physical = 39989 ; free virtual = 104923
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:86]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:17375' bound to instance 'design_1_i' of component 'design_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:159]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:17451]
INFO: [Synth 8-638] synthesizing module 'MTS_Block_imp_1FQFZRG' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:107]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_sync_0_4' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_4_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_4_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_0_5' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_5_stub.vhdl:5' bound to instance 'sync_1' of component 'design_1_sync_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_5_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_0_12' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_12_stub.vhdl:5' bound to instance 'sync_2' of component 'design_1_sync_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_12_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_ds_buf_0_2_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:136]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_ds_buf_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_ds_buf_0_3_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:142]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_ds_buf_0_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_3/synth/design_1_xlconstant_0_3.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:148]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_3/synth/design_1_xlconstant_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_3' (2#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_3/synth/design_1_xlconstant_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'MTS_Block_imp_1FQFZRG' (3#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-638] synthesizing module 'adc_tile0_imp_SRVIHM' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7708]
INFO: [Synth 8-3491] module 'design_1_axis_combiner_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_2_stub.vhdl:5' bound to instance 'axis_combiner_0' of component 'design_1_axis_combiner_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8071]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_combiner_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_2_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_11' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_11_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'design_1_axis_data_fifo_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8091]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_11_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_1_8' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_8_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'design_1_axis_data_fifo_1_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8109]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_8_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_0_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_3_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'design_1_axis_dwidth_converter_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8127]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_3_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_1_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_1_1_stub.vhdl:5' bound to instance 'axis_dwidth_converter_1' of component 'design_1_axis_dwidth_converter_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8141]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_1_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_23' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_23_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_1_axis_register_slice_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8155]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_23_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_24' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_24_stub.vhdl:5' bound to instance 'axis_register_slice_1' of component 'design_1_axis_register_slice_0_24' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8170]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_24' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_24_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_switch0_imp_1HRF03I' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:633]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_39' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_39_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_39' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:659]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_39' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_39_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_39' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_39_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_39' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:665]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_39' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_39_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch0_imp_1HRF03I' (4#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:633]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_1NKTQ4D' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:898]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_40' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_40_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_40' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:924]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_40' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_40_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_40' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_40_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_40' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:930]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_40' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_40_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_1NKTQ4D' (5#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:898]
INFO: [Synth 8-3491] module 'design_1_packet_counter_0_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_1_stub.vhdl:5' bound to instance 'packet_counter_0' of component 'design_1_packet_counter_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8201]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_counter_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_1_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_581ZPF' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6914]
INFO: [Synth 8-3491] module 'design_1_sync_0_28' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_28_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_28' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6982]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_28' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_28_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_1_9' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_9_stub.vhdl:5' bound to instance 'sync_1' of component 'design_1_sync_1_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6989]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_9_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_36' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_36_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_36' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6996]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_36' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_36_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_36' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_36_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_36' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7002]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_36' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_36_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_2_11' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_11_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'design_1_util_vector_logic_2_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7008]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_11_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_23' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_23/synth/design_1_xlconstant_0_23.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7013]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_23/synth/design_1_xlconstant_0_23.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_23' (6#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_23/synth/design_1_xlconstant_0_23.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_21' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_21/synth/design_1_xlslice_0_21.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_21' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7017]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_21' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_21/synth/design_1_xlslice_0_21.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (7#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_21' (8#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_21/synth/design_1_xlslice_0_21.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_581ZPF' (9#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6914]
INFO: [Synth 8-3491] module 'design_1_tlast_gen_v1_0_0_6' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_6_stub.vhdl:5' bound to instance 'tlast_gen_v1_0_0' of component 'design_1_tlast_gen_v1_0_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'design_1_tlast_gen_v1_0_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_6_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'adc_tile0_imp_SRVIHM' (10#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7708]
INFO: [Synth 8-638] synthesizing module 'adc_tile2_imp_KBRP3W' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8354]
INFO: [Synth 8-3491] module 'design_1_axis_combiner_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_0_stub.vhdl:5' bound to instance 'axis_combiner_0' of component 'design_1_axis_combiner_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8712]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_combiner_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_2_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_1_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'design_1_axis_data_fifo_2_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8732]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_1_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_2_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_2_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'design_1_axis_data_fifo_2_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8750]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_2_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_0_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_1_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'design_1_axis_dwidth_converter_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8768]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_1' of component 'design_1_axis_dwidth_converter_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8782]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_12' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_12_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_1_axis_register_slice_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8796]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_12_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_13' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_13_stub.vhdl:5' bound to instance 'axis_register_slice_1' of component 'design_1_axis_register_slice_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8811]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_13_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_switch0_imp_MNII5F' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:792]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_15' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_15_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:818]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_15_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_8' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_8_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:824]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_8_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch0_imp_MNII5F' (11#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:792]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_JNXS0W' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1057]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_14' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_14_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_14_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_7' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_7_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1089]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_7_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_JNXS0W' (12#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1057]
INFO: [Synth 8-3491] module 'design_1_packet_counter_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_2_stub.vhdl:5' bound to instance 'packet_counter_0' of component 'design_1_packet_counter_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_counter_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_2_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_1NYQ6J3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6789]
INFO: [Synth 8-3491] module 'design_1_sync_0_9' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_9_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6857]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_9_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_1_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_1_stub.vhdl:5' bound to instance 'sync_1' of component 'design_1_sync_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6864]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_13' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_13_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6871]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_13_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_6' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_6_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6877]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_6_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_2_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_2_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'design_1_util_vector_logic_2_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6883]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_7' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_7/synth/design_1_xlconstant_0_7.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6888]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_7/synth/design_1_xlconstant_0_7.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_7' (13#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_7/synth/design_1_xlconstant_0_7.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_9' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_9/synth/design_1_xlslice_0_9.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6892]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_9/synth/design_1_xlslice_0_9.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_9' (14#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_9/synth/design_1_xlslice_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_1NYQ6J3' (15#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6789]
INFO: [Synth 8-3491] module 'design_1_tlast_gen_v1_0_0_5' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_5_stub.vhdl:5' bound to instance 'tlast_gen_v1_0_0' of component 'design_1_tlast_gen_v1_0_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8895]
INFO: [Synth 8-638] synthesizing module 'design_1_tlast_gen_v1_0_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_5_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'adc_tile2_imp_KBRP3W' (16#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8354]
INFO: [Synth 8-638] synthesizing module 'adc_tile3_imp_Q56GM7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8995]
INFO: [Synth 8-3491] module 'design_1_axis_combiner_0_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_1_stub.vhdl:5' bound to instance 'axis_combiner_0' of component 'design_1_axis_combiner_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9353]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_combiner_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_1_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_6' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_6_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'design_1_axis_data_fifo_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9373]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_6_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_1_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_3_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'design_1_axis_data_fifo_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9391]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_3_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_1_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_1_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'design_1_axis_dwidth_converter_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9409]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_1_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_2_stub.vhdl:5' bound to instance 'axis_dwidth_converter_1' of component 'design_1_axis_dwidth_converter_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9423]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_2_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_10' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_10_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_1_axis_register_slice_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9437]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_10_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_11' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_11_stub.vhdl:5' bound to instance 'axis_register_slice_1' of component 'design_1_axis_register_slice_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9452]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_11_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_switch0_imp_1VR36NH' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:739]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_26' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_26_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_26' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:765]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_26' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_26_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_22' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_22_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_22' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:771]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_22' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_22_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch0_imp_1VR36NH' (17#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:739]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_1R2Q626' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1004]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_27' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_27_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_27' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1030]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_27' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_27_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_23' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_23_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_23_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_1R2Q626' (18#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1004]
INFO: [Synth 8-3491] module 'design_1_packet_counter_0_4' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_4_stub.vhdl:5' bound to instance 'packet_counter_0' of component 'design_1_packet_counter_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9483]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_counter_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_counter_0_4_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_1GKNWZT' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6664]
INFO: [Synth 8-3491] module 'design_1_sync_0_18' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_18_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_18' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6732]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_18' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_18_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_1_4' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_4_stub.vhdl:5' bound to instance 'sync_1' of component 'design_1_sync_1_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6739]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_4_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_20' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_20_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_20' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6746]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_20' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_20_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_15' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_15_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6752]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_15_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_2_5' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_5_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'design_1_util_vector_logic_2_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6758]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_12' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_12/synth/design_1_xlconstant_0_12.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6763]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_12/synth/design_1_xlconstant_0_12.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_12' (19#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_12/synth/design_1_xlconstant_0_12.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_13' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_13/synth/design_1_xlslice_0_13.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6767]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_13/synth/design_1_xlslice_0_13.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_13' (20#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_13/synth/design_1_xlslice_0_13.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_1GKNWZT' (21#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6664]
INFO: [Synth 8-3491] module 'design_1_tlast_gen_v1_0_0_8' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_8_stub.vhdl:5' bound to instance 'tlast_gen_v1_0_0' of component 'design_1_tlast_gen_v1_0_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9536]
INFO: [Synth 8-638] synthesizing module 'design_1_tlast_gen_v1_0_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tlast_gen_v1_0_0_8_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'adc_tile3_imp_Q56GM7' (22#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:8995]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:12957]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_1LD3TAF' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3254]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_1LD3TAF' (23#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3254]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_9EVBOM' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3365]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_9EVBOM' (24#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3365]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1KFUHL0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3476]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1KFUHL0' (25#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZLTC2M' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3581]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_ZLTC2M' (26#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3581]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_USSMNZ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3679]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_USSMNZ' (27#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3679]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_111SWKD' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3784]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_111SWKD' (28#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3784]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TN4O58' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3895]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TN4O58' (29#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3895]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_12U8LEG' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4006]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_12U8LEG' (30#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4006]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_RXI115' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4117]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_RXI115' (31#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4117]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_13G8PNF' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4228]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_13G8PNF' (32#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4228]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_R1SY7U' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4339]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_R1SY7U' (33#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4339]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_15WDQVM' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4450]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_15WDQVM' (34#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4450]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_XDSI43' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4561]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_XDSI43' (35#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4561]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_OBXBEU' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4672]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_OBXBEU' (36#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4672]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1FAT59J' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4783]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1FAT59J' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4783]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_MV15DX' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4894]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_MV15DX' (38#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:4894]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_1GI1QHW' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5005]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_1GI1QHW' (39#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5005]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_PJYXA8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5116]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_PJYXA8' (40#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5116]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1DQX7MP' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5227]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1DQX7MP' (41#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5227]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_OX0VB7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5338]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_OX0VB7' (42#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5338]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_1EO5HSY' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5449]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_1EO5HSY' (43#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5449]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_I01LVU' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5560]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_I01LVU' (44#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5560]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_1CQZ4KR' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5671]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_1CQZ4KR' (45#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5671]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_XOWISC' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5966]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6259]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6338]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_XOWISC' (46#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5966]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_0_0_stub.vhdl:5' bound to instance 'tier2_xbar_0' of component 'design_1_tier2_xbar_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:15562]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_1_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_1_0_stub.vhdl:5' bound to instance 'tier2_xbar_1' of component 'design_1_tier2_xbar_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:15736]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_1_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_tier2_xbar_2_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_2_0_stub.vhdl:5' bound to instance 'tier2_xbar_2' of component 'design_1_tier2_xbar_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:15912]
INFO: [Synth 8-638] synthesizing module 'design_1_tier2_xbar_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_tier2_xbar_2_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_xbar_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:16045]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_xbar_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_2_0' (47#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:12957]
INFO: [Synth 8-638] synthesizing module 'channel_mux_imp_84ELAI' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9598]
INFO: [Synth 8-3491] module 'design_1_adc_channel_mux_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_channel_mux_0_0_stub.vhdl:5' bound to instance 'adc_channel_mux_0' of component 'design_1_adc_channel_mux_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9797]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_channel_mux_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_channel_mux_0_0_stub.vhdl:60]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_1_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_1_2_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_1_axis_register_slice_1_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9849]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_1_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_1_2_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_1_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_1_3_stub.vhdl:5' bound to instance 'axis_register_slice_1' of component 'design_1_axis_register_slice_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9864]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_1_3_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_15' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_15_stub.vhdl:5' bound to instance 'axis_register_slice_2' of component 'design_1_axis_register_slice_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9879]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_15_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_8' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_8_stub.vhdl:5' bound to instance 'axis_register_slice_4' of component 'design_1_axis_register_slice_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9894]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_8_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_WKDZEC' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7411]
INFO: [Synth 8-3491] module 'design_1_sync_0_19' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_19_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_19' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7457]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_19' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_19_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_23' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_23_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7464]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_23_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_2_6' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_6_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'design_1_util_vector_logic_2_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7470]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_6_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_13' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_13/synth/design_1_xlconstant_0_13.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7475]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_13/synth/design_1_xlconstant_0_13.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_13' (48#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_13/synth/design_1_xlconstant_0_13.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_16' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_16/synth/design_1_xlslice_0_16.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7479]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_16/synth/design_1_xlslice_0_16.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 74 - type: integer 
	Parameter DIN_TO bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (48#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_16' (49#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_16/synth/design_1_xlslice_0_16.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_WKDZEC' (50#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7411]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_14' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_14/synth/design_1_xlslice_0_14.v:57' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9917]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_14/synth/design_1_xlslice_0_14.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 73 - type: integer 
	Parameter DIN_TO bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (50#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_14' (51#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_14/synth/design_1_xlslice_0_14.v:57]
INFO: [Synth 8-256] done synthesizing module 'channel_mux_imp_84ELAI' (52#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9598]
INFO: [Synth 8-638] synthesizing module 'control_block_imp_10CR7DP' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-3491] module 'design_1_globalstart_gpio_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_globalstart_gpio_0/synth/design_1_globalstart_gpio_0.v:57' bound to instance 'globalstart_gpio_adc' of component 'design_1_globalstart_gpio_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:215]
INFO: [Synth 8-6157] synthesizing module 'design_1_globalstart_gpio_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_globalstart_gpio_0/synth/design_1_globalstart_gpio_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 41 - type: integer 
	Parameter DIN_TO bound to: 41 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (52#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_globalstart_gpio_0' (53#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_globalstart_gpio_0/synth/design_1_globalstart_gpio_0.v:57]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_6' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57' bound to instance 'globalstart_gpio_dac' of component 'design_1_xlslice_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:220]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (53#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_6' (54#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
INFO: [Synth 8-3491] module 'design_1_sync_0_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_3_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:225]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_sync_0_13' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_13_stub.vhdl:5' bound to instance 'sync_1' of component 'design_1_sync_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:232]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_13_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/synth/design_1_xlconstant_0_2.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:239]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/synth/design_1_xlconstant_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_2' (55#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_2/synth/design_1_xlconstant_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_block_imp_10CR7DP' (56#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'dac_block0_tile0_imp_4DSL3W' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9989]
INFO: [Synth 8-3491] module 'design_1_SIVERS_gpio_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_SIVERS_gpio_0_0_stub.vhdl:5' bound to instance 'SIVERS_gpio_0' of component 'design_1_SIVERS_gpio_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10335]
INFO: [Synth 8-638] synthesizing module 'design_1_SIVERS_gpio_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_SIVERS_gpio_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'design_1_adc_strm_mux_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_0_stub.vhdl:5' bound to instance 'adc_strm_mux_0' of component 'design_1_adc_strm_mux_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10365]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_strm_mux_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'design_1_axis_broadcaster_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_0_stub.vhdl:5' bound to instance 'axis_broadcaster_0' of component 'design_1_axis_broadcaster_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10385]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'design_1_axis_data_fifo_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10405]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_1' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'design_1_axis_data_fifo_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10423]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_1_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_2' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:5' bound to instance 'axis_data_fifo_2' of component 'design_1_axis_data_fifo_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10440]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_2_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_axis_register_slice_0_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_0_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_1_axis_register_slice_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10457]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_0_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_localstart_imp_6UKOLD' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:257]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57' bound to instance 'localstart_gpio' of component 'design_1_xlslice_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:296]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 16 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (56#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_1_0' (57#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1_sync_0_7' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_7_stub.vhdl:5' bound to instance 'sync_0' of component 'design_1_sync_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:301]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_7_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_3' declared at '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_3_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:308]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_3_stub.vhdl:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_5/synth/design_1_xlconstant_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_5' (58#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_5/synth/design_1_xlconstant_0_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_localstart_imp_6UKOLD' (59#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:257]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_1OSOHPW' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_12_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_1OSOHPW' (60#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'design_1_idle_packet_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_idle_packet_0_0_stub.vhdl:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 8 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (60#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (61#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_I5T3QQ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7164]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_1_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_7_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_8_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_0_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (62#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (62#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (63#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_I5T3QQ' (64#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7164]
INFO: [Synth 8-256] done synthesizing module 'dac_block0_tile0_imp_4DSL3W' (65#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:9989]
INFO: [Synth 8-638] synthesizing module 'dac_block0_tile1_imp_6UVBMN' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10583]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_strm_mux_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_4_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_5_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_7_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_4_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_5_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_17' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_17_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_localstart_imp_6YR6AK' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:332]
INFO: [Synth 8-6157] synthesizing module 'design_1_localstart_gpio_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_4/synth/design_1_localstart_gpio_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 20 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (65#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_localstart_gpio_4' (66#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_4/synth/design_1_localstart_gpio_4.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_21' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_21_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_26' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_26_stub.vhdl:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_16/synth/design_1_xlconstant_0_16.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_16' (67#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_16/synth/design_1_xlconstant_0_16.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_localstart_imp_6YR6AK' (68#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:332]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_Z4GTYY' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_29' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_29_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_25' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_25_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_Z4GTYY' (69#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1110]
INFO: [Synth 8-638] synthesizing module 'design_1_idle_packet_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_idle_packet_0_3_stub.vhdl:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_loopback_gpio_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_loopback_gpio_1/synth/design_1_loopback_gpio_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (69#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_loopback_gpio_1' (70#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_loopback_gpio_1/synth/design_1_loopback_gpio_1.v:57]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_A0CL84' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7039]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_20' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_20_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_5_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_28' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_28_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_24' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_24_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_7_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_15/synth/design_1_xlconstant_0_15.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_15' (71#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_15/synth/design_1_xlconstant_0_15.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_17' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_17/synth/design_1_xlslice_0_17.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' (71#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_17' (72#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_17/synth/design_1_xlslice_0_17.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_A0CL84' (73#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7039]
INFO: [Synth 8-256] done synthesizing module 'dac_block0_tile1_imp_6UVBMN' (74#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:10583]
INFO: [Synth 8-638] synthesizing module 'dac_block1_tile0_imp_1EK4HF8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:11072]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_strm_mux_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_1_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_1_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_3_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_0_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_0_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_1_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_localstart_imp_GP36WN' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:407]
INFO: [Synth 8-6157] synthesizing module 'design_1_localstart_gpio_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_1/synth/design_1_localstart_gpio_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' (74#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_localstart_gpio_1' (75#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_1/synth/design_1_localstart_gpio_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_8_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_5_stub.vhdl:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_6/synth/design_1_xlconstant_0_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_6' (76#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_6/synth/design_1_xlconstant_0_6.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_localstart_imp_GP36WN' (77#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:407]
INFO: [Synth 8-638] synthesizing module 'control_switch_imp_MWO6HJ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_9_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch_imp_MWO6HJ' (78#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'design_1_idle_packet_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_idle_packet_0_2_stub.vhdl:43]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_1A695T1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6414]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_6_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_10_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_1_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_1_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_4/synth/design_1_xlconstant_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_4' (79#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_4/synth/design_1_xlconstant_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_7/synth/design_1_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' (79#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_7' (80#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_7/synth/design_1_xlslice_0_7.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_1A695T1' (81#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6414]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_8/synth/design_1_xlslice_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized12' (81#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_8' (82#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_8/synth/design_1_xlslice_0_8.v:57]
INFO: [Synth 8-256] done synthesizing module 'dac_block1_tile0_imp_1EK4HF8' (83#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:11072]
INFO: [Synth 8-638] synthesizing module 'dac_block2_tile0_imp_1AF11ZH' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:11560]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_strm_mux_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_3_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_4_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_5_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_2_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_4_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_5_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_localstart_imp_MNSFSD' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:482]
INFO: [Synth 8-6157] synthesizing module 'design_1_localstart_gpio_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_3/synth/design_1_localstart_gpio_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 18 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized13' (83#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_localstart_gpio_3' (84#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_3/synth/design_1_localstart_gpio_3.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_17' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_17_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_14_stub.vhdl:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_11/synth/design_1_xlconstant_0_11.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_11' (85#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_11/synth/design_1_xlconstant_0_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_localstart_imp_MNSFSD' (86#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:482]
INFO: [Synth 8-638] synthesizing module 'control_switch_imp_65K3IN' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_18' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_18_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_12_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch_imp_65K3IN' (87#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'design_1_idle_packet_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_idle_packet_0_4_stub.vhdl:43]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_NDH8IL' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7289]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_16_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_3_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_19' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_19_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_13' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_13_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_4_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_10/synth/design_1_xlconstant_0_10.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_10' (88#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_10/synth/design_1_xlconstant_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_11/synth/design_1_xlslice_0_11.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized14' (88#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_11' (89#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_11/synth/design_1_xlslice_0_11.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_NDH8IL' (90#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7289]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_12' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_12/synth/design_1_xlslice_0_12.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 10 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized15' (90#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_12' (91#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_12/synth/design_1_xlslice_0_12.v:57]
INFO: [Synth 8-256] done synthesizing module 'dac_block2_tile0_imp_1AF11ZH' (92#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:11560]
INFO: [Synth 8-638] synthesizing module 'dac_block3_tile0_imp_8IL4MD' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:12048]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_strm_mux_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_adc_strm_mux_0_2_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_3_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_0_4_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_1_1_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_2_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_data_fifo_2_3_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_4_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'control_localstart_imp_WIAY1N' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:557]
INFO: [Synth 8-6157] synthesizing module 'design_1_localstart_gpio_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_2/synth/design_1_localstart_gpio_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized16' (92#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_localstart_gpio_2' (93#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_localstart_gpio_2/synth/design_1_localstart_gpio_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_15' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_15_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_11_stub.vhdl:14]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_9/synth/design_1_xlconstant_0_9.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_9' (94#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_9/synth/design_1_xlconstant_0_9.v:57]
INFO: [Synth 8-256] done synthesizing module 'control_localstart_imp_WIAY1N' (95#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:557]
INFO: [Synth 8-638] synthesizing module 'control_switch1_imp_1JJTLTZ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:845]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_17' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_17_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_10_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch1_imp_1JJTLTZ' (96#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:845]
INFO: [Synth 8-638] synthesizing module 'design_1_idle_packet_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_idle_packet_0_5_stub.vhdl:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_loopback_gpio_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_loopback_gpio_0/synth/design_1_loopback_gpio_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized17' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized17' (96#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_loopback_gpio_0' (97#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_loopback_gpio_0/synth/design_1_loopback_gpio_0.v:57]
INFO: [Synth 8-638] synthesizing module 'soft_reset_imp_1DPD8EI' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6539]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_0_14_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_1_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_sync_1_2_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_16' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_16_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_9_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_2_3_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_8/synth/design_1_xlconstant_0_8.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_8' (98#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_8/synth/design_1_xlconstant_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_10/synth/design_1_xlslice_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized18' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 95 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized18' (98#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_10' (99#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_10/synth/design_1_xlslice_0_10.v:57]
INFO: [Synth 8-256] done synthesizing module 'soft_reset_imp_1DPD8EI' (100#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:6539]
INFO: [Synth 8-256] done synthesizing module 'dac_block3_tile0_imp_8IL4MD' (101#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:12048]
INFO: [Synth 8-638] synthesizing module 'dac_dma_block_imp_1CO7CYH' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1325]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1326]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_dma_0_0_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_register_slice_0_3_stub.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_2_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_register_slice_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_register_slice_0_14_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'dac_dma_block_imp_1CO7CYH' (102#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'ddr_block_imp_118PY8B' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1838]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_register_slice_0_0_stub.vhdl:87]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_register_slice_0_1_stub.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_0_2' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_register_slice_0_2_stub.vhdl:95]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_register_slice_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axi_register_slice_1_0_stub.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'design_1_ddr4_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_ddr4_0_0_stub.vhdl:72]
INFO: [Synth 8-638] synthesizing module 'design_1_smartconnect_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_smartconnect_0_0_stub.vhdl:139]
INFO: [Synth 8-256] done synthesizing module 'ddr_block_imp_118PY8B' (103#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1838]
INFO: [Synth 8-638] synthesizing module 'design_1_ddr_writer_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_ddr_writer_0_7_stub.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_ila_0_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'reset_block_imp_163H2QK' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5750]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ddr4_0_333M_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_rst_ddr4_0_333M_1_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_96M_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_rst_ps8_0_96M_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_96M_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_rst_ps8_0_96M_1_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_96M1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_rst_ps8_0_96M1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'reset_block_imp_163H2QK' (104#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:5750]
INFO: [Synth 8-638] synthesizing module 'rx_channelizer_imp_1PBO7PJ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:16243]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_combiner_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_5_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_combiner_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_combiner_0_6_stub.vhdl:25]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_4' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_4_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_5' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_5_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_6' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_6_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_7_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_8' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_8_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_9' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_9_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_10' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_10_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_11' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_dwidth_converter_0_11_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'control_switch0_imp_1NDG7KQ' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:686]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_41' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_0_41_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_41' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_util_vector_logic_1_41_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'control_switch0_imp_1NDG7KQ' (105#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:686]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_detector_SSR1_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_detector_SSR1_0_0_stub.vhdl:60]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_detector_SSR1_0_1' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_detector_SSR1_0_1_stub.vhdl:60]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_detector_SSR1_2_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_detector_SSR1_2_0_stub.vhdl:60]
INFO: [Synth 8-638] synthesizing module 'design_1_packet_detector_SSR1_1_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_packet_detector_SSR1_1_0_stub.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'rx_channelizer_imp_1PBO7PJ' (106#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:16243]
INFO: [Synth 8-638] synthesizing module 'tx_channelizer_imp_1CTLND3' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7512]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_7' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_axis_broadcaster_0_7_stub.vhdl:23]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_23' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_23/synth/design_1_xlslice_0_23.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized19' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DIN_FROM bound to: 255 - type: integer 
	Parameter DIN_TO bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized19' (106#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_23' (107#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_23/synth/design_1_xlslice_0_23.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_24' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_24/synth/design_1_xlslice_0_24.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized20' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DIN_FROM bound to: 191 - type: integer 
	Parameter DIN_TO bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized20' (107#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_24' (108#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_24/synth/design_1_xlslice_0_24.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_25' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_25/synth/design_1_xlslice_0_25.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized21' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized21' (108#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_25' (109#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_25/synth/design_1_xlslice_0_25.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_26' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_26/synth/design_1_xlslice_0_26.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized22' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DIN_FROM bound to: 127 - type: integer 
	Parameter DIN_TO bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized22' (109#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_26' (110#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_26/synth/design_1_xlslice_0_26.v:57]
INFO: [Synth 8-256] done synthesizing module 'tx_channelizer_imp_1CTLND3' (111#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:7512]
INFO: [Synth 8-638] synthesizing module 'design_1_usp_rf_data_converter_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_usp_rf_data_converter_0_0_stub.vhdl:156]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_14' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_14/synth/design_1_xlconstant_0_14.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_14' (112#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_14/synth/design_1_xlconstant_0_14.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/.Xil/Vivado-20616-imdea-System/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_channelizer'. This will prevent further optimization [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:19821]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_tile3'. This will prevent further optimization [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:18783]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_tile2'. This will prevent further optimization [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:18719]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc_tile0'. This will prevent further optimization [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:18652]
INFO: [Synth 8-256] done synthesizing module 'design_1' (113#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/synth/design_1.vhd:17451]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (114#1) [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:86]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[255]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[254]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[253]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[252]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[251]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[250]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[249]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[248]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[247]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[246]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[245]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[244]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[243]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[242]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[241]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[240]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[239]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[238]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[237]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[236]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[235]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[234]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[233]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[232]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[231]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[230]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[229]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[228]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[227]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[226]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[225]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[224]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[223]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[222]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[221]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[220]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[219]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[218]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[217]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[216]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[215]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[214]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[213]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[212]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[211]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[210]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[209]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[208]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[207]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[206]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[205]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[204]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[203]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[202]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[201]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[200]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[199]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[198]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[197]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[196]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[195]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[194]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[193]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[192]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[191]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[190]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[189]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[188]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[187]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[186]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[185]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[184]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[183]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[182]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[181]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[180]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[179]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[178]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[177]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[176]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[175]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[174]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[173]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[172]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[171]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[170]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[169]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[168]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[167]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[166]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[165]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[164]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[163]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[162]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[161]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[160]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[159]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[158]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[157]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized22 has unconnected port Din[156]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2594.207 ; gain = 244.402 ; free physical = 39961 ; free virtual = 104898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.020 ; gain = 264.215 ; free physical = 39977 ; free virtual = 104914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.020 ; gain = 264.215 ; free physical = 39977 ; free virtual = 104914
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_data_fifo_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0/design_1_axis_broadcaster_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_0/design_1_adc_strm_mux_0_0/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/adc_strm_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_0/design_1_adc_strm_mux_0_0/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/adc_strm_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_0/design_1_sync_0_0/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_0/design_1_sync_0_0/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_1/design_1_sync_0_1/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_1/design_1_sync_0_1/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/dac_dma_block/axi_dma_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/dac_dma_block/axi_dma_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/ddr4_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/ddr4_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_333M_1/design_1_rst_ddr4_0_333M_1/design_1_rst_ddr4_0_333M_1_in_context.xdc] for cell 'design_1_i/reset_block/rst_ddr4_0_333M'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_333M_1/design_1_rst_ddr4_0_333M_1/design_1_rst_ddr4_0_333M_1_in_context.xdc] for cell 'design_1_i/reset_block/rst_ddr4_0_333M'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_4/design_1_sync_0_4/design_1_sync_0_4_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_4/design_1_sync_0_4/design_1_sync_0_4_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_5/design_1_sync_0_5/design_1_sync_0_5_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_5/design_1_sync_0_5/design_1_sync_0_5_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_3/design_1_sync_0_3/design_1_sync_0_5_in_context.xdc] for cell 'design_1_i/control_block/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_3/design_1_sync_0_3/design_1_sync_0_5_in_context.xdc] for cell 'design_1_i/control_block/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_2/design_1_axis_broadcaster_0_2/design_1_axis_broadcaster_0_2_in_context.xdc] for cell 'design_1_i/dac_dma_block/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_2/design_1_axis_broadcaster_0_2/design_1_axis_broadcaster_0_2_in_context.xdc] for cell 'design_1_i/dac_dma_block/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_3/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_2_0/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_data_fifo_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_1/design_1_adc_strm_mux_0_1/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/adc_strm_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_1/design_1_adc_strm_mux_0_1/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/adc_strm_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_switch/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_switch/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_switch/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_switch/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_1/design_1_axis_register_slice_0_1/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_1/design_1_axis_register_slice_0_1/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_6/design_1_sync_0_6/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_6/design_1_sync_0_6/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_0/design_1_sync_1_0/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_0/design_1_sync_1_0/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_1/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1/design_1_axis_broadcaster_0_1_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_2/design_1_util_vector_logic_1_2/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_localstart/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_3/design_1_util_vector_logic_1_3/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_localstart/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_5/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_localstart/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_5/design_1_util_vector_logic_1_5/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_localstart/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_7/design_1_sync_0_7/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_localstart/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_7/design_1_sync_0_7/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/control_localstart/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_8/design_1_sync_0_8/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_localstart/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_8/design_1_sync_0_8/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/control_localstart/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_12/design_1_sync_0_12/design_1_sync_0_12_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_12/design_1_sync_0_12/design_1_sync_0_12_in_context.xdc] for cell 'design_1_i/MTS_Block/sync_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0_in_context.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_13/design_1_sync_0_13/design_1_sync_0_12_in_context.xdc] for cell 'design_1_i/control_block/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_13/design_1_sync_0_13/design_1_sync_0_12_in_context.xdc] for cell 'design_1_i/control_block/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_1/design_1_axis_data_fifo_2_1/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_1/design_1_axis_data_fifo_2_1/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_9/design_1_sync_0_9/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_9/design_1_sync_0_9/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_1/design_1_sync_1_1/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_1/design_1_sync_1_1/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_2/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_6/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_6/design_1_util_vector_logic_1_6/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_7/design_1_util_vector_logic_1_7/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_0/design_1_axis_combiner_0_0/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_combiner_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_0/design_1_axis_combiner_0_0/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_combiner_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_2/design_1_axis_data_fifo_2_2/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_2/design_1_axis_data_fifo_2_2/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch0/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch0/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch0/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_8/design_1_util_vector_logic_1_8/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/control_switch0/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_dwidth_converter_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_1/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_dwidth_converter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_4/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_1_1/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_3/design_1_axis_data_fifo_2_3/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_3/design_1_axis_data_fifo_2_3/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_data_fifo_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_2/design_1_adc_strm_mux_0_2/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/adc_strm_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_2/design_1_adc_strm_mux_0_2/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/adc_strm_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_4/design_1_axis_register_slice_0_4/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_4/design_1_axis_register_slice_0_4/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_14/design_1_sync_0_14/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_14/design_1_sync_0_14/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_2/design_1_sync_1_2/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_2/design_1_sync_1_2/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_3/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_16/design_1_util_vector_logic_0_16/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_16/design_1_util_vector_logic_0_16/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_9/design_1_util_vector_logic_1_9/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_3/design_1_axis_broadcaster_0_3/design_1_axis_broadcaster_0_3_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_3/design_1_axis_broadcaster_0_3/design_1_axis_broadcaster_0_3_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_17/design_1_util_vector_logic_0_17/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_17/design_1_util_vector_logic_0_17/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_10/design_1_util_vector_logic_1_10/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_11/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_localstart/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_11/design_1_util_vector_logic_1_11/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_localstart/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_15/design_1_sync_0_15/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_localstart/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_15/design_1_sync_0_15/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/control_localstart/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_5/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_4/design_1_axis_data_fifo_2_4/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_4/design_1_axis_data_fifo_2_4/design_1_axis_data_fifo_0_2_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_data_fifo_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_3/design_1_adc_strm_mux_0_3/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/adc_strm_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_3/design_1_adc_strm_mux_0_3/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/adc_strm_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_18/design_1_util_vector_logic_0_18/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_switch/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_18/design_1_util_vector_logic_0_18/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_switch/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_switch/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_12/design_1_util_vector_logic_1_12/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_switch/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_5/design_1_axis_register_slice_0_5/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_5/design_1_axis_register_slice_0_5/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_16/design_1_sync_0_16/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_16/design_1_sync_0_16/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_3/design_1_sync_1_3/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_3/design_1_sync_1_3/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_4/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_19/design_1_util_vector_logic_0_19/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_19/design_1_util_vector_logic_0_19/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_13/design_1_util_vector_logic_1_13/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_4/design_1_axis_broadcaster_0_4/design_1_axis_broadcaster_0_4_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_4/design_1_axis_broadcaster_0_4/design_1_axis_broadcaster_0_4_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_localstart/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_14/design_1_util_vector_logic_1_14/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_localstart/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_17/design_1_sync_0_17/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_localstart/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_17/design_1_sync_0_17/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/control_localstart/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_0_6/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_18/design_1_sync_0_18/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_18/design_1_sync_0_18/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_4/design_1_sync_1_4/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_4/design_1_sync_1_4/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_5/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_20/design_1_util_vector_logic_0_20/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_20/design_1_util_vector_logic_0_20/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_15/design_1_util_vector_logic_1_15/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_1/design_1_axis_combiner_0_1/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_combiner_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_1/design_1_axis_combiner_0_1/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_combiner_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_3/design_1_axis_data_fifo_1_3/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_3/design_1_axis_data_fifo_1_3/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_2/design_1_axis_dwidth_converter_0_2/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_2/design_1_axis_dwidth_converter_0_2/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_dwidth_converter_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_dwidth_converter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_channel_mux_0_0/design_1_adc_channel_mux_0_0/design_1_adc_channel_mux_0_0_in_context.xdc] for cell 'design_1_i/channel_mux/adc_channel_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_channel_mux_0_0/design_1_adc_channel_mux_0_0/design_1_adc_channel_mux_0_0_in_context.xdc] for cell 'design_1_i/channel_mux/adc_channel_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_19/design_1_sync_0_19/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_19/design_1_sync_0_19/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_6/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_23/design_1_util_vector_logic_0_23/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_23/design_1_util_vector_logic_0_23/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/channel_mux/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/xbar'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/xbar'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr_writer_0_7/design_1_ddr_writer_0_7/design_1_ddr_writer_0_7_in_context.xdc] for cell 'design_1_i/ddr_writer_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr_writer_0_7/design_1_ddr_writer_0_7/design_1_ddr_writer_0_7_in_context.xdc] for cell 'design_1_i/ddr_writer_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_26/design_1_util_vector_logic_0_26/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch0/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_26/design_1_util_vector_logic_0_26/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch0/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_22/design_1_util_vector_logic_1_22/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch0/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_22/design_1_util_vector_logic_1_22/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch0/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_27/design_1_util_vector_logic_0_27/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_27/design_1_util_vector_logic_0_27/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_23/design_1_util_vector_logic_1_23/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_23/design_1_util_vector_logic_1_23/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile3/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/smartconnect_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0/design_1_smartconnect_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/smartconnect_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0/design_1_axi_register_slice_0_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_1/design_1_axi_register_slice_0_1/design_1_axi_register_slice_0_1_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_1/design_1_axi_register_slice_0_1/design_1_axi_register_slice_0_1_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_2/design_1_axi_register_slice_0_2/design_1_s02_regslice_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_2/design_1_axi_register_slice_0_2/design_1_s02_regslice_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_8/design_1_axis_register_slice_0_8/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_4'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_8/design_1_axis_register_slice_0_8/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_4'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_12/design_1_axis_register_slice_0_12/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_12/design_1_axis_register_slice_0_12/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_13/design_1_axis_register_slice_0_13/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_register_slice_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_13/design_1_axis_register_slice_0_13/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/axis_register_slice_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_10/design_1_axis_register_slice_0_10/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_10/design_1_axis_register_slice_0_10/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_11/design_1_axis_register_slice_0_11/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_register_slice_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_11/design_1_axis_register_slice_0_11/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/axis_register_slice_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_3'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_1_0/design_1_axi_register_slice_1_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/ddr_block/axi_register_slice_3'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_3/design_1_axi_register_slice_0_3/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/dac_dma_block/axi_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axi_register_slice_0_3/design_1_axi_register_slice_0_3/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/dac_dma_block/axi_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_14/design_1_axis_register_slice_0_14/design_1_axis_register_slice_0_14_in_context.xdc] for cell 'design_1_i/dac_dma_block/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_14/design_1_axis_register_slice_0_14/design_1_axis_register_slice_0_14_in_context.xdc] for cell 'design_1_i/dac_dma_block/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_15/design_1_axis_register_slice_0_15/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_15/design_1_axis_register_slice_0_15/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_7/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_4/design_1_axis_data_fifo_1_4/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_4/design_1_axis_data_fifo_1_4/design_1_axis_data_fifo_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_5/design_1_axis_data_fifo_2_5/design_1_axis_data_fifo_2_5_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_2_5/design_1_axis_data_fifo_2_5/design_1_axis_data_fifo_2_5_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_data_fifo_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_4/design_1_adc_strm_mux_0_4/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/adc_strm_mux_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_adc_strm_mux_0_4/design_1_adc_strm_mux_0_4/design_1_adc_strm_mux_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/adc_strm_mux_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_17/design_1_axis_register_slice_0_17/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_17/design_1_axis_register_slice_0_17/design_1_axis_register_slice_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_20/design_1_sync_0_20/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_20/design_1_sync_0_20/design_1_sync_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_5/design_1_sync_1_5/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_5/design_1_sync_1_5/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_7/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_28/design_1_util_vector_logic_0_28/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_28/design_1_util_vector_logic_0_28/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_24/design_1_util_vector_logic_1_24/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_24/design_1_util_vector_logic_1_24/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_5/design_1_axis_broadcaster_0_5/design_1_axis_broadcaster_0_5_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_5/design_1_axis_broadcaster_0_5/design_1_axis_broadcaster_0_5_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_29/design_1_util_vector_logic_0_29/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_29/design_1_util_vector_logic_0_29/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_25/design_1_util_vector_logic_1_25/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_25/design_1_util_vector_logic_1_25/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_26/design_1_util_vector_logic_1_26/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_localstart/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_26/design_1_util_vector_logic_1_26/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_localstart/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_21/design_1_sync_0_21/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_localstart/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_21/design_1_sync_0_21/design_1_sync_0_7_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/control_localstart/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_1_2/design_1_axis_register_slice_1_2/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_1_2/design_1_axis_register_slice_1_2/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_1_3/design_1_axis_register_slice_1_3/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_1_3/design_1_axis_register_slice_1_3/design_1_axis_register_slice_0_8_in_context.xdc] for cell 'design_1_i/channel_mux/axis_register_slice_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_11/design_1_axis_data_fifo_0_11/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_data_fifo_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_11/design_1_axis_data_fifo_0_11/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_data_fifo_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_28/design_1_sync_0_28/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/sync_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_28/design_1_sync_0_28/design_1_sync_0_9_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/sync_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_9/design_1_sync_1_9/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/sync_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_9/design_1_sync_1_9/design_1_sync_0_1_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/sync_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_36/design_1_util_vector_logic_0_36/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_36/design_1_util_vector_logic_0_36/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_36/design_1_util_vector_logic_1_36/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_36/design_1_util_vector_logic_1_36/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/soft_reset/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_2/design_1_axis_combiner_0_2/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_combiner_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_2/design_1_axis_combiner_0_2/design_1_axis_combiner_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_combiner_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_8/design_1_axis_data_fifo_1_8/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_data_fifo_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_8/design_1_axis_data_fifo_1_8/design_1_axis_data_fifo_2_1_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_data_fifo_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_1_1/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_dwidth_converter_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_3/design_1_axis_dwidth_converter_0_3/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_3/design_1_axis_dwidth_converter_0_3/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_dwidth_converter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_39/design_1_util_vector_logic_0_39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch0/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_39/design_1_util_vector_logic_0_39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch0/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_39/design_1_util_vector_logic_1_39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch0/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_39/design_1_util_vector_logic_1_39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch0/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_40/design_1_util_vector_logic_0_40/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch1/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_40/design_1_util_vector_logic_0_40/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch1/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_40/design_1_util_vector_logic_1_40/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch1/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_40/design_1_util_vector_logic_1_40/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/adc_tile0/control_switch1/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_5/design_1_tlast_gen_v1_0_0_5/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile2/tlast_gen_v1_0_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_5/design_1_tlast_gen_v1_0_0_5/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile2/tlast_gen_v1_0_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_6/design_1_tlast_gen_v1_0_0_6/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile0/tlast_gen_v1_0_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_6/design_1_tlast_gen_v1_0_0_6/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile0/tlast_gen_v1_0_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_8/design_1_tlast_gen_v1_0_0_8/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile3/tlast_gen_v1_0_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tlast_gen_v1_0_0_8/design_1_tlast_gen_v1_0_0_8/design_1_tlast_gen_v1_0_0_5_in_context.xdc] for cell 'design_1_i/adc_tile3/tlast_gen_v1_0_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_0/design_1_idle_packet_0_0/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/idle_packet_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_0/design_1_idle_packet_0_0/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/idle_packet_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_2/design_1_idle_packet_0_2/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/idle_packet_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_2/design_1_idle_packet_0_2/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block1_tile0/idle_packet_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_3/design_1_idle_packet_0_3/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/idle_packet_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_3/design_1_idle_packet_0_3/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile1/idle_packet_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_2/design_1_packet_counter_0_2/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/packet_counter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_2/design_1_packet_counter_0_2/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile2/packet_counter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_4/design_1_packet_counter_0_4/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/packet_counter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_4/design_1_packet_counter_0_4/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile3/packet_counter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_1/design_1_packet_counter_0_1/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/packet_counter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_counter_0_1/design_1_packet_counter_0_1/design_1_packet_counter_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/packet_counter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_5/design_1_idle_packet_0_5/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/idle_packet_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_5/design_1_idle_packet_0_5/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block3_tile0/idle_packet_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_4/design_1_idle_packet_0_4/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/idle_packet_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_idle_packet_0_4/design_1_idle_packet_0_4/design_1_idle_packet_0_0_in_context.xdc] for cell 'design_1_i/dac_block2_tile0/idle_packet_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_SIVERS_gpio_0_0/design_1_SIVERS_gpio_0_0/design_1_SIVERS_gpio_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/SIVERS_gpio_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_SIVERS_gpio_0_0/design_1_SIVERS_gpio_0_0/design_1_SIVERS_gpio_0_0_in_context.xdc] for cell 'design_1_i/dac_block0_tile0/SIVERS_gpio_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_23/design_1_axis_register_slice_0_23/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_register_slice_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_23/design_1_axis_register_slice_0_23/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_register_slice_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_24/design_1_axis_register_slice_0_24/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_register_slice_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_register_slice_0_24/design_1_axis_register_slice_0_24/design_1_axis_register_slice_0_2_in_context.xdc] for cell 'design_1_i/adc_tile0/axis_register_slice_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_5/design_1_axis_combiner_0_5/design_1_axis_combiner_0_5_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_combiner_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_5/design_1_axis_combiner_0_5/design_1_axis_combiner_0_5_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_combiner_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_6/design_1_axis_combiner_0_6/design_1_axis_combiner_0_5_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_combiner_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_combiner_0_6/design_1_axis_combiner_0_6/design_1_axis_combiner_0_5_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_combiner_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_7/design_1_axis_broadcaster_0_7/design_1_axis_broadcaster_0_7_in_context.xdc] for cell 'design_1_i/tx_channelizer/axis_broadcaster_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_7/design_1_axis_broadcaster_0_7/design_1_axis_broadcaster_0_7_in_context.xdc] for cell 'design_1_i/tx_channelizer/axis_broadcaster_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_4/design_1_axis_dwidth_converter_0_4/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_4/design_1_axis_dwidth_converter_0_4/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_5/design_1_axis_dwidth_converter_0_5/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_5/design_1_axis_dwidth_converter_0_5/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_6/design_1_axis_dwidth_converter_0_6/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_6/design_1_axis_dwidth_converter_0_6/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_7/design_1_axis_dwidth_converter_0_7/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_3'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_7/design_1_axis_dwidth_converter_0_7/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_3'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_8/design_1_axis_dwidth_converter_0_8/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_4'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_8/design_1_axis_dwidth_converter_0_8/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_4'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_9/design_1_axis_dwidth_converter_0_9/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_5'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_9/design_1_axis_dwidth_converter_0_9/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_5'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_10/design_1_axis_dwidth_converter_0_10/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_6'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_10/design_1_axis_dwidth_converter_0_10/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_6'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_11/design_1_axis_dwidth_converter_0_11/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_7'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_11/design_1_axis_dwidth_converter_0_11/design_1_axis_dwidth_converter_0_4_in_context.xdc] for cell 'design_1_i/rx_channelizer/axis_dwidth_converter_7'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/design_1_packet_detector_SSR1_0_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_0/design_1_packet_detector_SSR1_0_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_1/design_1_packet_detector_SSR1_0_1/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_0_1/design_1_packet_detector_SSR1_0_1/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_1_0/design_1_packet_detector_SSR1_1_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_3'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_1_0/design_1_packet_detector_SSR1_1_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_3'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_2_0/design_1_packet_detector_SSR1_2_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_SSR1_2_0/design_1_packet_detector_SSR1_2_0/design_1_packet_detector_SSR1_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/packet_detector_SSR1_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_41/design_1_util_vector_logic_0_41/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/control_switch0/util_vector_logic_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_41/design_1_util_vector_logic_0_41/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/control_switch0/util_vector_logic_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_41/design_1_util_vector_logic_1_41/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/control_switch0/util_vector_logic_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_41/design_1_util_vector_logic_1_41/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/rx_channelizer/control_switch0/util_vector_logic_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_1'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_1'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_2'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/tier2_xbar_2'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_ds'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/auto_pc'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pll1_clk'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'pll1_clk'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sysref_clk'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sysref_clk'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc:9]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc00/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc02/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc10/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc12/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc30/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst/syncstages_ff_reg[*]/C'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[*]/CE'. [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc:8]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/constrs_1/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.238 ; gain = 0.000 ; free physical = 39716 ; free virtual = 104653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2903.238 ; gain = 1.000 ; free physical = 39716 ; free virtual = 104652
WARNING: [Timing 38-316] Clock period '6.250' specified during out-of-context synthesis of instance 'design_1_i/usp_rf_data_converter_0' at clock pin 's1_axis_aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_block0_tile0/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_block0_tile1/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_block1_tile0/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_block2_tile0/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_block3_tile0/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/dac_dma_block/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '3.001', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/tx_channelizer/axis_broadcaster_0' at clock pin 'aclk' is different from the actual clock period '4.546', this can lead to different synthesis results.
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.051 ; gain = 577.246 ; free physical = 39932 ; free virtual = 104870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.051 ; gain = 577.246 ; free physical = 39932 ; free virtual = 104870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc1_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for adc2_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc2_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for adc3_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc3_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac0_clk_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysref_in_diff_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for vin1_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin1_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for vin2_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin2_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_23_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for vin3_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin3_23_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout00_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for vout01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout01_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for vout02_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout02_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for vout03_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout03_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for vout10_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout10_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for vout11_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout11_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for vout12_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout12_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_DIFF_PL_CLK_clk_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_DIFF_PL_CLK_clk_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_DIFF_PL_CLK_clk_p[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_DIFF_PL_CLK_clk_p[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_act_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_act_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[10]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[10]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[11]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[11]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[12]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[12]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[13]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[13]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[14]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[14]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[15]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[15]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[16]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[16]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[8]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[8]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_adr[9]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_adr[9]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_ba[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_ba[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_ba[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_ba[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_bg. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_bg. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_ck_c. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_ck_c. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_ck_t. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_ck_t. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_cke. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_cke. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_cs_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_cs_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dm_n[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[10]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[10]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[11]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[11]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[12]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[12]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[13]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[13]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[14]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[14]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[15]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[15]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[16]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[16]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[17]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[17]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[18]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[18]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[19]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[19]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[20]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[20]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[21]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[21]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[22]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[22]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[23]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[23]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[24]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[24]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[25]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[25]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[26]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[26]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[27]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[27]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[28]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[28]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[29]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[29]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[30]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[30]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[31]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[31]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[32]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[32]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[33]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[33]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[34]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[34]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[35]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[35]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[36]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[36]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[37]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[37]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[38]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[38]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[39]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[39]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[40]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[40]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[41]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[41]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[42]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[42]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[43]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[43]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[44]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[44]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[45]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[45]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[46]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[46]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[47]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[47]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[48]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[48]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[49]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[49]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[50]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[50]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[51]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[51]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[52]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[52]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[53]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[53]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[54]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[54]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[55]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[55]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[56]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[56]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[57]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[57]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[58]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[58]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[59]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[59]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[60]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[60]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[61]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[61]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[62]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[62]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[63]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[63]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[8]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[8]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dq[9]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dq[9]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_c[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[1]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[2]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[3]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[4]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[5]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[6]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_dqs_t[7]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_odt. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_odt. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_sdram_reset_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_sdram_reset_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for user_si570_sysclk_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for user_si570_sysclk_clk_n. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for user_si570_sysclk_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for user_si570_sysclk_clk_p. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0/design_1_ddr4_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_DIFF_SYSREF_CLK_clk_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_DIFF_SYSREF_CLK_clk_n[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_DIFF_SYSREF_CLK_clk_p[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_DIFF_SYSREF_CLK_clk_p[0]. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_2_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usp_rf_data_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_block/rst_ps8_0_96M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_block/rst_ps8_0_96M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/loopback_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/adc_strm_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_dma_block/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/ddr4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_block/rst_ddr4_0_333M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_block/globalstart_gpio_dac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_block/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_block/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_dma_block/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/adc_strm_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_switch/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_switch/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_localstart/localstart_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_localstart/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_localstart/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_localstart/localstart_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_localstart/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/control_localstart/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_localstart/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/control_localstart/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MTS_Block/sync_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_block/rst_ps8_0_96M2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_block/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/control_block/globalstart_gpio_adc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_combiner_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/control_switch0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/control_switch0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/adc_strm_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/loopback_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_localstart/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_localstart/localstart_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_localstart/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/control_localstart/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/adc_strm_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_switch/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_switch/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_localstart/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_localstart/localstart_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_localstart/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/control_localstart/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_combiner_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/adc_channel_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_writer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/control_switch0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/control_switch0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/axi_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/axi_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/axi_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/axis_register_slice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/axis_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/axis_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ddr_block/axi_register_slice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_dma_block/axi_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_dma_block/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/adc_strm_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/loopback_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_localstart/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_localstart/localstart_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_localstart/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/control_localstart/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/channel_mux/axis_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/sync_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/soft_reset/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_combiner_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/control_switch0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/control_switch0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/control_switch1/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/control_switch1/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/tlast_gen_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/tlast_gen_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/tlast_gen_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/idle_packet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block1_tile0/idle_packet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile1/idle_packet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile2/packet_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile3/packet_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/packet_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block3_tile0/idle_packet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block2_tile0/idle_packet_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_block0_tile0/SIVERS_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adc_tile0/axis_register_slice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_combiner_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_combiner_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_channelizer/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_channelizer/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_channelizer/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_channelizer/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_channelizer/axis_broadcaster_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/axis_dwidth_converter_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/packet_detector_SSR1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/packet_detector_SSR1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/packet_detector_SSR1_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/packet_detector_SSR1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/control_switch0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_channelizer/control_switch0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/tier2_xbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/tier2_xbar_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/tier2_xbar_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2927.051 ; gain = 577.246 ; free physical = 39932 ; free virtual = 104869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2927.051 ; gain = 577.246 ; free physical = 39931 ; free virtual = 104870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2927.051 ; gain = 577.246 ; free physical = 39918 ; free virtual = 104867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_adc0' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_adc1' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_adc1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_adc2' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_adc2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_adc3' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_adc3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_dac0' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_dac0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/usp_rf_data_converter_0/clk_dac1' to pin 'design_1_i/usp_rf_data_converter_0/bbstub_clk_dac1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/util_ds_buf_0/IBUF_OUT[0]' to pin '{design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' to pin '{design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/clk_wiz_0/clk_out1' to pin 'design_1_i/MTS_Block/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' to 'design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/clk_wiz_0/clk_out2' to pin 'design_1_i/MTS_Block/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' to 'design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/clk_wiz_0/clk_out3' to pin 'design_1_i/MTS_Block/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' to 'design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/clk_wiz_0/clk_out4' to pin 'design_1_i/MTS_Block/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' to 'design_1_i/MTS_Block/util_ds_buf_0/bbstub_IBUF_OUT[0]/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/ddr_block/ddr4_0/addn_ui_clkout1' to pin 'design_1_i/ddr_block/ddr4_0/bbstub_addn_ui_clkout1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/ddr_block/ddr4_0/c0_ddr4_ui_clk' to pin 'design_1_i/ddr_block/ddr4_0/bbstub_c0_ddr4_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/ddr_block/ddr4_0/dbg_clk' to pin 'design_1_i/ddr_block/ddr4_0/bbstub_dbg_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/MTS_Block/util_ds_buf_1/IBUF_OUT[0]' to pin '{design_1_i/MTS_Block/util_ds_buf_1/bbstub_IBUF_OUT[0]/O}'
INFO: [Synth 8-5819] Moved 17 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 3039.965 ; gain = 690.160 ; free physical = 39451 ; free virtual = 104401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 3046.965 ; gain = 697.160 ; free physical = 39445 ; free virtual = 104395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.598 ; gain = 708.793 ; free physical = 39441 ; free virtual = 104390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3073.473 ; gain = 723.668 ; free physical = 39439 ; free virtual = 104389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3073.473 ; gain = 723.668 ; free physical = 39439 ; free virtual = 104389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3073.473 ; gain = 723.668 ; free physical = 39439 ; free virtual = 104388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |design_1_clk_wiz_0_0                |         1|
|2     |design_1_sync_0_4                   |         1|
|3     |design_1_sync_0_5                   |         1|
|4     |design_1_sync_0_12                  |         1|
|5     |design_1_util_ds_buf_0_2            |         1|
|6     |design_1_util_ds_buf_0_3            |         1|
|7     |design_1_util_vector_logic_0_39     |         1|
|8     |design_1_util_vector_logic_1_39     |         1|
|9     |design_1_util_vector_logic_0_40     |         1|
|10    |design_1_util_vector_logic_1_40     |         1|
|11    |design_1_sync_0_28                  |         1|
|12    |design_1_sync_1_9                   |         1|
|13    |design_1_util_vector_logic_0_36     |         1|
|14    |design_1_util_vector_logic_1_36     |         1|
|15    |design_1_util_vector_logic_2_11     |         1|
|16    |design_1_axis_combiner_0_2          |         1|
|17    |design_1_axis_data_fifo_0_11        |         1|
|18    |design_1_axis_data_fifo_1_8         |         1|
|19    |design_1_axis_dwidth_converter_0_3  |         1|
|20    |design_1_axis_dwidth_converter_1_1  |         1|
|21    |design_1_axis_register_slice_0_23   |         1|
|22    |design_1_axis_register_slice_0_24   |         1|
|23    |design_1_packet_counter_0_1         |         1|
|24    |design_1_tlast_gen_v1_0_0_6         |         1|
|25    |design_1_util_vector_logic_0_15     |         1|
|26    |design_1_util_vector_logic_1_8      |         1|
|27    |design_1_util_vector_logic_0_14     |         1|
|28    |design_1_util_vector_logic_1_7      |         1|
|29    |design_1_sync_0_9                   |         1|
|30    |design_1_sync_1_1                   |         1|
|31    |design_1_util_vector_logic_0_13     |         1|
|32    |design_1_util_vector_logic_1_6      |         1|
|33    |design_1_util_vector_logic_2_2      |         1|
|34    |design_1_axis_combiner_0_0          |         1|
|35    |design_1_axis_data_fifo_2_1         |         1|
|36    |design_1_axis_data_fifo_2_2         |         1|
|37    |design_1_axis_dwidth_converter_0_1  |         1|
|38    |design_1_axis_dwidth_converter_0_0  |         1|
|39    |design_1_axis_register_slice_0_12   |         1|
|40    |design_1_axis_register_slice_0_13   |         1|
|41    |design_1_packet_counter_0_2         |         1|
|42    |design_1_tlast_gen_v1_0_0_5         |         1|
|43    |design_1_util_vector_logic_0_26     |         1|
|44    |design_1_util_vector_logic_1_22     |         1|
|45    |design_1_util_vector_logic_0_27     |         1|
|46    |design_1_util_vector_logic_1_23     |         1|
|47    |design_1_sync_0_18                  |         1|
|48    |design_1_sync_1_4                   |         1|
|49    |design_1_util_vector_logic_0_20     |         1|
|50    |design_1_util_vector_logic_1_15     |         1|
|51    |design_1_util_vector_logic_2_5      |         1|
|52    |design_1_axis_combiner_0_1          |         1|
|53    |design_1_axis_data_fifo_0_6         |         1|
|54    |design_1_axis_data_fifo_1_3         |         1|
|55    |design_1_axis_dwidth_converter_1_0  |         1|
|56    |design_1_axis_dwidth_converter_0_2  |         1|
|57    |design_1_axis_register_slice_0_10   |         1|
|58    |design_1_axis_register_slice_0_11   |         1|
|59    |design_1_packet_counter_0_4         |         1|
|60    |design_1_tlast_gen_v1_0_0_8         |         1|
|61    |design_1_auto_ds_0                  |         1|
|62    |design_1_auto_pc_0                  |         1|
|63    |design_1_tier2_xbar_0_0             |         1|
|64    |design_1_tier2_xbar_1_0             |         1|
|65    |design_1_tier2_xbar_2_0             |         1|
|66    |design_1_xbar_3                     |         1|
|67    |design_1_sync_0_19                  |         1|
|68    |design_1_util_vector_logic_0_23     |         1|
|69    |design_1_util_vector_logic_2_6      |         1|
|70    |design_1_adc_channel_mux_0_0        |         1|
|71    |design_1_axis_register_slice_1_2    |         1|
|72    |design_1_axis_register_slice_1_3    |         1|
|73    |design_1_axis_register_slice_0_15   |         1|
|74    |design_1_axis_register_slice_0_8    |         1|
|75    |design_1_sync_0_3                   |         1|
|76    |design_1_sync_0_13                  |         1|
|77    |design_1_sync_0_7                   |         1|
|78    |design_1_util_vector_logic_1_3      |         1|
|79    |design_1_util_vector_logic_0_12     |         1|
|80    |design_1_util_vector_logic_1_2      |         1|
|81    |design_1_sync_0_0                   |         1|
|82    |design_1_sync_0_1                   |         1|
|83    |design_1_util_vector_logic_0_7      |         1|
|84    |design_1_util_vector_logic_0_8      |         1|
|85    |design_1_util_vector_logic_2_0      |         1|
|86    |design_1_SIVERS_gpio_0_0            |         1|
|87    |design_1_adc_strm_mux_0_0           |         1|
|88    |design_1_axis_broadcaster_0_0       |         1|
|89    |design_1_axis_data_fifo_0_0         |         1|
|90    |design_1_axis_data_fifo_0_1         |         1|
|91    |design_1_axis_data_fifo_0_2         |         1|
|92    |design_1_axis_register_slice_0_0    |         1|
|93    |design_1_idle_packet_0_0            |         1|
|94    |design_1_sync_0_21                  |         1|
|95    |design_1_util_vector_logic_1_26     |         1|
|96    |design_1_util_vector_logic_0_29     |         1|
|97    |design_1_util_vector_logic_1_25     |         1|
|98    |design_1_sync_0_20                  |         1|
|99    |design_1_sync_1_5                   |         1|
|100   |design_1_util_vector_logic_0_28     |         1|
|101   |design_1_util_vector_logic_1_24     |         1|
|102   |design_1_util_vector_logic_2_7      |         1|
|103   |design_1_adc_strm_mux_0_4           |         1|
|104   |design_1_axis_broadcaster_0_5       |         1|
|105   |design_1_axis_data_fifo_0_7         |         1|
|106   |design_1_axis_data_fifo_1_4         |         1|
|107   |design_1_axis_data_fifo_2_5         |         1|
|108   |design_1_axis_register_slice_0_17   |         1|
|109   |design_1_idle_packet_0_3            |         1|
|110   |design_1_sync_0_8                   |         1|
|111   |design_1_util_vector_logic_1_5      |         1|
|112   |design_1_util_vector_logic_0_9      |         1|
|113   |design_1_util_vector_logic_1_0      |         1|
|114   |design_1_sync_0_6                   |         1|
|115   |design_1_sync_1_0                   |         1|
|116   |design_1_util_vector_logic_0_10     |         1|
|117   |design_1_util_vector_logic_1_1      |         1|
|118   |design_1_util_vector_logic_2_1      |         1|
|119   |design_1_adc_strm_mux_0_1           |         1|
|120   |design_1_axis_broadcaster_0_1       |         1|
|121   |design_1_axis_data_fifo_0_3         |         1|
|122   |design_1_axis_data_fifo_1_0         |         1|
|123   |design_1_axis_data_fifo_2_0         |         1|
|124   |design_1_axis_register_slice_0_1    |         1|
|125   |design_1_idle_packet_0_2            |         1|
|126   |design_1_sync_0_17                  |         1|
|127   |design_1_util_vector_logic_1_14     |         1|
|128   |design_1_util_vector_logic_0_18     |         1|
|129   |design_1_util_vector_logic_1_12     |         1|
|130   |design_1_sync_0_16                  |         1|
|131   |design_1_sync_1_3                   |         1|
|132   |design_1_util_vector_logic_0_19     |         1|
|133   |design_1_util_vector_logic_1_13     |         1|
|134   |design_1_util_vector_logic_2_4      |         1|
|135   |design_1_adc_strm_mux_0_3           |         1|
|136   |design_1_axis_broadcaster_0_4       |         1|
|137   |design_1_axis_data_fifo_0_5         |         1|
|138   |design_1_axis_data_fifo_1_2         |         1|
|139   |design_1_axis_data_fifo_2_4         |         1|
|140   |design_1_axis_register_slice_0_5    |         1|
|141   |design_1_idle_packet_0_4            |         1|
|142   |design_1_sync_0_15                  |         1|
|143   |design_1_util_vector_logic_1_11     |         1|
|144   |design_1_util_vector_logic_0_17     |         1|
|145   |design_1_util_vector_logic_1_10     |         1|
|146   |design_1_sync_0_14                  |         1|
|147   |design_1_sync_1_2                   |         1|
|148   |design_1_util_vector_logic_0_16     |         1|
|149   |design_1_util_vector_logic_1_9      |         1|
|150   |design_1_util_vector_logic_2_3      |         1|
|151   |design_1_adc_strm_mux_0_2           |         1|
|152   |design_1_axis_broadcaster_0_3       |         1|
|153   |design_1_axis_data_fifo_0_4         |         1|
|154   |design_1_axis_data_fifo_1_1         |         1|
|155   |design_1_axis_data_fifo_2_3         |         1|
|156   |design_1_axis_register_slice_0_4    |         1|
|157   |design_1_idle_packet_0_5            |         1|
|158   |design_1_axi_dma_0_0                |         1|
|159   |design_1_axi_register_slice_0_3     |         1|
|160   |design_1_axis_broadcaster_0_2       |         1|
|161   |design_1_axis_register_slice_0_14   |         1|
|162   |design_1_axi_register_slice_0_0     |         1|
|163   |design_1_axi_register_slice_0_1     |         1|
|164   |design_1_axi_register_slice_0_2     |         1|
|165   |design_1_axi_register_slice_1_0     |         1|
|166   |design_1_ddr4_0_0                   |         1|
|167   |design_1_smartconnect_0_0           |         1|
|168   |design_1_rst_ddr4_0_333M_1          |         1|
|169   |design_1_rst_ps8_0_96M_0            |         1|
|170   |design_1_rst_ps8_0_96M_1            |         1|
|171   |design_1_rst_ps8_0_96M1_0           |         1|
|172   |design_1_util_vector_logic_0_41     |         1|
|173   |design_1_util_vector_logic_1_41     |         1|
|174   |design_1_axis_combiner_0_5          |         1|
|175   |design_1_axis_combiner_0_6          |         1|
|176   |design_1_axis_dwidth_converter_0_4  |         1|
|177   |design_1_axis_dwidth_converter_0_5  |         1|
|178   |design_1_axis_dwidth_converter_0_6  |         1|
|179   |design_1_axis_dwidth_converter_0_7  |         1|
|180   |design_1_axis_dwidth_converter_0_8  |         1|
|181   |design_1_axis_dwidth_converter_0_9  |         1|
|182   |design_1_axis_dwidth_converter_0_10 |         1|
|183   |design_1_axis_dwidth_converter_0_11 |         1|
|184   |design_1_packet_detector_SSR1_0_0   |         1|
|185   |design_1_packet_detector_SSR1_0_1   |         1|
|186   |design_1_packet_detector_SSR1_2_0   |         1|
|187   |design_1_packet_detector_SSR1_1_0   |         1|
|188   |design_1_axis_broadcaster_0_7       |         1|
|189   |design_1_ddr_writer_0_7             |         1|
|190   |design_1_ila_0_0                    |         1|
|191   |design_1_usp_rf_data_converter_0_0  |         1|
|192   |design_1_zynq_ultra_ps_e_0_0        |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |design_1_SIVERS_gpio_0_0_bbox_76             |     1|
|2     |design_1_adc_channel_mux_0_0_bbox_66         |     1|
|3     |design_1_adc_strm_mux_0_0_bbox_77            |     1|
|4     |design_1_adc_strm_mux_0_1_bbox_109           |     1|
|5     |design_1_adc_strm_mux_0_2_bbox_141           |     1|
|6     |design_1_adc_strm_mux_0_3_bbox_125           |     1|
|7     |design_1_adc_strm_mux_0_4_bbox_93            |     1|
|8     |design_1_auto_ds_0_bbox_60                   |     1|
|9     |design_1_auto_pc_0_bbox_61                   |     1|
|10    |design_1_axi_dma_0_0_bbox_157                |     1|
|11    |design_1_axi_register_slice_0_0_bbox_161     |     1|
|12    |design_1_axi_register_slice_0_1_bbox_162     |     1|
|13    |design_1_axi_register_slice_0_2_bbox_163     |     1|
|14    |design_1_axi_register_slice_0_3_bbox_158     |     1|
|15    |design_1_axi_register_slice_1_0_bbox_164     |     1|
|16    |design_1_axis_broadcaster_0_0_bbox_78        |     1|
|17    |design_1_axis_broadcaster_0_1_bbox_110       |     1|
|18    |design_1_axis_broadcaster_0_2_bbox_159       |     1|
|19    |design_1_axis_broadcaster_0_3_bbox_142       |     1|
|20    |design_1_axis_broadcaster_0_4_bbox_126       |     1|
|21    |design_1_axis_broadcaster_0_5_bbox_94        |     1|
|22    |design_1_axis_broadcaster_0_7_bbox_189       |     1|
|23    |design_1_axis_combiner_0_0_bbox_24           |     1|
|24    |design_1_axis_combiner_0_1_bbox_42           |     1|
|25    |design_1_axis_combiner_0_2_bbox_6            |     1|
|26    |design_1_axis_combiner_0_5_bbox_173          |     1|
|27    |design_1_axis_combiner_0_6_bbox_174          |     1|
|28    |design_1_axis_data_fifo_0_0_bbox_79          |     1|
|29    |design_1_axis_data_fifo_0_11_bbox_7          |     1|
|30    |design_1_axis_data_fifo_0_1_bbox_80          |     1|
|31    |design_1_axis_data_fifo_0_2_bbox_81          |     1|
|32    |design_1_axis_data_fifo_0_3_bbox_111         |     1|
|33    |design_1_axis_data_fifo_0_4_bbox_143         |     1|
|34    |design_1_axis_data_fifo_0_5_bbox_127         |     1|
|35    |design_1_axis_data_fifo_0_6_bbox_43          |     1|
|36    |design_1_axis_data_fifo_0_7_bbox_95          |     1|
|37    |design_1_axis_data_fifo_1_0_bbox_112         |     1|
|38    |design_1_axis_data_fifo_1_1_bbox_144         |     1|
|39    |design_1_axis_data_fifo_1_2_bbox_128         |     1|
|40    |design_1_axis_data_fifo_1_3_bbox_44          |     1|
|41    |design_1_axis_data_fifo_1_4_bbox_96          |     1|
|42    |design_1_axis_data_fifo_1_8_bbox_8           |     1|
|43    |design_1_axis_data_fifo_2_0_bbox_113         |     1|
|44    |design_1_axis_data_fifo_2_1_bbox_25          |     1|
|45    |design_1_axis_data_fifo_2_2_bbox_26          |     1|
|46    |design_1_axis_data_fifo_2_3_bbox_145         |     1|
|47    |design_1_axis_data_fifo_2_4_bbox_129         |     1|
|48    |design_1_axis_data_fifo_2_5_bbox_97          |     1|
|49    |design_1_axis_dwidth_converter_0_0_bbox_28   |     1|
|50    |design_1_axis_dwidth_converter_0_10_bbox_181 |     1|
|51    |design_1_axis_dwidth_converter_0_11_bbox_182 |     1|
|52    |design_1_axis_dwidth_converter_0_1_bbox_27   |     1|
|53    |design_1_axis_dwidth_converter_0_2_bbox_46   |     1|
|54    |design_1_axis_dwidth_converter_0_3_bbox_9    |     1|
|55    |design_1_axis_dwidth_converter_0_4_bbox_175  |     1|
|56    |design_1_axis_dwidth_converter_0_5_bbox_176  |     1|
|57    |design_1_axis_dwidth_converter_0_6_bbox_177  |     1|
|58    |design_1_axis_dwidth_converter_0_7_bbox_178  |     1|
|59    |design_1_axis_dwidth_converter_0_8_bbox_179  |     1|
|60    |design_1_axis_dwidth_converter_0_9_bbox_180  |     1|
|61    |design_1_axis_dwidth_converter_1_0_bbox_45   |     1|
|62    |design_1_axis_dwidth_converter_1_1_bbox_10   |     1|
|63    |design_1_axis_register_slice_0_0_bbox_82     |     1|
|64    |design_1_axis_register_slice_0_10_bbox_47    |     1|
|65    |design_1_axis_register_slice_0_11_bbox_48    |     1|
|66    |design_1_axis_register_slice_0_12_bbox_29    |     1|
|67    |design_1_axis_register_slice_0_13_bbox_30    |     1|
|68    |design_1_axis_register_slice_0_14_bbox_160   |     1|
|69    |design_1_axis_register_slice_0_15_bbox_69    |     1|
|70    |design_1_axis_register_slice_0_17_bbox_98    |     1|
|71    |design_1_axis_register_slice_0_1_bbox_114    |     1|
|72    |design_1_axis_register_slice_0_23_bbox_11    |     1|
|73    |design_1_axis_register_slice_0_24_bbox_12    |     1|
|74    |design_1_axis_register_slice_0_4_bbox_146    |     1|
|75    |design_1_axis_register_slice_0_5_bbox_130    |     1|
|76    |design_1_axis_register_slice_0_8_bbox_70     |     1|
|77    |design_1_axis_register_slice_1_2_bbox_67     |     1|
|78    |design_1_axis_register_slice_1_3_bbox_68     |     1|
|79    |design_1_clk_wiz_0_0_bbox_0                  |     1|
|80    |design_1_ddr4_0_0_bbox_165                   |     1|
|81    |design_1_ddr_writer_0_7_bbox_167             |     1|
|82    |design_1_idle_packet_0_0_bbox_87             |     1|
|83    |design_1_idle_packet_0_2_bbox_119            |     1|
|84    |design_1_idle_packet_0_3_bbox_103            |     1|
|85    |design_1_idle_packet_0_4_bbox_135            |     1|
|86    |design_1_idle_packet_0_5_bbox_151            |     1|
|87    |design_1_ila_0_0_bbox_168                    |     1|
|88    |design_1_packet_counter_0_1_bbox_17          |     1|
|89    |design_1_packet_counter_0_2_bbox_35          |     1|
|90    |design_1_packet_counter_0_4_bbox_53          |     1|
|91    |design_1_packet_detector_SSR1_0_0_bbox_185   |     1|
|92    |design_1_packet_detector_SSR1_0_1_bbox_186   |     1|
|93    |design_1_packet_detector_SSR1_1_0_bbox_188   |     1|
|94    |design_1_packet_detector_SSR1_2_0_bbox_187   |     1|
|95    |design_1_rst_ddr4_0_333M_1_bbox_169          |     1|
|96    |design_1_rst_ps8_0_96M1_0_bbox_172           |     1|
|97    |design_1_rst_ps8_0_96M_0_bbox_170            |     1|
|98    |design_1_rst_ps8_0_96M_1_bbox_171            |     1|
|99    |design_1_smartconnect_0_0_bbox_166           |     1|
|100   |design_1_sync_0_0_bbox_88                    |     1|
|101   |design_1_sync_0_12_bbox_3                    |     1|
|102   |design_1_sync_0_13_bbox_75                   |     1|
|103   |design_1_sync_0_14_bbox_152                  |     1|
|104   |design_1_sync_0_15_bbox_147                  |     1|
|105   |design_1_sync_0_16_bbox_136                  |     1|
|106   |design_1_sync_0_17_bbox_131                  |     1|
|107   |design_1_sync_0_18_bbox_54                   |     1|
|108   |design_1_sync_0_19_bbox_71                   |     1|
|109   |design_1_sync_0_1_bbox_89                    |     1|
|110   |design_1_sync_0_20_bbox_104                  |     1|
|111   |design_1_sync_0_21_bbox_99                   |     1|
|112   |design_1_sync_0_28_bbox_18                   |     1|
|113   |design_1_sync_0_3_bbox_74                    |     1|
|114   |design_1_sync_0_4_bbox_1                     |     1|
|115   |design_1_sync_0_5_bbox_2                     |     1|
|116   |design_1_sync_0_6_bbox_120                   |     1|
|117   |design_1_sync_0_7_bbox_83                    |     1|
|118   |design_1_sync_0_8_bbox_115                   |     1|
|119   |design_1_sync_0_9_bbox_36                    |     1|
|120   |design_1_sync_1_0_bbox_121                   |     1|
|121   |design_1_sync_1_1_bbox_37                    |     1|
|122   |design_1_sync_1_2_bbox_153                   |     1|
|123   |design_1_sync_1_3_bbox_137                   |     1|
|124   |design_1_sync_1_4_bbox_55                    |     1|
|125   |design_1_sync_1_5_bbox_105                   |     1|
|126   |design_1_sync_1_9_bbox_19                    |     1|
|127   |design_1_tier2_xbar_0_0_bbox_62              |     1|
|128   |design_1_tier2_xbar_1_0_bbox_63              |     1|
|129   |design_1_tier2_xbar_2_0_bbox_64              |     1|
|130   |design_1_tlast_gen_v1_0_0_5_bbox_41          |     1|
|131   |design_1_tlast_gen_v1_0_0_6_bbox_23          |     1|
|132   |design_1_tlast_gen_v1_0_0_8_bbox_59          |     1|
|133   |design_1_usp_rf_data_converter_0_0_bbox_190  |     1|
|134   |design_1_util_ds_buf_0_2_bbox_4              |     1|
|135   |design_1_util_ds_buf_0_3_bbox_5              |     1|
|136   |design_1_util_vector_logic_0_10_bbox_122     |     1|
|137   |design_1_util_vector_logic_0_12_bbox_85      |     1|
|138   |design_1_util_vector_logic_0_13_bbox_38      |     1|
|139   |design_1_util_vector_logic_0_14_bbox_33      |     1|
|140   |design_1_util_vector_logic_0_15_bbox_31      |     1|
|141   |design_1_util_vector_logic_0_16_bbox_154     |     1|
|142   |design_1_util_vector_logic_0_17_bbox_149     |     1|
|143   |design_1_util_vector_logic_0_18_bbox_133     |     1|
|144   |design_1_util_vector_logic_0_19_bbox_138     |     1|
|145   |design_1_util_vector_logic_0_20_bbox_56      |     1|
|146   |design_1_util_vector_logic_0_23_bbox_72      |     1|
|147   |design_1_util_vector_logic_0_26_bbox_49      |     1|
|148   |design_1_util_vector_logic_0_27_bbox_51      |     1|
|149   |design_1_util_vector_logic_0_28_bbox_106     |     1|
|150   |design_1_util_vector_logic_0_29_bbox_101     |     1|
|151   |design_1_util_vector_logic_0_36_bbox_20      |     1|
|152   |design_1_util_vector_logic_0_39_bbox_13      |     1|
|153   |design_1_util_vector_logic_0_40_bbox_15      |     1|
|154   |design_1_util_vector_logic_0_41_bbox_183     |     1|
|155   |design_1_util_vector_logic_0_7_bbox_90       |     1|
|156   |design_1_util_vector_logic_0_8_bbox_91       |     1|
|157   |design_1_util_vector_logic_0_9_bbox_117      |     1|
|158   |design_1_util_vector_logic_1_0_bbox_118      |     1|
|159   |design_1_util_vector_logic_1_10_bbox_150     |     1|
|160   |design_1_util_vector_logic_1_11_bbox_148     |     1|
|161   |design_1_util_vector_logic_1_12_bbox_134     |     1|
|162   |design_1_util_vector_logic_1_13_bbox_139     |     1|
|163   |design_1_util_vector_logic_1_14_bbox_132     |     1|
|164   |design_1_util_vector_logic_1_15_bbox_57      |     1|
|165   |design_1_util_vector_logic_1_1_bbox_123      |     1|
|166   |design_1_util_vector_logic_1_22_bbox_50      |     1|
|167   |design_1_util_vector_logic_1_23_bbox_52      |     1|
|168   |design_1_util_vector_logic_1_24_bbox_107     |     1|
|169   |design_1_util_vector_logic_1_25_bbox_102     |     1|
|170   |design_1_util_vector_logic_1_26_bbox_100     |     1|
|171   |design_1_util_vector_logic_1_2_bbox_86       |     1|
|172   |design_1_util_vector_logic_1_36_bbox_21      |     1|
|173   |design_1_util_vector_logic_1_39_bbox_14      |     1|
|174   |design_1_util_vector_logic_1_3_bbox_84       |     1|
|175   |design_1_util_vector_logic_1_40_bbox_16      |     1|
|176   |design_1_util_vector_logic_1_41_bbox_184     |     1|
|177   |design_1_util_vector_logic_1_5_bbox_116      |     1|
|178   |design_1_util_vector_logic_1_6_bbox_39       |     1|
|179   |design_1_util_vector_logic_1_7_bbox_34       |     1|
|180   |design_1_util_vector_logic_1_8_bbox_32       |     1|
|181   |design_1_util_vector_logic_1_9_bbox_155      |     1|
|182   |design_1_util_vector_logic_2_0_bbox_92       |     1|
|183   |design_1_util_vector_logic_2_11_bbox_22      |     1|
|184   |design_1_util_vector_logic_2_1_bbox_124      |     1|
|185   |design_1_util_vector_logic_2_2_bbox_40       |     1|
|186   |design_1_util_vector_logic_2_3_bbox_156      |     1|
|187   |design_1_util_vector_logic_2_4_bbox_140      |     1|
|188   |design_1_util_vector_logic_2_5_bbox_58       |     1|
|189   |design_1_util_vector_logic_2_6_bbox_73       |     1|
|190   |design_1_util_vector_logic_2_7_bbox_108      |     1|
|191   |design_1_xbar_3_bbox_65                      |     1|
|192   |design_1_zynq_ultra_ps_e_0_0_bbox_191        |     1|
|193   |IBUF                                         |     1|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+------------------------------+------+
|      |Instance                   |Module                        |Cells |
+------+---------------------------+------------------------------+------+
|1     |top                        |                              | 42137|
|2     |  design_1_i               |design_1                      | 42136|
|3     |    MTS_Block              |MTS_Block_imp_1FQFZRG         |     9|
|4     |      xlconstant_0         |design_1_xlconstant_0_3       |     0|
|5     |    adc_tile0              |adc_tile0_imp_SRVIHM          |  2808|
|6     |      control_switch0      |control_switch0_imp_1HRF03I   |     2|
|7     |      control_switch1      |control_switch1_imp_1NKTQ4D   |     2|
|8     |      soft_reset           |soft_reset_imp_581ZPF         |     5|
|9     |        xlconstant_0       |design_1_xlconstant_0_23      |     0|
|10    |        xlslice_0          |design_1_xlslice_0_21         |     0|
|11    |    adc_tile2              |adc_tile2_imp_KBRP3W          |  2808|
|12    |      control_switch0      |control_switch0_imp_MNII5F    |     2|
|13    |      control_switch1      |control_switch1_imp_JNXS0W    |     2|
|14    |      soft_reset           |soft_reset_imp_1NYQ6J3        |     5|
|15    |        xlconstant_0       |design_1_xlconstant_0_7       |     0|
|16    |        xlslice_0          |design_1_xlslice_0_9          |     0|
|17    |    adc_tile3              |adc_tile3_imp_Q56GM7          |  2808|
|18    |      control_switch0      |control_switch0_imp_1VR36NH   |     2|
|19    |      control_switch1      |control_switch1_imp_1R2Q626   |     2|
|20    |      soft_reset           |soft_reset_imp_1GKNWZT        |     5|
|21    |        xlconstant_0       |design_1_xlconstant_0_12      |     0|
|22    |        xlslice_0          |design_1_xlslice_0_13         |     0|
|23    |    axi_interconnect_2     |design_1_axi_interconnect_2_0 |  3604|
|24    |      s00_couplers         |s00_couplers_imp_XOWISC       |   519|
|25    |    channel_mux            |channel_mux_imp_84ELAI        |  2873|
|26    |      soft_reset           |soft_reset_imp_WKDZEC         |     3|
|27    |        xlconstant_0       |design_1_xlconstant_0_13      |     0|
|28    |        xlslice_0          |design_1_xlslice_0_16         |     0|
|29    |      xlslice_0            |design_1_xlslice_0_14         |     0|
|30    |    control_block          |control_block_imp_10CR7DP     |     2|
|31    |      globalstart_gpio_adc |design_1_globalstart_gpio_0   |     0|
|32    |      globalstart_gpio_dac |design_1_xlslice_0_6          |     0|
|33    |      xlconstant_0         |design_1_xlconstant_0_2       |     0|
|34    |    dac_block0_tile0       |dac_block0_tile0_imp_4DSL3W   |  2583|
|35    |      control_localstart   |control_localstart_imp_6UKOLD |     2|
|36    |        localstart_gpio    |design_1_xlslice_1_0          |     0|
|37    |        xlconstant_0       |design_1_xlconstant_0_5       |     0|
|38    |      control_switch1      |control_switch1_imp_1OSOHPW   |     2|
|39    |      loopback_gpio        |design_1_xlslice_0_1          |     0|
|40    |      soft_reset           |soft_reset_imp_I5T3QQ         |     5|
|41    |        xlconstant_0       |design_1_xlconstant_0_0       |     0|
|42    |        xlslice_0          |design_1_xlslice_0_2          |     0|
|43    |    dac_block0_tile1       |dac_block0_tile1_imp_6UVBMN   |  2539|
|44    |      control_localstart   |control_localstart_imp_6YR6AK |     2|
|45    |        localstart_gpio    |design_1_localstart_gpio_4    |     0|
|46    |        xlconstant_0       |design_1_xlconstant_0_16      |     0|
|47    |      control_switch1      |control_switch1_imp_Z4GTYY    |     2|
|48    |      loopback_gpio        |design_1_loopback_gpio_1      |     0|
|49    |      soft_reset           |soft_reset_imp_A0CL84         |     5|
|50    |        xlconstant_0       |design_1_xlconstant_0_15      |     0|
|51    |        xlslice_0          |design_1_xlslice_0_17         |     0|
|52    |    dac_block1_tile0       |dac_block1_tile0_imp_1EK4HF8  |  2539|
|53    |      control_localstart   |control_localstart_imp_GP36WN |     2|
|54    |        localstart_gpio    |design_1_localstart_gpio_1    |     0|
|55    |        xlconstant_0       |design_1_xlconstant_0_6       |     0|
|56    |      control_switch       |control_switch_imp_MWO6HJ     |     2|
|57    |      soft_reset           |soft_reset_imp_1A695T1        |     5|
|58    |        xlconstant_0       |design_1_xlconstant_0_4       |     0|
|59    |        xlslice_0          |design_1_xlslice_0_7          |     0|
|60    |      xlslice_0            |design_1_xlslice_0_8          |     0|
|61    |    dac_block2_tile0       |dac_block2_tile0_imp_1AF11ZH  |  2539|
|62    |      control_localstart   |control_localstart_imp_MNSFSD |     2|
|63    |        localstart_gpio    |design_1_localstart_gpio_3    |     0|
|64    |        xlconstant_0       |design_1_xlconstant_0_11      |     0|
|65    |      control_switch       |control_switch_imp_65K3IN     |     2|
|66    |      soft_reset           |soft_reset_imp_NDH8IL         |     5|
|67    |        xlconstant_0       |design_1_xlconstant_0_10      |     0|
|68    |        xlslice_0          |design_1_xlslice_0_11         |     0|
|69    |      xlslice_0            |design_1_xlslice_0_12         |     0|
|70    |    dac_block3_tile0       |dac_block3_tile0_imp_8IL4MD   |  2539|
|71    |      control_localstart   |control_localstart_imp_WIAY1N |     2|
|72    |        localstart_gpio    |design_1_localstart_gpio_2    |     0|
|73    |        xlconstant_0       |design_1_xlconstant_0_9       |     0|
|74    |      control_switch1      |control_switch1_imp_1JJTLTZ   |     2|
|75    |      loopback_gpio        |design_1_loopback_gpio_0      |     0|
|76    |      soft_reset           |soft_reset_imp_1DPD8EI        |     5|
|77    |        xlconstant_0       |design_1_xlconstant_0_8       |     0|
|78    |        xlslice_0          |design_1_xlslice_0_10         |     0|
|79    |    dac_dma_block          |dac_dma_block_imp_1CO7CYH     |  2805|
|80    |    ddr_block              |ddr_block_imp_118PY8B         |  6705|
|81    |    reset_block            |reset_block_imp_163H2QK       |    20|
|82    |    rx_channelizer         |rx_channelizer_imp_1PBO7PJ    |  1382|
|83    |      control_switch0      |control_switch0_imp_1NDG7KQ   |     2|
|84    |    tx_channelizer         |tx_channelizer_imp_1CTLND3    |  1161|
|85    |      xlslice_0            |design_1_xlslice_0_23         |     0|
|86    |      xlslice_1            |design_1_xlslice_0_24         |     0|
|87    |      xlslice_2            |design_1_xlslice_0_25         |     0|
|88    |      xlslice_3            |design_1_xlslice_0_26         |     0|
|89    |    xlconstant_0           |design_1_xlconstant_0_14      |     0|
+------+---------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3073.473 ; gain = 723.668 ; free physical = 39439 ; free virtual = 104388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 3073.473 ; gain = 410.637 ; free physical = 39478 ; free virtual = 104428
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 3073.480 ; gain = 723.668 ; free physical = 39492 ; free virtual = 104441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.066 ; gain = 0.000 ; free physical = 39386 ; free virtual = 104335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
612 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 3142.066 ; gain = 1604.770 ; free physical = 39489 ; free virtual = 104439
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3142.066 ; gain = 0.000 ; free physical = 39489 ; free virtual = 104439
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/mmW_2x2+uW_4x4/Basic_1x1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 17:25:35 2021...
