Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system.qsys --block-symbol-file --output-directory=/home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading static_shmem_h_all/system.qsys
Progress: Reading input file
Progress: Adding ack_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module ack_fifo
Progress: Adding barrier [altera_avalon_mutex 17.0]
Progress: Parameterizing module barrier
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding manager [altera_nios2_gen2 17.0]
Progress: Parameterizing module manager
Progress: Adding manager_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module manager_jtag_uart
Progress: Adding pcu [altera_avalon_performance_counter 17.0]
Progress: Parameterizing module pcu
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding cpu_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module cpu_ocm
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding worker_out [altera_avalon_mm_bridge 17.0]
Progress: Parameterizing module worker_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.barrier: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: system.manager_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system.qsys --synthesis=VHDL --output-directory=/home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading static_shmem_h_all/system.qsys
Progress: Reading input file
Progress: Adding ack_fifo [altera_avalon_fifo 17.0]
Progress: Parameterizing module ack_fifo
Progress: Adding barrier [altera_avalon_mutex 17.0]
Progress: Parameterizing module barrier
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding manager [altera_nios2_gen2 17.0]
Progress: Parameterizing module manager
Progress: Adding manager_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module manager_jtag_uart
Progress: Adding pcu [altera_avalon_performance_counter 17.0]
Progress: Parameterizing module pcu
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.barrier: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: system.manager_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: ack_fifo: Starting RTL generation for module 'system_ack_fifo'
Info: ack_fifo:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_ack_fifo --dir=/tmp/alt7511_5790974763380727713.dir/0002_ack_fifo_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0002_ack_fifo_gen//system_ack_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: ack_fifo: Done RTL generation for module 'system_ack_fifo'
Info: ack_fifo: "system" instantiated altera_avalon_fifo "ack_fifo"
Info: barrier: Starting RTL generation for module 'system_barrier'
Info: barrier:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=system_barrier --dir=/tmp/alt7511_5790974763380727713.dir/0003_barrier_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0003_barrier_gen//system_barrier_component_configuration.pl  --do_build_sim=0  ]
Info: barrier: Done RTL generation for module 'system_barrier'
Info: barrier: "system" instantiated altera_avalon_mutex "barrier"
Info: manager: "system" instantiated altera_nios2_gen2 "manager"
Info: manager_jtag_uart: Starting RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_manager_jtag_uart --dir=/tmp/alt7511_5790974763380727713.dir/0004_manager_jtag_uart_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0004_manager_jtag_uart_gen//system_manager_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: manager_jtag_uart: Done RTL generation for module 'system_manager_jtag_uart'
Info: manager_jtag_uart: "system" instantiated altera_avalon_jtag_uart "manager_jtag_uart"
Info: pcu: Starting RTL generation for module 'system_pcu'
Info: pcu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_pcu --dir=/tmp/alt7511_5790974763380727713.dir/0005_pcu_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0005_pcu_gen//system_pcu_component_configuration.pl  --do_build_sim=0  ]
Info: pcu: Done RTL generation for module 'system_pcu'
Info: pcu: "system" instantiated altera_avalon_performance_counter "pcu"
Info: pll_0: "system" instantiated altera_pll "pll_0"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=/tmp/alt7511_5790974763380727713.dir/0007_sdram_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0007_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: shared_ocm: Starting RTL generation for module 'system_shared_ocm'
Info: shared_ocm:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=/tmp/alt7511_5790974763380727713.dir/0008_shared_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: shared_ocm: Done RTL generation for module 'system_shared_ocm'
Info: shared_ocm: "system" instantiated altera_avalon_onchip_memory2 "shared_ocm"
Info: worker0: "system" instantiated worker "worker0"
Info: worker1: "system" instantiated worker "worker1"
Info: worker2: "system" instantiated worker "worker2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_manager_cpu'
Info: cpu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=/tmp/alt7511_5790974763380727713.dir/0011_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7511_5790974763380727713.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.11 20:15:09 (*) Starting Nios II generation
Info: cpu: # 2017.12.11 20:15:09 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.11 20:15:10 (*)   Plaintext license not found.
Info: cpu: # 2017.12.11 20:15:10 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.11 20:15:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.11 20:15:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.11 20:15:11 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.11 20:15:11 (*)     Testbench
Info: cpu: # 2017.12.11 20:15:11 (*)     Instruction decoding
Info: cpu: # 2017.12.11 20:15:11 (*)       Instruction fields
Info: cpu: # 2017.12.11 20:15:11 (*)       Instruction decodes
Info: cpu: # 2017.12.11 20:15:12 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.11 20:15:12 (*)       Instruction controls
Info: cpu: # 2017.12.11 20:15:12 (*)     Pipeline frontend
Info: cpu: # 2017.12.11 20:15:12 (*)     Pipeline backend
Info: cpu: # 2017.12.11 20:15:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.11 20:15:16 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.11 20:15:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_manager_cpu'
Info: cpu: "manager" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: "worker0" instantiated altera_nios2_gen2 "cpu"
Info: cpu_ocm: Starting RTL generation for module 'system_worker0_cpu_ocm'
Info: cpu_ocm:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_worker0_cpu_ocm --dir=/tmp/alt7511_5790974763380727713.dir/0012_cpu_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0012_cpu_ocm_gen//system_worker0_cpu_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: cpu_ocm: Done RTL generation for module 'system_worker0_cpu_ocm'
Info: cpu_ocm: "worker0" instantiated altera_avalon_onchip_memory2 "cpu_ocm"
Info: worker_out: "worker0" instantiated altera_avalon_mm_bridge "worker_out"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "worker0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu: "worker1" instantiated altera_nios2_gen2 "cpu"
Info: cpu_ocm: Starting RTL generation for module 'system_worker1_cpu_ocm'
Info: cpu_ocm:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_worker1_cpu_ocm --dir=/tmp/alt7511_5790974763380727713.dir/0014_cpu_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0014_cpu_ocm_gen//system_worker1_cpu_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: cpu_ocm: Done RTL generation for module 'system_worker1_cpu_ocm'
Info: cpu_ocm: "worker1" instantiated altera_avalon_onchip_memory2 "cpu_ocm"
Info: cpu: "worker2" instantiated altera_nios2_gen2 "cpu"
Info: cpu_ocm: Starting RTL generation for module 'system_worker2_cpu_ocm'
Info: cpu_ocm:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_worker2_cpu_ocm --dir=/tmp/alt7511_5790974763380727713.dir/0015_cpu_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7511_5790974763380727713.dir/0015_cpu_ocm_gen//system_worker2_cpu_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: cpu_ocm: Done RTL generation for module 'system_worker2_cpu_ocm'
Info: cpu_ocm: "worker2" instantiated altera_avalon_onchip_memory2 "cpu_ocm"
Info: manager_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "manager_data_master_translator"
Info: manager_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "manager_jtag_uart_avalon_jtag_slave_translator"
Info: manager_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "manager_data_master_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "manager_jtag_uart_avalon_jtag_slave_agent"
Info: manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "manager_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: manager_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "manager_data_master_limiter"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: cpu: Starting RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=/tmp/alt7511_5790974763380727713.dir/0048_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7511_5790974763380727713.dir/0048_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.11 20:15:20 (*) Starting Nios II generation
Info: cpu: # 2017.12.11 20:15:20 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.11 20:15:20 (*)   Plaintext license not found.
Info: cpu: # 2017.12.11 20:15:20 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.11 20:15:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.11 20:15:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.11 20:15:21 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.11 20:15:21 (*)     Testbench
Info: cpu: # 2017.12.11 20:15:21 (*)     Instruction decoding
Info: cpu: # 2017.12.11 20:15:21 (*)       Instruction fields
Info: cpu: # 2017.12.11 20:15:21 (*)       Instruction decodes
Info: cpu: # 2017.12.11 20:15:22 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.11 20:15:22 (*)       Instruction controls
Info: cpu: # 2017.12.11 20:15:22 (*)     Pipeline frontend
Info: cpu: # 2017.12.11 20:15:22 (*)     Pipeline backend
Info: cpu: # 2017.12.11 20:15:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.11 20:15:27 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.11 20:15:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v3/code/static_shmem_h_all/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'system_worker1_cpu_cpu'
Info: cpu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=/tmp/alt7511_5790974763380727713.dir/0061_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7511_5790974763380727713.dir/0061_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.11 20:15:28 (*) Starting Nios II generation
Info: cpu: # 2017.12.11 20:15:28 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.11 20:15:29 (*)   Plaintext license not found.
Info: cpu: # 2017.12.11 20:15:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.11 20:15:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.11 20:15:29 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.11 20:15:29 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.11 20:15:29 (*)     Testbench
Info: cpu: # 2017.12.11 20:15:30 (*)     Instruction decoding
Info: cpu: # 2017.12.11 20:15:30 (*)       Instruction fields
Info: cpu: # 2017.12.11 20:15:30 (*)       Instruction decodes
Info: cpu: # 2017.12.11 20:15:30 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.11 20:15:30 (*)       Instruction controls
Info: cpu: # 2017.12.11 20:15:31 (*)     Pipeline frontend
Info: cpu: # 2017.12.11 20:15:31 (*)     Pipeline backend
Info: cpu: # 2017.12.11 20:15:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.11 20:15:35 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.11 20:15:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'system_worker2_cpu_cpu'
Info: cpu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=/tmp/alt7511_5790974763380727713.dir/0062_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7511_5790974763380727713.dir/0062_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.11 20:15:36 (*) Starting Nios II generation
Info: cpu: # 2017.12.11 20:15:36 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.11 20:15:37 (*)   Plaintext license not found.
Info: cpu: # 2017.12.11 20:15:37 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.11 20:15:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.11 20:15:38 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.11 20:15:38 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.11 20:15:38 (*)     Testbench
Info: cpu: # 2017.12.11 20:15:38 (*)     Instruction decoding
Info: cpu: # 2017.12.11 20:15:38 (*)       Instruction fields
Info: cpu: # 2017.12.11 20:15:38 (*)       Instruction decodes
Info: cpu: # 2017.12.11 20:15:39 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.11 20:15:39 (*)       Instruction controls
Info: cpu: # 2017.12.11 20:15:39 (*)     Pipeline frontend
Info: cpu: # 2017.12.11 20:15:39 (*)     Pipeline backend
Info: cpu: # 2017.12.11 20:15:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.11 20:15:43 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.11 20:15:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 75 modules, 145 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
