// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_HH_
#define _pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_42_16_1_1.h"
#include "pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_signal< sc_lv<2> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s);

    ~pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_0_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_1_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_2_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_3_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_4_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_5_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_6_U;
    pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS* line_buffer_Array_V_3_0_7_U;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U178;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U179;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U180;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U181;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U182;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U183;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U184;
    myproject_mux_42_16_1_1<1,1,16,16,16,16,2,16>* myproject_mux_42_16_1_1_U185;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<16> > kernel_data_V_3_8;
    sc_signal< sc_lv<16> > kernel_data_V_3_9;
    sc_signal< sc_lv<16> > kernel_data_V_3_10;
    sc_signal< sc_lv<16> > kernel_data_V_3_11;
    sc_signal< sc_lv<16> > kernel_data_V_3_12;
    sc_signal< sc_lv<16> > kernel_data_V_3_13;
    sc_signal< sc_lv<16> > kernel_data_V_3_14;
    sc_signal< sc_lv<16> > kernel_data_V_3_15;
    sc_signal< sc_lv<16> > kernel_data_V_3_24;
    sc_signal< sc_lv<16> > kernel_data_V_3_25;
    sc_signal< sc_lv<16> > kernel_data_V_3_26;
    sc_signal< sc_lv<16> > kernel_data_V_3_27;
    sc_signal< sc_lv<16> > kernel_data_V_3_28;
    sc_signal< sc_lv<16> > kernel_data_V_3_29;
    sc_signal< sc_lv<16> > kernel_data_V_3_30;
    sc_signal< sc_lv<16> > kernel_data_V_3_31;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_3_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_4_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_4_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_4_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_5_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_5_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_5_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_6_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_6_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_6_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_7_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_7_we0;
    sc_signal< sc_lv<16> > line_buffer_Array_V_3_0_7_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1336;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > and_ln191_2_reg_1473;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<5> > indvar_flatten_reg_398;
    sc_signal< sc_lv<1> > icmp_ln241_fu_420_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op28;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< sc_logic > io_acc_block_signal_op185;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1336_pp0_iter1_reg;
    sc_signal< sc_lv<5> > add_ln241_fu_426_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > pool_window_3_V_reg_1345;
    sc_signal< sc_lv<16> > pool_window_3_V_1_reg_1353;
    sc_signal< sc_lv<16> > pool_window_3_V_2_reg_1361;
    sc_signal< sc_lv<16> > pool_window_3_V_3_reg_1369;
    sc_signal< sc_lv<16> > pool_window_3_V_4_reg_1377;
    sc_signal< sc_lv<16> > pool_window_3_V_5_reg_1385;
    sc_signal< sc_lv<16> > pool_window_3_V_6_reg_1393;
    sc_signal< sc_lv<16> > pool_window_3_V_7_reg_1401;
    sc_signal< sc_lv<16> > pool_window_1_V_reg_1409;
    sc_signal< sc_lv<16> > pool_window_1_V_1_reg_1417;
    sc_signal< sc_lv<16> > pool_window_1_V_2_reg_1425;
    sc_signal< sc_lv<16> > pool_window_1_V_3_reg_1433;
    sc_signal< sc_lv<16> > pool_window_1_V_4_reg_1441;
    sc_signal< sc_lv<16> > pool_window_1_V_5_reg_1449;
    sc_signal< sc_lv<16> > pool_window_1_V_6_reg_1457;
    sc_signal< sc_lv<16> > pool_window_1_V_7_reg_1465;
    sc_signal< sc_lv<1> > and_ln191_2_fu_740_p2;
    sc_signal< sc_lv<16> > tmp_data_0_V_fu_796_p6;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1477;
    sc_signal< sc_lv<16> > tmp_data_1_V_fu_858_p6;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1482;
    sc_signal< sc_lv<16> > tmp_data_2_V_fu_920_p6;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1487;
    sc_signal< sc_lv<16> > tmp_data_3_V_fu_982_p6;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1492;
    sc_signal< sc_lv<16> > tmp_data_4_V_fu_1044_p6;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1497;
    sc_signal< sc_lv<16> > tmp_data_5_V_fu_1106_p6;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1502;
    sc_signal< sc_lv<16> > tmp_data_6_V_fu_1168_p6;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1507;
    sc_signal< sc_lv<16> > tmp_data_7_V_fu_1230_p6;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1512;
    sc_signal< sc_lv<1> > icmp_ln212_fu_1242_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_1517;
    sc_signal< sc_lv<1> > icmp_ln216_fu_1292_p2;
    sc_signal< sc_lv<32> > select_ln222_fu_1316_p3;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_409;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_409;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_storemerge_i_i_reg_409;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_storemerge_i_i_reg_409;
    sc_signal< sc_lv<32> > add_ln225_fu_1248_p2;
    sc_signal< sc_lv<32> > select_ln227_fu_1266_p3;
    sc_signal< sc_lv<32> > add_ln220_fu_1298_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln191_fu_692_p2;
    sc_signal< sc_lv<1> > icmp_ln191_1_fu_702_p2;
    sc_signal< sc_lv<1> > icmp_ln191_2_fu_712_p2;
    sc_signal< sc_lv<1> > icmp_ln191_3_fu_722_p2;
    sc_signal< sc_lv<1> > and_ln191_1_fu_734_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_728_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_746_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_758_p2;
    sc_signal< sc_lv<16> > select_ln65_fu_751_p3;
    sc_signal< sc_lv<16> > select_ln65_2_fu_771_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_778_p2;
    sc_signal< sc_lv<2> > select_ln65_1_fu_763_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_784_p1;
    sc_signal< sc_lv<2> > tmp_data_0_V_fu_796_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_808_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_820_p2;
    sc_signal< sc_lv<16> > select_ln65_4_fu_813_p3;
    sc_signal< sc_lv<16> > select_ln65_6_fu_833_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_840_p2;
    sc_signal< sc_lv<2> > select_ln65_5_fu_825_p3;
    sc_signal< sc_lv<2> > zext_ln65_1_fu_846_p1;
    sc_signal< sc_lv<2> > tmp_data_1_V_fu_858_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_870_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_882_p2;
    sc_signal< sc_lv<16> > select_ln65_8_fu_875_p3;
    sc_signal< sc_lv<16> > select_ln65_10_fu_895_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_902_p2;
    sc_signal< sc_lv<2> > select_ln65_9_fu_887_p3;
    sc_signal< sc_lv<2> > zext_ln65_2_fu_908_p1;
    sc_signal< sc_lv<2> > tmp_data_2_V_fu_920_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_932_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_944_p2;
    sc_signal< sc_lv<16> > select_ln65_12_fu_937_p3;
    sc_signal< sc_lv<16> > select_ln65_14_fu_957_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_964_p2;
    sc_signal< sc_lv<2> > select_ln65_13_fu_949_p3;
    sc_signal< sc_lv<2> > zext_ln65_3_fu_970_p1;
    sc_signal< sc_lv<2> > tmp_data_3_V_fu_982_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_994_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_1006_p2;
    sc_signal< sc_lv<16> > select_ln65_16_fu_999_p3;
    sc_signal< sc_lv<16> > select_ln65_18_fu_1019_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_1026_p2;
    sc_signal< sc_lv<2> > select_ln65_17_fu_1011_p3;
    sc_signal< sc_lv<2> > zext_ln65_4_fu_1032_p1;
    sc_signal< sc_lv<2> > tmp_data_4_V_fu_1044_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_1056_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_1068_p2;
    sc_signal< sc_lv<16> > select_ln65_20_fu_1061_p3;
    sc_signal< sc_lv<16> > select_ln65_22_fu_1081_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_1088_p2;
    sc_signal< sc_lv<2> > select_ln65_21_fu_1073_p3;
    sc_signal< sc_lv<2> > zext_ln65_5_fu_1094_p1;
    sc_signal< sc_lv<2> > tmp_data_5_V_fu_1106_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_1118_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_1130_p2;
    sc_signal< sc_lv<16> > select_ln65_24_fu_1123_p3;
    sc_signal< sc_lv<16> > select_ln65_26_fu_1143_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_1150_p2;
    sc_signal< sc_lv<2> > select_ln65_25_fu_1135_p3;
    sc_signal< sc_lv<2> > zext_ln65_6_fu_1156_p1;
    sc_signal< sc_lv<2> > tmp_data_6_V_fu_1168_p5;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_1180_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_1192_p2;
    sc_signal< sc_lv<16> > select_ln65_28_fu_1185_p3;
    sc_signal< sc_lv<16> > select_ln65_30_fu_1205_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_1212_p2;
    sc_signal< sc_lv<2> > select_ln65_29_fu_1197_p3;
    sc_signal< sc_lv<2> > zext_ln65_7_fu_1218_p1;
    sc_signal< sc_lv<2> > tmp_data_7_V_fu_1230_p5;
    sc_signal< sc_lv<32> > add_ln227_fu_1260_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_1310_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_326;
    sc_signal< bool > ap_condition_359;
    sc_signal< bool > ap_condition_964;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_1298_p2();
    void thread_add_ln222_fu_1310_p2();
    void thread_add_ln225_fu_1248_p2();
    void thread_add_ln227_fu_1260_p2();
    void thread_add_ln241_fu_426_p2();
    void thread_and_ln191_1_fu_734_p2();
    void thread_and_ln191_2_fu_740_p2();
    void thread_and_ln191_fu_728_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_326();
    void thread_ap_condition_359();
    void thread_ap_condition_964();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_409();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_icmp_ln1496_10_fu_840_p2();
    void thread_icmp_ln1496_11_fu_870_p2();
    void thread_icmp_ln1496_12_fu_882_p2();
    void thread_icmp_ln1496_13_fu_902_p2();
    void thread_icmp_ln1496_14_fu_944_p2();
    void thread_icmp_ln1496_15_fu_964_p2();
    void thread_icmp_ln1496_16_fu_1006_p2();
    void thread_icmp_ln1496_17_fu_1026_p2();
    void thread_icmp_ln1496_18_fu_1068_p2();
    void thread_icmp_ln1496_19_fu_1088_p2();
    void thread_icmp_ln1496_1_fu_758_p2();
    void thread_icmp_ln1496_20_fu_1130_p2();
    void thread_icmp_ln1496_21_fu_1150_p2();
    void thread_icmp_ln1496_22_fu_1192_p2();
    void thread_icmp_ln1496_23_fu_1212_p2();
    void thread_icmp_ln1496_2_fu_778_p2();
    void thread_icmp_ln1496_3_fu_932_p2();
    void thread_icmp_ln1496_4_fu_994_p2();
    void thread_icmp_ln1496_5_fu_1056_p2();
    void thread_icmp_ln1496_6_fu_1118_p2();
    void thread_icmp_ln1496_7_fu_1180_p2();
    void thread_icmp_ln1496_8_fu_808_p2();
    void thread_icmp_ln1496_9_fu_820_p2();
    void thread_icmp_ln1496_fu_746_p2();
    void thread_icmp_ln191_1_fu_702_p2();
    void thread_icmp_ln191_2_fu_712_p2();
    void thread_icmp_ln191_3_fu_722_p2();
    void thread_icmp_ln191_fu_692_p2();
    void thread_icmp_ln212_fu_1242_p2();
    void thread_icmp_ln216_fu_1292_p2();
    void thread_icmp_ln241_fu_420_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op185();
    void thread_io_acc_block_signal_op28();
    void thread_line_buffer_Array_V_3_0_0_ce0();
    void thread_line_buffer_Array_V_3_0_0_we0();
    void thread_line_buffer_Array_V_3_0_1_ce0();
    void thread_line_buffer_Array_V_3_0_1_we0();
    void thread_line_buffer_Array_V_3_0_2_ce0();
    void thread_line_buffer_Array_V_3_0_2_we0();
    void thread_line_buffer_Array_V_3_0_3_ce0();
    void thread_line_buffer_Array_V_3_0_3_we0();
    void thread_line_buffer_Array_V_3_0_4_ce0();
    void thread_line_buffer_Array_V_3_0_4_we0();
    void thread_line_buffer_Array_V_3_0_5_ce0();
    void thread_line_buffer_Array_V_3_0_5_we0();
    void thread_line_buffer_Array_V_3_0_6_ce0();
    void thread_line_buffer_Array_V_3_0_6_we0();
    void thread_line_buffer_Array_V_3_0_7_ce0();
    void thread_line_buffer_Array_V_3_0_7_we0();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln222_fu_1316_p3();
    void thread_select_ln227_fu_1266_p3();
    void thread_select_ln65_10_fu_895_p3();
    void thread_select_ln65_12_fu_937_p3();
    void thread_select_ln65_13_fu_949_p3();
    void thread_select_ln65_14_fu_957_p3();
    void thread_select_ln65_16_fu_999_p3();
    void thread_select_ln65_17_fu_1011_p3();
    void thread_select_ln65_18_fu_1019_p3();
    void thread_select_ln65_1_fu_763_p3();
    void thread_select_ln65_20_fu_1061_p3();
    void thread_select_ln65_21_fu_1073_p3();
    void thread_select_ln65_22_fu_1081_p3();
    void thread_select_ln65_24_fu_1123_p3();
    void thread_select_ln65_25_fu_1135_p3();
    void thread_select_ln65_26_fu_1143_p3();
    void thread_select_ln65_28_fu_1185_p3();
    void thread_select_ln65_29_fu_1197_p3();
    void thread_select_ln65_2_fu_771_p3();
    void thread_select_ln65_30_fu_1205_p3();
    void thread_select_ln65_4_fu_813_p3();
    void thread_select_ln65_5_fu_825_p3();
    void thread_select_ln65_6_fu_833_p3();
    void thread_select_ln65_8_fu_875_p3();
    void thread_select_ln65_9_fu_887_p3();
    void thread_select_ln65_fu_751_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_data_0_V_fu_796_p5();
    void thread_tmp_data_1_V_fu_858_p5();
    void thread_tmp_data_2_V_fu_920_p5();
    void thread_tmp_data_3_V_fu_982_p5();
    void thread_tmp_data_4_V_fu_1044_p5();
    void thread_tmp_data_5_V_fu_1106_p5();
    void thread_tmp_data_6_V_fu_1168_p5();
    void thread_tmp_data_7_V_fu_1230_p5();
    void thread_zext_ln65_1_fu_846_p1();
    void thread_zext_ln65_2_fu_908_p1();
    void thread_zext_ln65_3_fu_970_p1();
    void thread_zext_ln65_4_fu_1032_p1();
    void thread_zext_ln65_5_fu_1094_p1();
    void thread_zext_ln65_6_fu_1156_p1();
    void thread_zext_ln65_7_fu_1218_p1();
    void thread_zext_ln65_fu_784_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
