Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Apr 20 19:47:15 2019
| Host         : caffe-OptiPlex-5050 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file RISCV_Top_control_sets_placed.rpt
| Design       : RISCV_Top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           21 |
| No           | No                    | Yes                    |             180 |           85 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2048 |         1690 |
| Yes          | No                    | Yes                    |            1307 |          553 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                 |                                     |                  |                5 |             20 |
|  rv/EX_MEM/genblk1[179].f/E[0] |                                     |                  |               16 |             30 |
|  rclk_IBUF_BUFG                | rv/IF_ID/genblk1[66].f/q_reg_0      | rst_IBUF         |               15 |             31 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_22    | rst_IBUF         |               13 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_9     | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_23    | rst_IBUF         |               20 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_24    | rst_IBUF         |               14 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_25    | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_26    | rst_IBUF         |               18 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_27    | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_28    | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_29    | rst_IBUF         |               14 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_3     | rst_IBUF         |               21 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_30    | rst_IBUF         |               17 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_31    | rst_IBUF         |               16 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_4     | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_5     | rst_IBUF         |                9 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_6     | rst_IBUF         |                6 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_7     | rst_IBUF         |               13 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_8     | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_20    | rst_IBUF         |               10 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_1     | rst_IBUF         |               15 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_10    | rst_IBUF         |                9 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_11    | rst_IBUF         |               10 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_12    | rst_IBUF         |                8 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_13    | rst_IBUF         |               11 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_16    | rst_IBUF         |               18 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_14    | rst_IBUF         |               12 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_15    | rst_IBUF         |               13 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_17    | rst_IBUF         |               20 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_18    | rst_IBUF         |               14 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_19    | rst_IBUF         |               19 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_2     | rst_IBUF         |               18 |             32 |
| ~rclk_IBUF_BUFG                | rv/MEM_WB/genblk1[37].f/q_reg_21    | rst_IBUF         |               10 |             32 |
|  rclk_IBUF_BUFG                |                                     | rst_IBUF         |               85 |            180 |
|  rclk_IBUF_BUFG                | rv/EX_MEM/genblk1[164].f/load0      | rst_IBUF         |              118 |            284 |
| ~rclk_IBUF_BUFG                | rv/EX_MEM/genblk1[182].f/q_reg_0[0] |                  |             1690 |           2048 |
+--------------------------------+-------------------------------------+------------------+------------------+----------------+


