//
// File created by:  xmverilog
// Do not modify this file
//
-ACCESS
+rcw

tb_simt_stack
-timescale
1ns/1ps
