Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jun 20 14:26:57 2024
| Host         : Pepsi running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file vta_wrapper_timing_summary_routed.rpt -pb vta_wrapper_timing_summary_routed.pb -rpx vta_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : vta_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.426     -522.550                   1395               104527        0.012        0.000                      0               104527        3.000        0.000                       0                 29472  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_fpga_0                  {0.000 5.000}      10.000          100.000         
vta_i/pll_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_vta_pll_clk_0    {0.000 5.000}      10.000          100.000         
  clkfbout_vta_pll_clk_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                    7.845        0.000                       0                     1  
vta_i/pll_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_vta_pll_clk_0         -1.426     -522.550                   1395               104527        0.012        0.000                      0               104527        3.750        0.000                       0                 29467  
  clkfbout_vta_pll_clk_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/processing_system/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  vta_i/pll_clk/inst/clk_in1
  To Clock:  vta_i/pll_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vta_i/pll_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vta_pll_clk_0
  To Clock:  clk_out1_vta_pll_clk_0

Setup :         1395  Failing Endpoints,  Worst Slack       -1.426ns,  Total Violation     -522.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 5.631ns (52.029%)  route 5.192ns (47.971%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          1.354    10.335    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X67Y78         LUT6 (Prop_lut6_I4_O)        0.329    10.664 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica/O
                         net (fo=2, routed)           1.808    12.472    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/WEBWE[0]_repN_alias
    RAMB36_X5Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.648    11.648    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/CLKBWRCLK
                         clock pessimism              0.004    11.652    
                         clock uncertainty           -0.074    11.578    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.046    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14
  -------------------------------------------------------------------
                         required time                         11.046    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                 -1.426    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.823ns  (logic 5.631ns (52.029%)  route 5.192ns (47.971%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 11.648 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          1.354    10.335    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X67Y78         LUT6 (Prop_lut6_I4_O)        0.329    10.664 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica/O
                         net (fo=2, routed)           1.808    12.472    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/WEBWE[0]_repN_alias
    RAMB36_X5Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.648    11.648    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14/CLKBWRCLK
                         clock pessimism              0.004    11.652    
                         clock uncertainty           -0.074    11.578    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.046    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_14
  -------------------------------------------------------------------
                         required time                         11.046    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                 -1.426    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 5.631ns (52.743%)  route 5.045ns (47.257%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.222    12.325    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.639    11.639    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/CLKBWRCLK
                         clock pessimism              0.004    11.643    
                         clock uncertainty           -0.074    11.569    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.037    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 5.631ns (52.839%)  route 5.026ns (47.161%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.203    12.306    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X5Y13         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.644    11.644    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y13         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/CLKBWRCLK
                         clock pessimism              0.004    11.648    
                         clock uncertainty           -0.074    11.574    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.042    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 5.631ns (52.839%)  route 5.026ns (47.161%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.203    12.306    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X5Y13         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.644    11.644    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y13         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5/CLKBWRCLK
                         clock pessimism              0.004    11.648    
                         clock uncertainty           -0.074    11.574    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.042    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_5
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.659ns  (logic 5.631ns (52.828%)  route 5.028ns (47.172%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.205    12.308    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X4Y11         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.647    11.647    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/CLKBWRCLK
                         clock pessimism              0.004    11.651    
                         clock uncertainty           -0.074    11.577    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.045    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.659ns  (logic 5.631ns (52.828%)  route 5.028ns (47.172%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.205    12.308    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X4Y11         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.647    11.647    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10/CLKBWRCLK
                         clock pessimism              0.004    11.651    
                         clock uncertainty           -0.074    11.577    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.045    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_10
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 5.631ns (52.891%)  route 5.016ns (47.109%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.192    12.296    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.639    11.639    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/CLKBWRCLK
                         clock pessimism              0.004    11.643    
                         clock uncertainty           -0.074    11.569    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.037    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 5.631ns (53.369%)  route 4.920ns (46.631%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.097    12.200    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X4Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.644    11.644    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/CLKBWRCLK
                         clock pessimism              0.004    11.648    
                         clock uncertainty           -0.074    11.574    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.042    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 5.631ns (53.369%)  route 4.920ns (46.631%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.649     1.649    vta_i/compute_0/inst/ap_clk
    SLICE_X35Y88         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.456     2.105 r  vta_i/compute_0/inst/ap_CS_fsm_reg[25]/Q
                         net (fo=10, routed)          0.426     2.531    vta_i/compute_0/inst/ap_CS_fsm_state42
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.053 r  vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.055    vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     6.573 r  vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg/P[11]
                         net (fo=2, routed)           0.962     7.535    vta_i/compute_0/inst/grp_reset_mem_fu_1329/P[11]
    SLICE_X44Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.659 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3/O
                         net (fo=2, routed)           0.640     8.299    vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.124     8.423 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6/O
                         net (fo=1, routed)           0.000     8.423    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.824 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.824    vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.981 f  vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_2/CO[1]
                         net (fo=35, routed)          0.793     9.774    vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.329    10.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp/O
                         net (fo=22, routed)          2.097    12.200    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_1_in[0]
    RAMB36_X4Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       1.644    11.644    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3/CLKBWRCLK
                         clock pessimism              0.004    11.648    
                         clock uncertainty           -0.074    11.574    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.042    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_3
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                 -1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.743%)  route 0.154ns (52.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.659     0.659    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     0.800 r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.154     0.954    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X30Y99         SRL16E                                       r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.845     0.845    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.005     0.840    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.942    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.630     0.630    vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s_aclk
    SLICE_X51Y135        FDRE                                         r  vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=1, routed)           0.207     0.978    vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A
    SLICE_X49Y136        FDRE                                         r  vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.905     0.905    vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s_aclk
    SLICE_X49Y136        FDRE                                         r  vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism             -0.009     0.896    
    SLICE_X49Y136        FDRE (Hold_fdre_C_D)         0.066     0.962    vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.827%)  route 0.180ns (49.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.552     0.552    vta_i/compute_0/inst/ap_clk
    SLICE_X49Y87         FDRE                                         r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[10]/Q
                         net (fo=1, routed)           0.180     0.873    vta_i/compute_0/inst/add_ln700_267_reg_16711[10]
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.918 r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[10]_i_1/O
                         net (fo=1, routed)           0.000     0.918    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[10]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.816     0.816    vta_i/compute_0/inst/ap_clk
    SLICE_X51Y87         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[10]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.091     0.902    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.554     0.554    vta_i/compute_0/inst/ap_clk
    SLICE_X49Y90         FDRE                                         r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[21]/Q
                         net (fo=1, routed)           0.197     0.892    vta_i/compute_0/inst/add_ln700_267_reg_16711[21]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.046     0.938 r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[21]_i_1/O
                         net (fo=1, routed)           0.000     0.938    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[21]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.819     0.819    vta_i/compute_0/inst/ap_clk
    SLICE_X51Y90         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[21]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.107     0.921    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.365%)  route 0.183ns (49.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.553     0.553    vta_i/compute_0/inst/ap_clk
    SLICE_X49Y88         FDRE                                         r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vta_i/compute_0/inst/add_ln700_267_reg_16711_reg[14]/Q
                         net (fo=1, routed)           0.183     0.877    vta_i/compute_0/inst/add_ln700_267_reg_16711[14]
    SLICE_X51Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.922 r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[14]_i_1/O
                         net (fo=1, routed)           0.000     0.922    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286[14]_i_1_n_0
    SLICE_X51Y89         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.818     0.818    vta_i/compute_0/inst/ap_clk
    SLICE_X51Y89         FDRE                                         r  vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[14]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.091     0.904    vta_i/compute_0/inst/dram_idx_assign_0_reg_1286_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.230%)  route 0.224ns (57.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.639     0.639    vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  vta_i/axi_xbar/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.224     1.027    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y97         SRLC32E                                      r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.826     0.826    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.005     0.821    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.004    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/start_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.691     0.691    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X104Y101       FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDRE (Prop_fdre_C_Q)         0.164     0.855 r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq/q_reg[9]/Q
                         net (fo=1, routed)           0.117     0.973    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/fifo_rreq_n_41
    SLICE_X105Y99        FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/start_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.880     0.880    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/ap_clk
    SLICE_X105Y99        FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/start_addr_reg[11]/C
                         clock pessimism             -0.005     0.875    
    SLICE_X105Y99        FDRE (Hold_fdre_C_D)         0.071     0.946    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/start_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 vta_i/load_0/inst/tmp_V_reg_1172_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/load_0/inst/reg_476_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.585%)  route 0.215ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.639     0.639    vta_i/load_0/inst/ap_clk
    SLICE_X47Y147        FDRE                                         r  vta_i/load_0/inst/tmp_V_reg_1172_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vta_i/load_0/inst/tmp_V_reg_1172_reg[71]/Q
                         net (fo=1, routed)           0.215     0.995    vta_i/load_0/inst/p_0_in[7]
    SLICE_X52Y147        FDRE                                         r  vta_i/load_0/inst/reg_476_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.907     0.907    vta_i/load_0/inst/ap_clk
    SLICE_X52Y147        FDRE                                         r  vta_i/load_0/inst/reg_476_reg[7]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.070     0.968    vta_i/load_0/inst/reg_476_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_pp0_iter3_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.141%)  route 0.219ns (60.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.589     0.589    vta_i/compute_0/inst/ap_clk
    SLICE_X79Y49         FDRE                                         r  vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_reg[24]/Q
                         net (fo=1, routed)           0.219     0.949    vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642[24]
    SLICE_X81Y50         FDRE                                         r  vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_pp0_iter3_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.853     0.853    vta_i/compute_0/inst/ap_clk
    SLICE_X81Y50         FDRE                                         r  vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_pp0_iter3_reg_reg[24]/C
                         clock pessimism              0.000     0.853    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.066     0.919    vta_i/compute_0/inst/dst_tensor_0_3_V_6_reg_13642_pp0_iter3_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vta_i/load_0/inst/tmp_V_reg_1172_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/load_0/inst/reg_476_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.813%)  route 0.222ns (61.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.639     0.639    vta_i/load_0/inst/ap_clk
    SLICE_X47Y147        FDRE                                         r  vta_i/load_0/inst/tmp_V_reg_1172_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vta_i/load_0/inst/tmp_V_reg_1172_reg[72]/Q
                         net (fo=1, routed)           0.222     1.002    vta_i/load_0/inst/p_0_in[8]
    SLICE_X52Y147        FDRE                                         r  vta_i/load_0/inst/reg_476_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=29467, routed)       0.907     0.907    vta_i/load_0/inst/ap_clk
    SLICE_X52Y147        FDRE                                         r  vta_i/load_0/inst/reg_476_reg[8]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.072     0.970    vta_i/load_0/inst/reg_476_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vta_pll_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y58      vta_i/compute_0/inst/mul_ln1352_117_reg_15782_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y56      vta_i/compute_0/inst/mul_ln1352_143_reg_15847_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y8       vta_i/compute_0/inst/mul_ln1352_171_reg_15917_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y38      vta_i/compute_0/inst/mul_ln1352_199_reg_15987_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7       vta_i/compute_0/inst/mul_ln1352_223_reg_16047_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y54      vta_i/compute_0/inst/mul_ln1352_119_reg_15787_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y0       vta_i/compute_0/inst/mul_ln1352_145_reg_15852_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y18      vta_i/compute_0/inst/mul_ln1352_173_reg_15922_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4       vta_i/compute_0/inst/mul_ln1352_19_reg_15537_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y21      vta_i/compute_0/inst/mul_ln1352_225_reg_16052_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y100    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y100    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y116    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y107    vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vta_pll_clk_0
  To Clock:  clkfbout_vta_pll_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vta_pll_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   vta_i/pll_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT



