|camera
pi_clk => pi_clk.IN1
pi_rst_n => comb.IN1
pi_rst_n => _.IN1
po_sdram_clk <= pll:pll_inst.c2
po_sdram_cke <= sdram_controller:sdram_controller_dut.po_sdram_cke
po_sdram_cas_n <= sdram_controller:sdram_controller_dut.po_sdram_cas_n
po_sdram_cs_n <= sdram_controller:sdram_controller_dut.po_sdram_cs_n
po_sdram_ras_n <= sdram_controller:sdram_controller_dut.po_sdram_ras_n
po_sdram_we_n <= sdram_controller:sdram_controller_dut.po_sdram_we_n
po_sdram_bank[0] <= sdram_controller:sdram_controller_dut.po_sdram_bank
po_sdram_bank[1] <= sdram_controller:sdram_controller_dut.po_sdram_bank
po_sdram_dqm[0] <= sdram_controller:sdram_controller_dut.po_sdram_dqm
po_sdram_dqm[1] <= sdram_controller:sdram_controller_dut.po_sdram_dqm
po_sdram_addr[0] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[1] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[2] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[3] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[4] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[5] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[6] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[7] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[8] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[9] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[10] <= sdram_controller:sdram_controller_dut.po_sdram_addr
po_sdram_addr[11] <= sdram_controller:sdram_controller_dut.po_sdram_addr
pio_sdram_dq[0] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[1] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[2] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[3] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[4] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[5] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[6] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[7] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[8] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[9] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[10] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[11] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[12] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[13] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[14] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
pio_sdram_dq[15] <> sdram_controller:sdram_controller_dut.pio_sdram_dq
po_vga_rgb[0] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[1] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[2] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[3] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[4] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[5] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[6] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[7] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[8] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[9] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[10] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[11] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[12] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[13] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[14] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_rgb[15] <= vga565_sobel:vga565_sobel.po_rgb
po_vga_hs <= vga565_sobel:vga565_sobel.po_hs
po_vga_vs <= vga565_sobel:vga565_sobel.po_vs
po_cmos_xclk <= po_cmos_xclk.DB_MAX_OUTPUT_PORT_TYPE
po_cmos_pwnd <= <GND>
po_cmos_rst <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE
po_cmos_sccb_scl <= ov7670:ov7670.po_sccb_clk
pio_cmos_sccb_sda <> ov7670:ov7670.pio_sccb_data
pi_cmos_pclk => pi_cmos_pclk.IN1
pi_cmos_hs => pi_cmos_hs.IN1
pi_cmos_vs => pi_cmos_vs.IN1
pi_coms_pdata[0] => pi_coms_pdata[0].IN1
pi_coms_pdata[1] => pi_coms_pdata[1].IN1
pi_coms_pdata[2] => pi_coms_pdata[2].IN1
pi_coms_pdata[3] => pi_coms_pdata[3].IN1
pi_coms_pdata[4] => pi_coms_pdata[4].IN1
pi_coms_pdata[5] => pi_coms_pdata[5].IN1
pi_coms_pdata[6] => pi_coms_pdata[6].IN1
pi_coms_pdata[7] => pi_coms_pdata[7].IN1


|camera|pll:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|camera|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|camera|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut
pi_clk => pi_clk.IN3
pi_rst_n => pi_rst_n.IN1
pi_wr_fifo_wdata[0] => pi_wr_fifo_wdata[0].IN1
pi_wr_fifo_wdata[1] => pi_wr_fifo_wdata[1].IN1
pi_wr_fifo_wdata[2] => pi_wr_fifo_wdata[2].IN1
pi_wr_fifo_wdata[3] => pi_wr_fifo_wdata[3].IN1
pi_wr_fifo_wdata[4] => pi_wr_fifo_wdata[4].IN1
pi_wr_fifo_wdata[5] => pi_wr_fifo_wdata[5].IN1
pi_wr_fifo_wdata[6] => pi_wr_fifo_wdata[6].IN1
pi_wr_fifo_wdata[7] => pi_wr_fifo_wdata[7].IN1
pi_wr_fifo_wdata[8] => pi_wr_fifo_wdata[8].IN1
pi_wr_fifo_wdata[9] => pi_wr_fifo_wdata[9].IN1
pi_wr_fifo_wdata[10] => pi_wr_fifo_wdata[10].IN1
pi_wr_fifo_wdata[11] => pi_wr_fifo_wdata[11].IN1
pi_wr_fifo_wdata[12] => pi_wr_fifo_wdata[12].IN1
pi_wr_fifo_wdata[13] => pi_wr_fifo_wdata[13].IN1
pi_wr_fifo_wdata[14] => pi_wr_fifo_wdata[14].IN1
pi_wr_fifo_wdata[15] => pi_wr_fifo_wdata[15].IN1
pi_wr_fifo_wdata_clk => pi_wr_fifo_wdata_clk.IN1
pi_wr_fifo_wdata_wrreq => pi_wr_fifo_wdata_wrreq.IN1
po_sdram_cke <= <VCC>
po_sdram_cas_n <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_cs_n <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_ras_n <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_we_n <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_dqm[0] <= <GND>
po_sdram_dqm[1] <= <GND>
po_sdram_addr[0] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[1] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[2] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[3] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[4] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[5] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[6] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[7] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[8] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[9] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[10] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_addr[11] <= sdram_control:sdram_control_dut.po_sdram_bus
pio_sdram_dq[0] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[1] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[2] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[3] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[4] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[5] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[6] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[7] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[8] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[9] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[10] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[11] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[12] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[13] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[14] <> sdram_control:sdram_control_dut.pio_sdram_dq
pio_sdram_dq[15] <> sdram_control:sdram_control_dut.pio_sdram_dq
po_sdram_bank[0] <= sdram_control:sdram_control_dut.po_sdram_bus
po_sdram_bank[1] <= sdram_control:sdram_control_dut.po_sdram_bus
pi_rd_fifo_rdclk => pi_rd_fifo_rdclk.IN1
pi_rd_fifo_rdreq => pi_rd_fifo_rdreq.IN1
po_rd_fifo_rdata[0] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[1] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[2] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[3] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[4] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[5] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[6] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[7] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[8] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[9] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[10] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[11] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[12] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[13] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[14] <= rd_fifo:rd_fifo_inst.q
po_rd_fifo_rdata[15] <= rd_fifo:rd_fifo_inst.q


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_lhj1:auto_generated.data[0]
data[1] => dcfifo_lhj1:auto_generated.data[1]
data[2] => dcfifo_lhj1:auto_generated.data[2]
data[3] => dcfifo_lhj1:auto_generated.data[3]
data[4] => dcfifo_lhj1:auto_generated.data[4]
data[5] => dcfifo_lhj1:auto_generated.data[5]
data[6] => dcfifo_lhj1:auto_generated.data[6]
data[7] => dcfifo_lhj1:auto_generated.data[7]
data[8] => dcfifo_lhj1:auto_generated.data[8]
data[9] => dcfifo_lhj1:auto_generated.data[9]
data[10] => dcfifo_lhj1:auto_generated.data[10]
data[11] => dcfifo_lhj1:auto_generated.data[11]
data[12] => dcfifo_lhj1:auto_generated.data[12]
data[13] => dcfifo_lhj1:auto_generated.data[13]
data[14] => dcfifo_lhj1:auto_generated.data[14]
data[15] => dcfifo_lhj1:auto_generated.data[15]
q[0] <= dcfifo_lhj1:auto_generated.q[0]
q[1] <= dcfifo_lhj1:auto_generated.q[1]
q[2] <= dcfifo_lhj1:auto_generated.q[2]
q[3] <= dcfifo_lhj1:auto_generated.q[3]
q[4] <= dcfifo_lhj1:auto_generated.q[4]
q[5] <= dcfifo_lhj1:auto_generated.q[5]
q[6] <= dcfifo_lhj1:auto_generated.q[6]
q[7] <= dcfifo_lhj1:auto_generated.q[7]
q[8] <= dcfifo_lhj1:auto_generated.q[8]
q[9] <= dcfifo_lhj1:auto_generated.q[9]
q[10] <= dcfifo_lhj1:auto_generated.q[10]
q[11] <= dcfifo_lhj1:auto_generated.q[11]
q[12] <= dcfifo_lhj1:auto_generated.q[12]
q[13] <= dcfifo_lhj1:auto_generated.q[13]
q[14] <= dcfifo_lhj1:auto_generated.q[14]
q[15] <= dcfifo_lhj1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_lhj1:auto_generated.rdclk
rdreq => dcfifo_lhj1:auto_generated.rdreq
wrclk => dcfifo_lhj1:auto_generated.wrclk
wrreq => dcfifo_lhj1:auto_generated.wrreq
aclr => dcfifo_lhj1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_lhj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lhj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lhj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lhj1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_lhj1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|camera|sdram_controller:sdram_controller_dut|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_lhj1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut
pi_clk => pi_clk.IN6
pi_rst_n => pi_rst_n.IN1
po_sdram_bus[0] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[1] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[2] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[3] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[4] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[5] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[6] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[7] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[8] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[9] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[10] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[11] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[12] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[13] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[14] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[15] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[16] <= mux_bus:mux_bus_dut.po_sdram_bus
po_sdram_bus[17] <= mux_bus:mux_bus_dut.po_sdram_bus
pio_sdram_dq[0] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[0] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[1] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[1] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[2] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[2] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[3] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[3] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[4] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[4] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[5] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[5] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[6] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[6] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[7] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[7] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[8] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[8] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[9] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[9] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[10] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[10] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[11] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[11] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[12] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[12] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[13] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[13] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[14] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[14] <> read:read_dut.pio_sdram_dq
pio_sdram_dq[15] <> write:write_dut.pio_sdram_dq
pio_sdram_dq[15] <> read:read_dut.pio_sdram_dq
po_wr_fifo_rdreq <= write:write_dut.po_wr_fifo_rdreq
pi_wr_fifo_rdata[0] => pi_wr_fifo_rdata[0].IN1
pi_wr_fifo_rdata[1] => pi_wr_fifo_rdata[1].IN1
pi_wr_fifo_rdata[2] => pi_wr_fifo_rdata[2].IN1
pi_wr_fifo_rdata[3] => pi_wr_fifo_rdata[3].IN1
pi_wr_fifo_rdata[4] => pi_wr_fifo_rdata[4].IN1
pi_wr_fifo_rdata[5] => pi_wr_fifo_rdata[5].IN1
pi_wr_fifo_rdata[6] => pi_wr_fifo_rdata[6].IN1
pi_wr_fifo_rdata[7] => pi_wr_fifo_rdata[7].IN1
pi_wr_fifo_rdata[8] => pi_wr_fifo_rdata[8].IN1
pi_wr_fifo_rdata[9] => pi_wr_fifo_rdata[9].IN1
pi_wr_fifo_rdata[10] => pi_wr_fifo_rdata[10].IN1
pi_wr_fifo_rdata[11] => pi_wr_fifo_rdata[11].IN1
pi_wr_fifo_rdata[12] => pi_wr_fifo_rdata[12].IN1
pi_wr_fifo_rdata[13] => pi_wr_fifo_rdata[13].IN1
pi_wr_fifo_rdata[14] => pi_wr_fifo_rdata[14].IN1
pi_wr_fifo_rdata[15] => pi_wr_fifo_rdata[15].IN1
pi_wr_fifo_rusedw[0] => pi_wr_fifo_rusedw[0].IN1
pi_wr_fifo_rusedw[1] => pi_wr_fifo_rusedw[1].IN1
pi_wr_fifo_rusedw[2] => pi_wr_fifo_rusedw[2].IN1
pi_wr_fifo_rusedw[3] => pi_wr_fifo_rusedw[3].IN1
pi_wr_fifo_rusedw[4] => pi_wr_fifo_rusedw[4].IN1
pi_wr_fifo_rusedw[5] => pi_wr_fifo_rusedw[5].IN1
pi_wr_fifo_rusedw[6] => pi_wr_fifo_rusedw[6].IN1
pi_wr_fifo_rusedw[7] => pi_wr_fifo_rusedw[7].IN1
pi_wr_fifo_rusedw[8] => pi_wr_fifo_rusedw[8].IN1
pi_rd_fifo_wusedw[0] => pi_rd_fifo_wusedw[0].IN1
pi_rd_fifo_wusedw[1] => pi_rd_fifo_wusedw[1].IN1
pi_rd_fifo_wusedw[2] => pi_rd_fifo_wusedw[2].IN1
pi_rd_fifo_wusedw[3] => pi_rd_fifo_wusedw[3].IN1
pi_rd_fifo_wusedw[4] => pi_rd_fifo_wusedw[4].IN1
pi_rd_fifo_wusedw[5] => pi_rd_fifo_wusedw[5].IN1
pi_rd_fifo_wusedw[6] => pi_rd_fifo_wusedw[6].IN1
pi_rd_fifo_wusedw[7] => pi_rd_fifo_wusedw[7].IN1
pi_rd_fifo_wusedw[8] => pi_rd_fifo_wusedw[8].IN1
po_rd_fifo_wrreq <= read:read_dut.po_rdfifo_wrreq
po_rd_fifo_wdata[0] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[1] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[2] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[3] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[4] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[5] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[6] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[7] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[8] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[9] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[10] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[11] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[12] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[13] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[14] <= read:read_dut.po_sdram_rdata
po_rd_fifo_wdata[15] <= read:read_dut.po_sdram_rdata


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|init:init_dut
pi_clk => po_init_done~reg0.CLK
pi_clk => sdram_addr[0].CLK
pi_clk => sdram_addr[1].CLK
pi_clk => sdram_addr[2].CLK
pi_clk => sdram_addr[3].CLK
pi_clk => sdram_addr[4].CLK
pi_clk => sdram_addr[5].CLK
pi_clk => sdram_addr[6].CLK
pi_clk => sdram_addr[7].CLK
pi_clk => sdram_addr[8].CLK
pi_clk => sdram_addr[9].CLK
pi_clk => sdram_addr[10].CLK
pi_clk => sdram_addr[11].CLK
pi_clk => cnt[0].CLK
pi_clk => cnt[1].CLK
pi_clk => cnt[2].CLK
pi_clk => cnt[3].CLK
pi_clk => cnt[4].CLK
pi_clk => cnt[5].CLK
pi_clk => cnt[6].CLK
pi_clk => cnt[7].CLK
pi_clk => cnt[8].CLK
pi_clk => cnt[9].CLK
pi_clk => cnt[10].CLK
pi_clk => cnt[11].CLK
pi_clk => cnt[12].CLK
pi_clk => cnt[13].CLK
pi_clk => commands[0].CLK
pi_clk => commands[1].CLK
pi_clk => commands[2].CLK
pi_clk => commands[3].CLK
pi_clk => state~7.DATAIN
pi_rst_n => po_init_done~reg0.ACLR
pi_rst_n => sdram_addr[0].ACLR
pi_rst_n => sdram_addr[1].ACLR
pi_rst_n => sdram_addr[2].ACLR
pi_rst_n => sdram_addr[3].ACLR
pi_rst_n => sdram_addr[4].ACLR
pi_rst_n => sdram_addr[5].ACLR
pi_rst_n => sdram_addr[6].ACLR
pi_rst_n => sdram_addr[7].ACLR
pi_rst_n => sdram_addr[8].ACLR
pi_rst_n => sdram_addr[9].ACLR
pi_rst_n => sdram_addr[10].ACLR
pi_rst_n => sdram_addr[11].ACLR
pi_rst_n => cnt[0].ACLR
pi_rst_n => cnt[1].ACLR
pi_rst_n => cnt[2].ACLR
pi_rst_n => cnt[3].ACLR
pi_rst_n => cnt[4].ACLR
pi_rst_n => cnt[5].ACLR
pi_rst_n => cnt[6].ACLR
pi_rst_n => cnt[7].ACLR
pi_rst_n => cnt[8].ACLR
pi_rst_n => cnt[9].ACLR
pi_rst_n => cnt[10].ACLR
pi_rst_n => cnt[11].ACLR
pi_rst_n => cnt[12].ACLR
pi_rst_n => cnt[13].ACLR
pi_rst_n => commands[0].PRESET
pi_rst_n => commands[1].PRESET
pi_rst_n => commands[2].PRESET
pi_rst_n => commands[3].PRESET
pi_rst_n => state~9.DATAIN
po_init_bus[0] <= sdram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[1] <= sdram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[2] <= sdram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[3] <= sdram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[4] <= sdram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[5] <= sdram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[6] <= sdram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[7] <= sdram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[8] <= sdram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[9] <= sdram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[10] <= sdram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[11] <= sdram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[12] <= <GND>
po_init_bus[13] <= <GND>
po_init_bus[14] <= commands[0].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[15] <= commands[1].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[16] <= commands[2].DB_MAX_OUTPUT_PORT_TYPE
po_init_bus[17] <= commands[3].DB_MAX_OUTPUT_PORT_TYPE
po_init_done <= po_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|timer:timer_dut
pi_clk => po_times[0]~reg0.CLK
pi_clk => po_times[1]~reg0.CLK
pi_clk => po_times[2]~reg0.CLK
pi_clk => po_times[3]~reg0.CLK
pi_clk => po_times[4]~reg0.CLK
pi_clk => po_times[5]~reg0.CLK
pi_clk => po_times[6]~reg0.CLK
pi_clk => po_times[7]~reg0.CLK
pi_clk => po_times[8]~reg0.CLK
pi_clk => po_times[9]~reg0.CLK
pi_clk => po_times[10]~reg0.CLK
pi_rst_n => po_times[0]~reg0.ACLR
pi_rst_n => po_times[1]~reg0.ACLR
pi_rst_n => po_times[2]~reg0.ACLR
pi_rst_n => po_times[3]~reg0.ACLR
pi_rst_n => po_times[4]~reg0.ACLR
pi_rst_n => po_times[5]~reg0.ACLR
pi_rst_n => po_times[6]~reg0.ACLR
pi_rst_n => po_times[7]~reg0.ACLR
pi_rst_n => po_times[8]~reg0.ACLR
pi_rst_n => po_times[9]~reg0.ACLR
pi_rst_n => po_times[10]~reg0.ACLR
po_times[0] <= po_times[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[1] <= po_times[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[2] <= po_times[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[3] <= po_times[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[4] <= po_times[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[5] <= po_times[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[6] <= po_times[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[7] <= po_times[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[8] <= po_times[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[9] <= po_times[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_times[10] <= po_times[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut
pi_clk => po_refresh_done~reg0.CLK
pi_clk => sdram_addr[10].CLK
pi_clk => cnt[0].CLK
pi_clk => cnt[1].CLK
pi_clk => cnt[2].CLK
pi_clk => commands[0].CLK
pi_clk => commands[1].CLK
pi_clk => commands[2].CLK
pi_clk => commands[3].CLK
pi_clk => state~5.DATAIN
pi_rst_n => po_refresh_done~reg0.ACLR
pi_rst_n => sdram_addr[10].ACLR
pi_rst_n => cnt[0].ACLR
pi_rst_n => cnt[1].ACLR
pi_rst_n => cnt[2].ACLR
pi_rst_n => commands[0].PRESET
pi_rst_n => commands[1].PRESET
pi_rst_n => commands[2].PRESET
pi_rst_n => commands[3].ACLR
pi_rst_n => state~7.DATAIN
po_refresh_bus[0] <= <GND>
po_refresh_bus[1] <= <GND>
po_refresh_bus[2] <= <GND>
po_refresh_bus[3] <= <GND>
po_refresh_bus[4] <= <GND>
po_refresh_bus[5] <= <GND>
po_refresh_bus[6] <= <GND>
po_refresh_bus[7] <= <GND>
po_refresh_bus[8] <= <GND>
po_refresh_bus[9] <= <GND>
po_refresh_bus[10] <= sdram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
po_refresh_bus[11] <= <GND>
po_refresh_bus[12] <= <GND>
po_refresh_bus[13] <= <GND>
po_refresh_bus[14] <= commands[0].DB_MAX_OUTPUT_PORT_TYPE
po_refresh_bus[15] <= commands[1].DB_MAX_OUTPUT_PORT_TYPE
po_refresh_bus[16] <= commands[2].DB_MAX_OUTPUT_PORT_TYPE
po_refresh_bus[17] <= commands[3].DB_MAX_OUTPUT_PORT_TYPE
po_refresh_done <= po_refresh_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|write:write_dut
pi_clk => dq_buf[0].CLK
pi_clk => dq_buf[1].CLK
pi_clk => dq_buf[2].CLK
pi_clk => dq_buf[3].CLK
pi_clk => dq_buf[4].CLK
pi_clk => dq_buf[5].CLK
pi_clk => dq_buf[6].CLK
pi_clk => dq_buf[7].CLK
pi_clk => dq_buf[8].CLK
pi_clk => dq_buf[9].CLK
pi_clk => dq_buf[10].CLK
pi_clk => dq_buf[11].CLK
pi_clk => dq_buf[12].CLK
pi_clk => dq_buf[13].CLK
pi_clk => dq_buf[14].CLK
pi_clk => dq_buf[15].CLK
pi_clk => flag.CLK
pi_clk => sdram_addr[0].CLK
pi_clk => sdram_addr[1].CLK
pi_clk => sdram_addr[2].CLK
pi_clk => sdram_addr[3].CLK
pi_clk => sdram_addr[4].CLK
pi_clk => sdram_addr[5].CLK
pi_clk => sdram_addr[6].CLK
pi_clk => sdram_addr[7].CLK
pi_clk => sdram_addr[8].CLK
pi_clk => sdram_addr[9].CLK
pi_clk => sdram_addr[10].CLK
pi_clk => sdram_addr[11].CLK
pi_clk => sdram_bank[0].CLK
pi_clk => sdram_bank[1].CLK
pi_clk => commands[0].CLK
pi_clk => commands[1].CLK
pi_clk => commands[2].CLK
pi_clk => commands[3].CLK
pi_clk => po_wr_fifo_rdreq~reg0.CLK
pi_clk => po_write_done~reg0.CLK
pi_clk => cnt[0].CLK
pi_clk => cnt[1].CLK
pi_clk => cnt[2].CLK
pi_clk => cnt[3].CLK
pi_clk => cnt[4].CLK
pi_clk => cnt[5].CLK
pi_clk => cnt[6].CLK
pi_clk => cnt[7].CLK
pi_clk => cnt[8].CLK
pi_clk => state~9.DATAIN
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => po_write_done.OUTPUTSELECT
pi_rst_n => po_wr_fifo_rdreq.OUTPUTSELECT
pi_rst_n => commands.OUTPUTSELECT
pi_rst_n => commands.OUTPUTSELECT
pi_rst_n => commands.OUTPUTSELECT
pi_rst_n => commands.OUTPUTSELECT
pi_rst_n => sdram_bank.OUTPUTSELECT
pi_rst_n => sdram_bank.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => sdram_addr.OUTPUTSELECT
pi_rst_n => flag.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
pi_rst_n => dq_buf.OUTPUTSELECT
po_write_bus[0] <= sdram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[1] <= sdram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[2] <= sdram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[3] <= sdram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[4] <= sdram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[5] <= sdram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[6] <= sdram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[7] <= sdram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[8] <= sdram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[9] <= sdram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[10] <= sdram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[11] <= sdram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[12] <= sdram_bank[0].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[13] <= sdram_bank[1].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[14] <= commands[0].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[15] <= commands[1].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[16] <= commands[2].DB_MAX_OUTPUT_PORT_TYPE
po_write_bus[17] <= commands[3].DB_MAX_OUTPUT_PORT_TYPE
pio_sdram_dq[0] <> pio_sdram_dq[0]
pio_sdram_dq[1] <> pio_sdram_dq[1]
pio_sdram_dq[2] <> pio_sdram_dq[2]
pio_sdram_dq[3] <> pio_sdram_dq[3]
pio_sdram_dq[4] <> pio_sdram_dq[4]
pio_sdram_dq[5] <> pio_sdram_dq[5]
pio_sdram_dq[6] <> pio_sdram_dq[6]
pio_sdram_dq[7] <> pio_sdram_dq[7]
pio_sdram_dq[8] <> pio_sdram_dq[8]
pio_sdram_dq[9] <> pio_sdram_dq[9]
pio_sdram_dq[10] <> pio_sdram_dq[10]
pio_sdram_dq[11] <> pio_sdram_dq[11]
pio_sdram_dq[12] <> pio_sdram_dq[12]
pio_sdram_dq[13] <> pio_sdram_dq[13]
pio_sdram_dq[14] <> pio_sdram_dq[14]
pio_sdram_dq[15] <> pio_sdram_dq[15]
po_wr_fifo_rdreq <= po_wr_fifo_rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_wr_fifo_rdata[0] => dq_buf.DATAA
pi_wr_fifo_rdata[0] => Selector47.IN3
pi_wr_fifo_rdata[1] => dq_buf.DATAA
pi_wr_fifo_rdata[1] => Selector46.IN3
pi_wr_fifo_rdata[2] => dq_buf.DATAA
pi_wr_fifo_rdata[2] => Selector45.IN3
pi_wr_fifo_rdata[3] => dq_buf.DATAA
pi_wr_fifo_rdata[3] => Selector44.IN3
pi_wr_fifo_rdata[4] => dq_buf.DATAA
pi_wr_fifo_rdata[4] => Selector43.IN3
pi_wr_fifo_rdata[5] => dq_buf.DATAA
pi_wr_fifo_rdata[5] => Selector42.IN3
pi_wr_fifo_rdata[6] => dq_buf.DATAA
pi_wr_fifo_rdata[6] => Selector41.IN3
pi_wr_fifo_rdata[7] => dq_buf.DATAA
pi_wr_fifo_rdata[7] => Selector40.IN3
pi_wr_fifo_rdata[8] => dq_buf.DATAA
pi_wr_fifo_rdata[8] => Selector39.IN3
pi_wr_fifo_rdata[9] => dq_buf.DATAA
pi_wr_fifo_rdata[9] => Selector38.IN3
pi_wr_fifo_rdata[10] => dq_buf.DATAA
pi_wr_fifo_rdata[10] => Selector37.IN3
pi_wr_fifo_rdata[11] => dq_buf.DATAA
pi_wr_fifo_rdata[11] => Selector36.IN3
pi_wr_fifo_rdata[12] => dq_buf.DATAA
pi_wr_fifo_rdata[12] => Selector35.IN3
pi_wr_fifo_rdata[13] => dq_buf.DATAA
pi_wr_fifo_rdata[13] => Selector34.IN3
pi_wr_fifo_rdata[14] => dq_buf.DATAA
pi_wr_fifo_rdata[14] => Selector33.IN3
pi_wr_fifo_rdata[15] => dq_buf.DATAA
pi_wr_fifo_rdata[15] => Selector32.IN3
pi_sdram_addr[0] => Selector12.IN2
pi_sdram_addr[1] => Selector11.IN2
pi_sdram_addr[2] => Selector10.IN2
pi_sdram_addr[3] => Selector9.IN2
pi_sdram_addr[4] => Selector8.IN2
pi_sdram_addr[5] => Selector7.IN2
pi_sdram_addr[6] => Selector6.IN2
pi_sdram_addr[7] => Selector5.IN2
pi_sdram_addr[8] => Selector4.IN2
pi_sdram_addr[9] => sdram_addr.DATAB
pi_sdram_addr[10] => Selector3.IN3
pi_sdram_addr[11] => sdram_addr.DATAB
po_write_done <= po_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut
pi_clk => cnt[0].CLK
pi_clk => cnt[1].CLK
pi_clk => cnt[2].CLK
pi_clk => cnt[3].CLK
pi_clk => cnt[4].CLK
pi_clk => cnt[5].CLK
pi_clk => cnt[6].CLK
pi_clk => cnt[7].CLK
pi_clk => cnt[8].CLK
pi_clk => po_read_done~reg0.CLK
pi_clk => po_rdfifo_wrreq~reg0.CLK
pi_clk => po_sdram_rdata[0]~reg0.CLK
pi_clk => po_sdram_rdata[1]~reg0.CLK
pi_clk => po_sdram_rdata[2]~reg0.CLK
pi_clk => po_sdram_rdata[3]~reg0.CLK
pi_clk => po_sdram_rdata[4]~reg0.CLK
pi_clk => po_sdram_rdata[5]~reg0.CLK
pi_clk => po_sdram_rdata[6]~reg0.CLK
pi_clk => po_sdram_rdata[7]~reg0.CLK
pi_clk => po_sdram_rdata[8]~reg0.CLK
pi_clk => po_sdram_rdata[9]~reg0.CLK
pi_clk => po_sdram_rdata[10]~reg0.CLK
pi_clk => po_sdram_rdata[11]~reg0.CLK
pi_clk => po_sdram_rdata[12]~reg0.CLK
pi_clk => po_sdram_rdata[13]~reg0.CLK
pi_clk => po_sdram_rdata[14]~reg0.CLK
pi_clk => po_sdram_rdata[15]~reg0.CLK
pi_clk => flag.CLK
pi_clk => sdram_addr[0].CLK
pi_clk => sdram_addr[1].CLK
pi_clk => sdram_addr[2].CLK
pi_clk => sdram_addr[3].CLK
pi_clk => sdram_addr[4].CLK
pi_clk => sdram_addr[5].CLK
pi_clk => sdram_addr[6].CLK
pi_clk => sdram_addr[7].CLK
pi_clk => sdram_addr[8].CLK
pi_clk => sdram_addr[9].CLK
pi_clk => sdram_addr[10].CLK
pi_clk => sdram_addr[11].CLK
pi_clk => sdram_bank[0].CLK
pi_clk => sdram_bank[1].CLK
pi_clk => commands[0].CLK
pi_clk => commands[1].CLK
pi_clk => commands[2].CLK
pi_clk => commands[3].CLK
pi_clk => state~9.DATAIN
pi_rst_n => cnt[0].ACLR
pi_rst_n => cnt[1].ACLR
pi_rst_n => cnt[2].ACLR
pi_rst_n => cnt[3].ACLR
pi_rst_n => cnt[4].ACLR
pi_rst_n => cnt[5].ACLR
pi_rst_n => cnt[6].ACLR
pi_rst_n => cnt[7].ACLR
pi_rst_n => cnt[8].ACLR
pi_rst_n => po_read_done~reg0.ACLR
pi_rst_n => po_rdfifo_wrreq~reg0.ACLR
pi_rst_n => po_sdram_rdata[0]~reg0.ACLR
pi_rst_n => po_sdram_rdata[1]~reg0.ACLR
pi_rst_n => po_sdram_rdata[2]~reg0.ACLR
pi_rst_n => po_sdram_rdata[3]~reg0.ACLR
pi_rst_n => po_sdram_rdata[4]~reg0.ACLR
pi_rst_n => po_sdram_rdata[5]~reg0.ACLR
pi_rst_n => po_sdram_rdata[6]~reg0.ACLR
pi_rst_n => po_sdram_rdata[7]~reg0.ACLR
pi_rst_n => po_sdram_rdata[8]~reg0.ACLR
pi_rst_n => po_sdram_rdata[9]~reg0.ACLR
pi_rst_n => po_sdram_rdata[10]~reg0.ACLR
pi_rst_n => po_sdram_rdata[11]~reg0.ACLR
pi_rst_n => po_sdram_rdata[12]~reg0.ACLR
pi_rst_n => po_sdram_rdata[13]~reg0.ACLR
pi_rst_n => po_sdram_rdata[14]~reg0.ACLR
pi_rst_n => po_sdram_rdata[15]~reg0.ACLR
pi_rst_n => flag.ACLR
pi_rst_n => sdram_addr[0].ACLR
pi_rst_n => sdram_addr[1].ACLR
pi_rst_n => sdram_addr[2].ACLR
pi_rst_n => sdram_addr[3].ACLR
pi_rst_n => sdram_addr[4].ACLR
pi_rst_n => sdram_addr[5].ACLR
pi_rst_n => sdram_addr[6].ACLR
pi_rst_n => sdram_addr[7].ACLR
pi_rst_n => sdram_addr[8].ACLR
pi_rst_n => sdram_addr[9].ACLR
pi_rst_n => sdram_addr[10].ACLR
pi_rst_n => sdram_addr[11].ACLR
pi_rst_n => sdram_bank[0].ACLR
pi_rst_n => sdram_bank[1].ACLR
pi_rst_n => commands[0].PRESET
pi_rst_n => commands[1].PRESET
pi_rst_n => commands[2].PRESET
pi_rst_n => commands[3].ACLR
pi_rst_n => state~11.DATAIN
po_read_bus[0] <= sdram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[1] <= sdram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[2] <= sdram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[3] <= sdram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[4] <= sdram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[5] <= sdram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[6] <= sdram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[7] <= sdram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[8] <= sdram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[9] <= sdram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[10] <= sdram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[11] <= sdram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[12] <= sdram_bank[0].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[13] <= sdram_bank[1].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[14] <= commands[0].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[15] <= commands[1].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[16] <= commands[2].DB_MAX_OUTPUT_PORT_TYPE
po_read_bus[17] <= commands[3].DB_MAX_OUTPUT_PORT_TYPE
pio_sdram_dq[0] <> pio_sdram_dq[0]
pio_sdram_dq[1] <> pio_sdram_dq[1]
pio_sdram_dq[2] <> pio_sdram_dq[2]
pio_sdram_dq[3] <> pio_sdram_dq[3]
pio_sdram_dq[4] <> pio_sdram_dq[4]
pio_sdram_dq[5] <> pio_sdram_dq[5]
pio_sdram_dq[6] <> pio_sdram_dq[6]
pio_sdram_dq[7] <> pio_sdram_dq[7]
pio_sdram_dq[8] <> pio_sdram_dq[8]
pio_sdram_dq[9] <> pio_sdram_dq[9]
pio_sdram_dq[10] <> pio_sdram_dq[10]
pio_sdram_dq[11] <> pio_sdram_dq[11]
pio_sdram_dq[12] <> pio_sdram_dq[12]
pio_sdram_dq[13] <> pio_sdram_dq[13]
pio_sdram_dq[14] <> pio_sdram_dq[14]
pio_sdram_dq[15] <> pio_sdram_dq[15]
pi_sdram_addr[0] => Selector13.IN2
pi_sdram_addr[1] => Selector12.IN2
pi_sdram_addr[2] => Selector11.IN2
pi_sdram_addr[3] => Selector10.IN2
pi_sdram_addr[4] => Selector9.IN2
pi_sdram_addr[5] => Selector8.IN2
pi_sdram_addr[6] => Selector7.IN2
pi_sdram_addr[7] => Selector6.IN2
pi_sdram_addr[8] => Selector5.IN2
pi_sdram_addr[9] => sdram_addr[9].DATAIN
pi_sdram_addr[10] => Selector4.IN3
pi_sdram_addr[11] => sdram_addr[11].DATAIN
po_sdram_rdata[0] <= po_sdram_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[1] <= po_sdram_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[2] <= po_sdram_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[3] <= po_sdram_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[4] <= po_sdram_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[5] <= po_sdram_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[6] <= po_sdram_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[7] <= po_sdram_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[8] <= po_sdram_rdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[9] <= po_sdram_rdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[10] <= po_sdram_rdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[11] <= po_sdram_rdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[12] <= po_sdram_rdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[13] <= po_sdram_rdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[14] <= po_sdram_rdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_rdata[15] <= po_sdram_rdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rdfifo_wrreq <= po_rdfifo_wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_read_done <= po_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|mux_bus:mux_bus_dut
pi_init_bus[0] => Mux17.IN0
pi_init_bus[1] => Mux16.IN0
pi_init_bus[2] => Mux15.IN0
pi_init_bus[3] => Mux14.IN0
pi_init_bus[4] => Mux13.IN0
pi_init_bus[5] => Mux12.IN0
pi_init_bus[6] => Mux11.IN0
pi_init_bus[7] => Mux10.IN0
pi_init_bus[8] => Mux9.IN0
pi_init_bus[9] => Mux8.IN0
pi_init_bus[10] => Mux7.IN0
pi_init_bus[11] => Mux6.IN0
pi_init_bus[12] => Mux5.IN0
pi_init_bus[13] => Mux4.IN0
pi_init_bus[14] => Mux3.IN0
pi_init_bus[15] => Mux2.IN0
pi_init_bus[16] => Mux1.IN0
pi_init_bus[17] => Mux0.IN0
pi_refresh_bus[0] => Mux17.IN1
pi_refresh_bus[1] => Mux16.IN1
pi_refresh_bus[2] => Mux15.IN1
pi_refresh_bus[3] => Mux14.IN1
pi_refresh_bus[4] => Mux13.IN1
pi_refresh_bus[5] => Mux12.IN1
pi_refresh_bus[6] => Mux11.IN1
pi_refresh_bus[7] => Mux10.IN1
pi_refresh_bus[8] => Mux9.IN1
pi_refresh_bus[9] => Mux8.IN1
pi_refresh_bus[10] => Mux7.IN1
pi_refresh_bus[11] => Mux6.IN1
pi_refresh_bus[12] => Mux5.IN1
pi_refresh_bus[13] => Mux4.IN1
pi_refresh_bus[14] => Mux3.IN1
pi_refresh_bus[15] => Mux2.IN1
pi_refresh_bus[16] => Mux1.IN1
pi_refresh_bus[17] => Mux0.IN1
pi_write_bus[0] => Mux17.IN2
pi_write_bus[1] => Mux16.IN2
pi_write_bus[2] => Mux15.IN2
pi_write_bus[3] => Mux14.IN2
pi_write_bus[4] => Mux13.IN2
pi_write_bus[5] => Mux12.IN2
pi_write_bus[6] => Mux11.IN2
pi_write_bus[7] => Mux10.IN2
pi_write_bus[8] => Mux9.IN2
pi_write_bus[9] => Mux8.IN2
pi_write_bus[10] => Mux7.IN2
pi_write_bus[11] => Mux6.IN2
pi_write_bus[12] => Mux5.IN2
pi_write_bus[13] => Mux4.IN2
pi_write_bus[14] => Mux3.IN2
pi_write_bus[15] => Mux2.IN2
pi_write_bus[16] => Mux1.IN2
pi_write_bus[17] => Mux0.IN2
pi_read_bus[0] => Mux17.IN3
pi_read_bus[1] => Mux16.IN3
pi_read_bus[2] => Mux15.IN3
pi_read_bus[3] => Mux14.IN3
pi_read_bus[4] => Mux13.IN3
pi_read_bus[5] => Mux12.IN3
pi_read_bus[6] => Mux11.IN3
pi_read_bus[7] => Mux10.IN3
pi_read_bus[8] => Mux9.IN3
pi_read_bus[9] => Mux8.IN3
pi_read_bus[10] => Mux7.IN3
pi_read_bus[11] => Mux6.IN3
pi_read_bus[12] => Mux5.IN3
pi_read_bus[13] => Mux4.IN3
pi_read_bus[14] => Mux3.IN3
pi_read_bus[15] => Mux2.IN3
pi_read_bus[16] => Mux1.IN3
pi_read_bus[17] => Mux0.IN3
pi_bus_sel[0] => Mux0.IN5
pi_bus_sel[0] => Mux1.IN5
pi_bus_sel[0] => Mux2.IN5
pi_bus_sel[0] => Mux3.IN5
pi_bus_sel[0] => Mux4.IN5
pi_bus_sel[0] => Mux5.IN5
pi_bus_sel[0] => Mux6.IN5
pi_bus_sel[0] => Mux7.IN5
pi_bus_sel[0] => Mux8.IN5
pi_bus_sel[0] => Mux9.IN5
pi_bus_sel[0] => Mux10.IN5
pi_bus_sel[0] => Mux11.IN5
pi_bus_sel[0] => Mux12.IN5
pi_bus_sel[0] => Mux13.IN5
pi_bus_sel[0] => Mux14.IN5
pi_bus_sel[0] => Mux15.IN5
pi_bus_sel[0] => Mux16.IN5
pi_bus_sel[0] => Mux17.IN5
pi_bus_sel[1] => Mux0.IN4
pi_bus_sel[1] => Mux1.IN4
pi_bus_sel[1] => Mux2.IN4
pi_bus_sel[1] => Mux3.IN4
pi_bus_sel[1] => Mux4.IN4
pi_bus_sel[1] => Mux5.IN4
pi_bus_sel[1] => Mux6.IN4
pi_bus_sel[1] => Mux7.IN4
pi_bus_sel[1] => Mux8.IN4
pi_bus_sel[1] => Mux9.IN4
pi_bus_sel[1] => Mux10.IN4
pi_bus_sel[1] => Mux11.IN4
pi_bus_sel[1] => Mux12.IN4
pi_bus_sel[1] => Mux13.IN4
pi_bus_sel[1] => Mux14.IN4
pi_bus_sel[1] => Mux15.IN4
pi_bus_sel[1] => Mux16.IN4
pi_bus_sel[1] => Mux17.IN4
po_sdram_bus[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[8] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[12] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[13] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[14] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[15] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_bus[17] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|sdram_fsm:sdram_fsm_dut
pi_clk => po_sdram_raddr[0]~reg0.CLK
pi_clk => po_sdram_raddr[1]~reg0.CLK
pi_clk => po_sdram_raddr[2]~reg0.CLK
pi_clk => po_sdram_raddr[3]~reg0.CLK
pi_clk => po_sdram_raddr[4]~reg0.CLK
pi_clk => po_sdram_raddr[5]~reg0.CLK
pi_clk => po_sdram_raddr[6]~reg0.CLK
pi_clk => po_sdram_raddr[7]~reg0.CLK
pi_clk => po_sdram_raddr[8]~reg0.CLK
pi_clk => po_sdram_raddr[9]~reg0.CLK
pi_clk => po_sdram_raddr[10]~reg0.CLK
pi_clk => po_sdram_raddr[11]~reg0.CLK
pi_clk => po_sdram_waddr[0]~reg0.CLK
pi_clk => po_sdram_waddr[1]~reg0.CLK
pi_clk => po_sdram_waddr[2]~reg0.CLK
pi_clk => po_sdram_waddr[3]~reg0.CLK
pi_clk => po_sdram_waddr[4]~reg0.CLK
pi_clk => po_sdram_waddr[5]~reg0.CLK
pi_clk => po_sdram_waddr[6]~reg0.CLK
pi_clk => po_sdram_waddr[7]~reg0.CLK
pi_clk => po_sdram_waddr[8]~reg0.CLK
pi_clk => po_sdram_waddr[9]~reg0.CLK
pi_clk => po_sdram_waddr[10]~reg0.CLK
pi_clk => po_sdram_waddr[11]~reg0.CLK
pi_clk => po_bus_sel[0]~reg0.CLK
pi_clk => po_bus_sel[1]~reg0.CLK
pi_clk => po_read_rst_n~reg0.CLK
pi_clk => po_write_rst_n~reg0.CLK
pi_clk => po_refresh_rst_n~reg0.CLK
pi_clk => po_timer_rst_n~reg0.CLK
pi_clk => po_init_rst_n~reg0.CLK
pi_clk => state~8.DATAIN
pi_rst_n => po_sdram_raddr[0]~reg0.ACLR
pi_rst_n => po_sdram_raddr[1]~reg0.ACLR
pi_rst_n => po_sdram_raddr[2]~reg0.ACLR
pi_rst_n => po_sdram_raddr[3]~reg0.ACLR
pi_rst_n => po_sdram_raddr[4]~reg0.ACLR
pi_rst_n => po_sdram_raddr[5]~reg0.ACLR
pi_rst_n => po_sdram_raddr[6]~reg0.ACLR
pi_rst_n => po_sdram_raddr[7]~reg0.ACLR
pi_rst_n => po_sdram_raddr[8]~reg0.ACLR
pi_rst_n => po_sdram_raddr[9]~reg0.ACLR
pi_rst_n => po_sdram_raddr[10]~reg0.ACLR
pi_rst_n => po_sdram_raddr[11]~reg0.ACLR
pi_rst_n => po_sdram_waddr[0]~reg0.ACLR
pi_rst_n => po_sdram_waddr[1]~reg0.ACLR
pi_rst_n => po_sdram_waddr[2]~reg0.ACLR
pi_rst_n => po_sdram_waddr[3]~reg0.ACLR
pi_rst_n => po_sdram_waddr[4]~reg0.ACLR
pi_rst_n => po_sdram_waddr[5]~reg0.ACLR
pi_rst_n => po_sdram_waddr[6]~reg0.ACLR
pi_rst_n => po_sdram_waddr[7]~reg0.ACLR
pi_rst_n => po_sdram_waddr[8]~reg0.ACLR
pi_rst_n => po_sdram_waddr[9]~reg0.ACLR
pi_rst_n => po_sdram_waddr[10]~reg0.ACLR
pi_rst_n => po_sdram_waddr[11]~reg0.ACLR
pi_rst_n => po_bus_sel[0]~reg0.ACLR
pi_rst_n => po_bus_sel[1]~reg0.ACLR
pi_rst_n => po_read_rst_n~reg0.ACLR
pi_rst_n => po_write_rst_n~reg0.ACLR
pi_rst_n => po_refresh_rst_n~reg0.ACLR
pi_rst_n => po_timer_rst_n~reg0.ACLR
pi_rst_n => po_init_rst_n~reg0.ACLR
pi_rst_n => state~10.DATAIN
po_init_rst_n <= po_init_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_timer_rst_n <= po_timer_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_refresh_rst_n <= po_refresh_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_write_rst_n <= po_write_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_read_rst_n <= po_read_rst_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_bus_sel[0] <= po_bus_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_bus_sel[1] <= po_bus_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_wr_fifo_rusedw[0] => LessThan1.IN18
pi_wr_fifo_rusedw[1] => LessThan1.IN17
pi_wr_fifo_rusedw[2] => LessThan1.IN16
pi_wr_fifo_rusedw[3] => LessThan1.IN15
pi_wr_fifo_rusedw[4] => LessThan1.IN14
pi_wr_fifo_rusedw[5] => LessThan1.IN13
pi_wr_fifo_rusedw[6] => LessThan1.IN12
pi_wr_fifo_rusedw[7] => LessThan1.IN11
pi_wr_fifo_rusedw[8] => LessThan1.IN10
pi_rd_fifo_wusedw[0] => LessThan0.IN18
pi_rd_fifo_wusedw[1] => LessThan0.IN17
pi_rd_fifo_wusedw[2] => LessThan0.IN16
pi_rd_fifo_wusedw[3] => LessThan0.IN15
pi_rd_fifo_wusedw[4] => LessThan0.IN14
pi_rd_fifo_wusedw[5] => LessThan0.IN13
pi_rd_fifo_wusedw[6] => LessThan0.IN12
pi_rd_fifo_wusedw[7] => LessThan0.IN11
pi_rd_fifo_wusedw[8] => LessThan0.IN10
pi_init_done => Selector1.IN3
pi_init_done => po_timer_rst_n.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => state.OUTPUTSELECT
pi_init_done => po_init_rst_n~reg0.DATAIN
pi_refresh_done => po_timer_rst_n.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => state.OUTPUTSELECT
pi_refresh_done => po_refresh_rst_n~reg0.DATAIN
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => state.OUTPUTSELECT
pi_write_done => po_write_rst_n~reg0.DATAIN
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => state.OUTPUTSELECT
pi_read_done => po_read_rst_n~reg0.DATAIN
po_sdram_waddr[0] <= po_sdram_waddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[1] <= po_sdram_waddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[2] <= po_sdram_waddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[3] <= po_sdram_waddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[4] <= po_sdram_waddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[5] <= po_sdram_waddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[6] <= po_sdram_waddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[7] <= po_sdram_waddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[8] <= po_sdram_waddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[9] <= po_sdram_waddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[10] <= po_sdram_waddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_waddr[11] <= po_sdram_waddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[0] <= po_sdram_raddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[1] <= po_sdram_raddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[2] <= po_sdram_raddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[3] <= po_sdram_raddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[4] <= po_sdram_raddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[5] <= po_sdram_raddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[6] <= po_sdram_raddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[7] <= po_sdram_raddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[8] <= po_sdram_raddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[9] <= po_sdram_raddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[10] <= po_sdram_raddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_sdram_raddr[11] <= po_sdram_raddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_times[0] => Equal0.IN3
pi_times[1] => Equal0.IN31
pi_times[2] => Equal0.IN30
pi_times[3] => Equal0.IN2
pi_times[4] => Equal0.IN29
pi_times[5] => Equal0.IN28
pi_times[6] => Equal0.IN27
pi_times[7] => Equal0.IN1
pi_times[8] => Equal0.IN26
pi_times[9] => Equal0.IN25
pi_times[10] => Equal0.IN0


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_dbk1:auto_generated.data[0]
data[1] => dcfifo_dbk1:auto_generated.data[1]
data[2] => dcfifo_dbk1:auto_generated.data[2]
data[3] => dcfifo_dbk1:auto_generated.data[3]
data[4] => dcfifo_dbk1:auto_generated.data[4]
data[5] => dcfifo_dbk1:auto_generated.data[5]
data[6] => dcfifo_dbk1:auto_generated.data[6]
data[7] => dcfifo_dbk1:auto_generated.data[7]
data[8] => dcfifo_dbk1:auto_generated.data[8]
data[9] => dcfifo_dbk1:auto_generated.data[9]
data[10] => dcfifo_dbk1:auto_generated.data[10]
data[11] => dcfifo_dbk1:auto_generated.data[11]
data[12] => dcfifo_dbk1:auto_generated.data[12]
data[13] => dcfifo_dbk1:auto_generated.data[13]
data[14] => dcfifo_dbk1:auto_generated.data[14]
data[15] => dcfifo_dbk1:auto_generated.data[15]
q[0] <= dcfifo_dbk1:auto_generated.q[0]
q[1] <= dcfifo_dbk1:auto_generated.q[1]
q[2] <= dcfifo_dbk1:auto_generated.q[2]
q[3] <= dcfifo_dbk1:auto_generated.q[3]
q[4] <= dcfifo_dbk1:auto_generated.q[4]
q[5] <= dcfifo_dbk1:auto_generated.q[5]
q[6] <= dcfifo_dbk1:auto_generated.q[6]
q[7] <= dcfifo_dbk1:auto_generated.q[7]
q[8] <= dcfifo_dbk1:auto_generated.q[8]
q[9] <= dcfifo_dbk1:auto_generated.q[9]
q[10] <= dcfifo_dbk1:auto_generated.q[10]
q[11] <= dcfifo_dbk1:auto_generated.q[11]
q[12] <= dcfifo_dbk1:auto_generated.q[12]
q[13] <= dcfifo_dbk1:auto_generated.q[13]
q[14] <= dcfifo_dbk1:auto_generated.q[14]
q[15] <= dcfifo_dbk1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_dbk1:auto_generated.rdclk
rdreq => dcfifo_dbk1:auto_generated.rdreq
wrclk => dcfifo_dbk1:auto_generated.wrclk
wrreq => dcfifo_dbk1:auto_generated.wrreq
aclr => dcfifo_dbk1:auto_generated.aclr
rdempty <= dcfifo_dbk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_dbk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dbk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dbk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dbk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dbk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dbk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dbk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dbk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_dbk1:auto_generated.wrusedw[8]


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ov61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ov61:fifo_ram.data_a[0]
data[1] => altsyncram_ov61:fifo_ram.data_a[1]
data[2] => altsyncram_ov61:fifo_ram.data_a[2]
data[3] => altsyncram_ov61:fifo_ram.data_a[3]
data[4] => altsyncram_ov61:fifo_ram.data_a[4]
data[5] => altsyncram_ov61:fifo_ram.data_a[5]
data[6] => altsyncram_ov61:fifo_ram.data_a[6]
data[7] => altsyncram_ov61:fifo_ram.data_a[7]
data[8] => altsyncram_ov61:fifo_ram.data_a[8]
data[9] => altsyncram_ov61:fifo_ram.data_a[9]
data[10] => altsyncram_ov61:fifo_ram.data_a[10]
data[11] => altsyncram_ov61:fifo_ram.data_a[11]
data[12] => altsyncram_ov61:fifo_ram.data_a[12]
data[13] => altsyncram_ov61:fifo_ram.data_a[13]
data[14] => altsyncram_ov61:fifo_ram.data_a[14]
data[15] => altsyncram_ov61:fifo_ram.data_a[15]
q[0] <= altsyncram_ov61:fifo_ram.q_b[0]
q[1] <= altsyncram_ov61:fifo_ram.q_b[1]
q[2] <= altsyncram_ov61:fifo_ram.q_b[2]
q[3] <= altsyncram_ov61:fifo_ram.q_b[3]
q[4] <= altsyncram_ov61:fifo_ram.q_b[4]
q[5] <= altsyncram_ov61:fifo_ram.q_b[5]
q[6] <= altsyncram_ov61:fifo_ram.q_b[6]
q[7] <= altsyncram_ov61:fifo_ram.q_b[7]
q[8] <= altsyncram_ov61:fifo_ram.q_b[8]
q[9] <= altsyncram_ov61:fifo_ram.q_b[9]
q[10] <= altsyncram_ov61:fifo_ram.q_b[10]
q[11] <= altsyncram_ov61:fifo_ram.q_b[11]
q[12] <= altsyncram_ov61:fifo_ram.q_b[12]
q[13] <= altsyncram_ov61:fifo_ram.q_b[13]
q[14] <= altsyncram_ov61:fifo_ram.q_b[14]
q[15] <= altsyncram_ov61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ov61:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ov61:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|altsyncram_ov61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe5.clock
clrn => dffpipe_re9:dffpipe5.clrn
d[0] => dffpipe_re9:dffpipe5.d[0]
d[1] => dffpipe_re9:dffpipe5.d[1]
d[2] => dffpipe_re9:dffpipe5.d[2]
d[3] => dffpipe_re9:dffpipe5.d[3]
d[4] => dffpipe_re9:dffpipe5.d[4]
d[5] => dffpipe_re9:dffpipe5.d[5]
d[6] => dffpipe_re9:dffpipe5.d[6]
d[7] => dffpipe_re9:dffpipe5.d[7]
d[8] => dffpipe_re9:dffpipe5.d[8]
d[9] => dffpipe_re9:dffpipe5.d[9]
q[0] <= dffpipe_re9:dffpipe5.q[0]
q[1] <= dffpipe_re9:dffpipe5.q[1]
q[2] <= dffpipe_re9:dffpipe5.q[2]
q[3] <= dffpipe_re9:dffpipe5.q[3]
q[4] <= dffpipe_re9:dffpipe5.q[4]
q[5] <= dffpipe_re9:dffpipe5.q[5]
q[6] <= dffpipe_re9:dffpipe5.q[6]
q[7] <= dffpipe_re9:dffpipe5.q[7]
q[8] <= dffpipe_re9:dffpipe5.q[8]
q[9] <= dffpipe_re9:dffpipe5.q[9]


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe8.clock
clrn => dffpipe_se9:dffpipe8.clrn
d[0] => dffpipe_se9:dffpipe8.d[0]
d[1] => dffpipe_se9:dffpipe8.d[1]
d[2] => dffpipe_se9:dffpipe8.d[2]
d[3] => dffpipe_se9:dffpipe8.d[3]
d[4] => dffpipe_se9:dffpipe8.d[4]
d[5] => dffpipe_se9:dffpipe8.d[5]
d[6] => dffpipe_se9:dffpipe8.d[6]
d[7] => dffpipe_se9:dffpipe8.d[7]
d[8] => dffpipe_se9:dffpipe8.d[8]
d[9] => dffpipe_se9:dffpipe8.d[9]
q[0] <= dffpipe_se9:dffpipe8.q[0]
q[1] <= dffpipe_se9:dffpipe8.q[1]
q[2] <= dffpipe_se9:dffpipe8.q[2]
q[3] <= dffpipe_se9:dffpipe8.q[3]
q[4] <= dffpipe_se9:dffpipe8.q[4]
q[5] <= dffpipe_se9:dffpipe8.q[5]
q[6] <= dffpipe_se9:dffpipe8.q[6]
q[7] <= dffpipe_se9:dffpipe8.q[7]
q[8] <= dffpipe_se9:dffpipe8.q[8]
q[9] <= dffpipe_se9:dffpipe8.q[9]


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|camera|sdram_controller:sdram_controller_dut|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_dbk1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|camera|ov7670:ov7670
pi_clk => pi_clk.IN1
pi_rst_n => pi_rst_n.IN3
pi_cmos_clk => pi_cmos_clk.IN1
pi_cmos_vs => pi_cmos_vs.IN1
pi_cmos_hs => pi_cmos_hs.IN1
pi_cmos_data[0] => pi_cmos_data[0].IN1
pi_cmos_data[1] => pi_cmos_data[1].IN1
pi_cmos_data[2] => pi_cmos_data[2].IN1
pi_cmos_data[3] => pi_cmos_data[3].IN1
pi_cmos_data[4] => pi_cmos_data[4].IN1
pi_cmos_data[5] => pi_cmos_data[5].IN1
pi_cmos_data[6] => pi_cmos_data[6].IN1
pi_cmos_data[7] => pi_cmos_data[7].IN1
po_sccb_clk <= config_reg:config_reg.po_sccb_clk
pio_sccb_data <> config_reg:config_reg.pio_sccb_data
po_rgb_data[0] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[1] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[2] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[3] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[4] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[5] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[6] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[7] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[8] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[9] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[10] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[11] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[12] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[13] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[14] <= rgb565_data:rgb565_data.po_rgb_data
po_rgb_data[15] <= rgb565_data:rgb565_data.po_rgb_data
po_clk <= rgb565_data:rgb565_data.po_clk
po_wrreq <= rgb565_data:rgb565_data.po_wrreq


|camera|ov7670:ov7670|freq_delay:freq_delay
pi_clk => po_clk_100k~reg0.CLK
pi_clk => count[0].CLK
pi_clk => count[1].CLK
pi_clk => count[2].CLK
pi_clk => count[3].CLK
pi_clk => count[4].CLK
pi_clk => count[5].CLK
pi_clk => count[6].CLK
pi_clk => count[7].CLK
pi_clk => count[8].CLK
pi_clk => count[9].CLK
pi_clk => count[10].CLK
pi_clk => count[11].CLK
pi_clk => count[12].CLK
pi_clk => count[13].CLK
pi_clk => count[14].CLK
pi_clk => count[15].CLK
pi_clk => count[16].CLK
pi_clk => count[17].CLK
pi_clk => count[18].CLK
pi_clk => count[19].CLK
pi_clk => count[20].CLK
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => po_clk_100k.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => po_rst_n_deay.OUTPUTSELECT
po_clk_100k <= po_clk_100k~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rst_n_deay <= po_rst_n_deay~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|ov7670:ov7670|cmos_ov7670_config_rgb565_regsiter_data:regreg
pi_register_id[0] => Decoder0.IN7
pi_register_id[1] => Decoder0.IN6
pi_register_id[2] => Decoder0.IN5
pi_register_id[3] => Decoder0.IN4
pi_register_id[4] => Decoder0.IN3
pi_register_id[5] => Decoder0.IN2
pi_register_id[6] => Decoder0.IN1
pi_register_id[7] => Decoder0.IN0
po_register_addr_data[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
po_register_addr_data[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|camera|ov7670:ov7670|config_reg:config_reg
pi_clk => po_flag_done~reg0.CLK
pi_clk => count[0].CLK
pi_clk => count[1].CLK
pi_clk => count[2].CLK
pi_clk => count[3].CLK
pi_clk => count[4].CLK
pi_clk => count[5].CLK
pi_clk => count[6].CLK
pi_clk => count[7].CLK
pi_clk => count[8].CLK
pi_clk => count[9].CLK
pi_clk => count[10].CLK
pi_clk => count[11].CLK
pi_clk => count[12].CLK
pi_clk => count[13].CLK
pi_clk => count[14].CLK
pi_clk => count[15].CLK
pi_clk => po_reg_id[0]~reg0.CLK
pi_clk => po_reg_id[1]~reg0.CLK
pi_clk => po_reg_id[2]~reg0.CLK
pi_clk => po_reg_id[3]~reg0.CLK
pi_clk => po_reg_id[4]~reg0.CLK
pi_clk => po_reg_id[5]~reg0.CLK
pi_clk => po_reg_id[6]~reg0.CLK
pi_clk => po_reg_id[7]~reg0.CLK
pi_clk => cnt[0].CLK
pi_clk => cnt[1].CLK
pi_clk => cnt[2].CLK
pi_clk => cnt[3].CLK
pi_clk => temp[0].CLK
pi_clk => temp[1].CLK
pi_clk => temp[2].CLK
pi_clk => temp[3].CLK
pi_clk => temp[4].CLK
pi_clk => temp[5].CLK
pi_clk => temp[6].CLK
pi_clk => temp[7].CLK
pi_clk => sda_buff.CLK
pi_clk => flag.CLK
pi_clk => state[0].CLK
pi_clk => state[1].CLK
pi_clk => state[2].CLK
pi_clk => state[3].CLK
pi_clk => state[4].CLK
pi_clk => po_sccb_clk~reg0.CLK
pi_rst_n => po_sccb_clk.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => flag.OUTPUTSELECT
pi_rst_n => sda_buff.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => cnt.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => po_reg_id.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => count.OUTPUTSELECT
pi_rst_n => po_flag_done.OUTPUTSELECT
pi_deay => always1.IN1
pi_reg_data[0] => temp.DATAB
pi_reg_data[1] => temp.DATAB
pi_reg_data[2] => temp.DATAB
pi_reg_data[3] => temp.DATAB
pi_reg_data[4] => temp.DATAB
pi_reg_data[5] => temp.DATAB
pi_reg_data[6] => temp.DATAB
pi_reg_data[7] => temp.DATAB
pi_reg_data[8] => temp.DATAB
pi_reg_data[9] => temp.DATAB
pi_reg_data[10] => temp.DATAB
pi_reg_data[11] => temp.DATAB
pi_reg_data[12] => temp.DATAB
pi_reg_data[13] => temp.DATAB
pi_reg_data[14] => temp.DATAB
pi_reg_data[15] => temp.DATAB
po_sccb_clk <= po_sccb_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[0] <= po_reg_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[1] <= po_reg_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[2] <= po_reg_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[3] <= po_reg_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[4] <= po_reg_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[5] <= po_reg_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[6] <= po_reg_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_reg_id[7] <= po_reg_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_sccb_data <> pio_sccb_data
po_flag_done <= po_flag_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|ov7670:ov7670|rgb565_data:rgb565_data
pi_clk => po_rgb_data[0]~reg0.CLK
pi_clk => po_rgb_data[1]~reg0.CLK
pi_clk => po_rgb_data[2]~reg0.CLK
pi_clk => po_rgb_data[3]~reg0.CLK
pi_clk => po_rgb_data[4]~reg0.CLK
pi_clk => po_rgb_data[5]~reg0.CLK
pi_clk => po_rgb_data[6]~reg0.CLK
pi_clk => po_rgb_data[7]~reg0.CLK
pi_clk => po_rgb_data[8]~reg0.CLK
pi_clk => po_rgb_data[9]~reg0.CLK
pi_clk => po_rgb_data[10]~reg0.CLK
pi_clk => po_rgb_data[11]~reg0.CLK
pi_clk => po_rgb_data[12]~reg0.CLK
pi_clk => po_rgb_data[13]~reg0.CLK
pi_clk => po_rgb_data[14]~reg0.CLK
pi_clk => po_rgb_data[15]~reg0.CLK
pi_clk => po_wrreq~reg0.CLK
pi_clk => temp[0].CLK
pi_clk => temp[1].CLK
pi_clk => temp[2].CLK
pi_clk => temp[3].CLK
pi_clk => temp[4].CLK
pi_clk => temp[5].CLK
pi_clk => temp[6].CLK
pi_clk => temp[7].CLK
pi_clk => cmos_vs[0].CLK
pi_clk => cmos_vs[1].CLK
pi_clk => cmos_vs[2].CLK
pi_clk => state~2.DATAIN
pi_clk => po_clk.DATAIN
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => state.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => temp.OUTPUTSELECT
pi_rst_n => po_wrreq.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => po_rgb_data.OUTPUTSELECT
pi_rst_n => cmos_vs.OUTPUTSELECT
pi_rst_n => cmos_vs.OUTPUTSELECT
pi_rst_n => cmos_vs.OUTPUTSELECT
pi_flag_done => flag.IN1
pi_vs => cmos_vs.DATAA
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => temp.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_rgb_data.OUTPUTSELECT
pi_hs => po_wrreq.OUTPUTSELECT
pi_hs => Selector1.IN2
pi_hs => Selector0.IN1
pi_hs => Selector1.IN1
pi_hs => Selector0.IN0
pi_data[0] => temp.DATAB
pi_data[0] => po_rgb_data.DATAB
pi_data[1] => temp.DATAB
pi_data[1] => po_rgb_data.DATAB
pi_data[2] => temp.DATAB
pi_data[2] => po_rgb_data.DATAB
pi_data[3] => temp.DATAB
pi_data[3] => po_rgb_data.DATAB
pi_data[4] => temp.DATAB
pi_data[4] => po_rgb_data.DATAB
pi_data[5] => temp.DATAB
pi_data[5] => po_rgb_data.DATAB
pi_data[6] => temp.DATAB
pi_data[6] => po_rgb_data.DATAB
pi_data[7] => temp.DATAB
pi_data[7] => po_rgb_data.DATAB
po_rgb_data[0] <= po_rgb_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[1] <= po_rgb_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[2] <= po_rgb_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[3] <= po_rgb_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[4] <= po_rgb_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[5] <= po_rgb_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[6] <= po_rgb_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[7] <= po_rgb_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[8] <= po_rgb_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[9] <= po_rgb_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[10] <= po_rgb_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[11] <= po_rgb_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[12] <= po_rgb_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[13] <= po_rgb_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[14] <= po_rgb_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb_data[15] <= po_rgb_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_clk <= pi_clk.DB_MAX_OUTPUT_PORT_TYPE
po_wrreq <= po_wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|vga565_sobel:vga565_sobel
pi_clk => pi_clk.IN5
pi_rst_n => pi_rst_n.IN1
po_hs <= po_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_vs <= po_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[0] <= po_rgb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[1] <= po_rgb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[2] <= po_rgb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[3] <= po_rgb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[4] <= po_rgb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[5] <= po_rgb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[6] <= po_rgb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[7] <= po_rgb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[8] <= po_rgb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[9] <= po_rgb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[10] <= po_rgb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[11] <= po_rgb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[12] <= po_rgb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[13] <= po_rgb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[14] <= po_rgb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_rgb[15] <= po_rgb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Add4.IN50
data[0] => Add3.IN33
data[1] => Add4.IN49
data[1] => Add3.IN32
data[2] => Add4.IN48
data[2] => Add3.IN31
data[3] => Add4.IN47
data[3] => Add3.IN30
data[4] => Add4.IN46
data[4] => Add3.IN29
data[5] => Mult1.IN15
data[6] => Mult1.IN14
data[7] => Mult1.IN13
data[8] => Mult1.IN12
data[9] => Mult1.IN11
data[10] => Mult1.IN10
data[11] => Mult0.IN13
data[12] => Mult0.IN12
data[13] => Mult0.IN11
data[14] => Mult0.IN10
data[15] => Mult0.IN9
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|vga565_sobel:vga565_sobel|ram2:ram2a
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|camera|vga565_sobel:vga565_sobel|ram2:ram2a|altsyncram:altsyncram_component
wren_a => altsyncram_8bk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bk1:auto_generated.data_a[7]
data_a[8] => altsyncram_8bk1:auto_generated.data_a[8]
data_a[9] => altsyncram_8bk1:auto_generated.data_a[9]
data_a[10] => altsyncram_8bk1:auto_generated.data_a[10]
data_a[11] => altsyncram_8bk1:auto_generated.data_a[11]
data_a[12] => altsyncram_8bk1:auto_generated.data_a[12]
data_a[13] => altsyncram_8bk1:auto_generated.data_a[13]
data_a[14] => altsyncram_8bk1:auto_generated.data_a[14]
data_a[15] => altsyncram_8bk1:auto_generated.data_a[15]
data_a[16] => altsyncram_8bk1:auto_generated.data_a[16]
data_a[17] => altsyncram_8bk1:auto_generated.data_a[17]
data_a[18] => altsyncram_8bk1:auto_generated.data_a[18]
data_a[19] => altsyncram_8bk1:auto_generated.data_a[19]
data_a[20] => altsyncram_8bk1:auto_generated.data_a[20]
data_a[21] => altsyncram_8bk1:auto_generated.data_a[21]
data_a[22] => altsyncram_8bk1:auto_generated.data_a[22]
data_a[23] => altsyncram_8bk1:auto_generated.data_a[23]
data_a[24] => altsyncram_8bk1:auto_generated.data_a[24]
data_a[25] => altsyncram_8bk1:auto_generated.data_a[25]
data_a[26] => altsyncram_8bk1:auto_generated.data_a[26]
data_a[27] => altsyncram_8bk1:auto_generated.data_a[27]
data_a[28] => altsyncram_8bk1:auto_generated.data_a[28]
data_a[29] => altsyncram_8bk1:auto_generated.data_a[29]
data_a[30] => altsyncram_8bk1:auto_generated.data_a[30]
data_a[31] => altsyncram_8bk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_8bk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8bk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8bk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8bk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8bk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8bk1:auto_generated.address_a[9]
address_b[0] => altsyncram_8bk1:auto_generated.address_b[0]
address_b[1] => altsyncram_8bk1:auto_generated.address_b[1]
address_b[2] => altsyncram_8bk1:auto_generated.address_b[2]
address_b[3] => altsyncram_8bk1:auto_generated.address_b[3]
address_b[4] => altsyncram_8bk1:auto_generated.address_b[4]
address_b[5] => altsyncram_8bk1:auto_generated.address_b[5]
address_b[6] => altsyncram_8bk1:auto_generated.address_b[6]
address_b[7] => altsyncram_8bk1:auto_generated.address_b[7]
address_b[8] => altsyncram_8bk1:auto_generated.address_b[8]
address_b[9] => altsyncram_8bk1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bk1:auto_generated.clock0
clock1 => altsyncram_8bk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_8bk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8bk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8bk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8bk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8bk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8bk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8bk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8bk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8bk1:auto_generated.q_b[8]
q_b[9] <= altsyncram_8bk1:auto_generated.q_b[9]
q_b[10] <= altsyncram_8bk1:auto_generated.q_b[10]
q_b[11] <= altsyncram_8bk1:auto_generated.q_b[11]
q_b[12] <= altsyncram_8bk1:auto_generated.q_b[12]
q_b[13] <= altsyncram_8bk1:auto_generated.q_b[13]
q_b[14] <= altsyncram_8bk1:auto_generated.q_b[14]
q_b[15] <= altsyncram_8bk1:auto_generated.q_b[15]
q_b[16] <= altsyncram_8bk1:auto_generated.q_b[16]
q_b[17] <= altsyncram_8bk1:auto_generated.q_b[17]
q_b[18] <= altsyncram_8bk1:auto_generated.q_b[18]
q_b[19] <= altsyncram_8bk1:auto_generated.q_b[19]
q_b[20] <= altsyncram_8bk1:auto_generated.q_b[20]
q_b[21] <= altsyncram_8bk1:auto_generated.q_b[21]
q_b[22] <= altsyncram_8bk1:auto_generated.q_b[22]
q_b[23] <= altsyncram_8bk1:auto_generated.q_b[23]
q_b[24] <= altsyncram_8bk1:auto_generated.q_b[24]
q_b[25] <= altsyncram_8bk1:auto_generated.q_b[25]
q_b[26] <= altsyncram_8bk1:auto_generated.q_b[26]
q_b[27] <= altsyncram_8bk1:auto_generated.q_b[27]
q_b[28] <= altsyncram_8bk1:auto_generated.q_b[28]
q_b[29] <= altsyncram_8bk1:auto_generated.q_b[29]
q_b[30] <= altsyncram_8bk1:auto_generated.q_b[30]
q_b[31] <= altsyncram_8bk1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|camera|vga565_sobel:vga565_sobel|ram2:ram2a|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter
clk => clk.IN3
rst_n => rst_n.IN3
start => start.IN1
done <= fsm:FSM.done
mem_addr[0] <= addr_gen:AG.mem_addr
mem_addr[1] <= addr_gen:AG.mem_addr
mem_addr[2] <= addr_gen:AG.mem_addr
mem_addr[3] <= addr_gen:AG.mem_addr
mem_addr[4] <= addr_gen:AG.mem_addr
mem_addr[5] <= addr_gen:AG.mem_addr
mem_addr[6] <= addr_gen:AG.mem_addr
mem_addr[7] <= addr_gen:AG.mem_addr
mem_addr[8] <= addr_gen:AG.mem_addr
mem_addr[9] <= addr_gen:AG.mem_addr
mem_addr[10] <= addr_gen:AG.mem_addr
mem_addr[11] <= addr_gen:AG.mem_addr
mem_addr[12] <= addr_gen:AG.mem_addr
mem_addr[13] <= addr_gen:AG.mem_addr
mem_addr[14] <= addr_gen:AG.mem_addr
mem_addr[15] <= addr_gen:AG.mem_addr
mem_addr[16] <= addr_gen:AG.mem_addr
mem_addr[17] <= addr_gen:AG.mem_addr
mem_addr[18] <= addr_gen:AG.mem_addr
mem_addr[19] <= addr_gen:AG.mem_addr
mem_addr[20] <= addr_gen:AG.mem_addr
mem_addr[21] <= addr_gen:AG.mem_addr
mem_data[0] <= computer:COM.mem_data
mem_data[1] <= computer:COM.mem_data
mem_data[2] <= computer:COM.mem_data
mem_data[3] <= computer:COM.mem_data
mem_data[4] <= computer:COM.mem_data
mem_data[5] <= computer:COM.mem_data
mem_data[6] <= computer:COM.mem_data
mem_data[7] <= computer:COM.mem_data
mem_data[8] <= computer:COM.mem_data
mem_data[9] <= computer:COM.mem_data
mem_data[10] <= computer:COM.mem_data
mem_data[11] <= computer:COM.mem_data
mem_data[12] <= computer:COM.mem_data
mem_data[13] <= computer:COM.mem_data
mem_data[14] <= computer:COM.mem_data
mem_data[15] <= computer:COM.mem_data
mem_data[16] <= computer:COM.mem_data
mem_data[17] <= computer:COM.mem_data
mem_data[18] <= computer:COM.mem_data
mem_data[19] <= computer:COM.mem_data
mem_data[20] <= computer:COM.mem_data
mem_data[21] <= computer:COM.mem_data
mem_data[22] <= computer:COM.mem_data
mem_data[23] <= computer:COM.mem_data
mem_data[24] <= computer:COM.mem_data
mem_data[25] <= computer:COM.mem_data
mem_data[26] <= computer:COM.mem_data
mem_data[27] <= computer:COM.mem_data
mem_data[28] <= computer:COM.mem_data
mem_data[29] <= computer:COM.mem_data
mem_data[30] <= computer:COM.mem_data
mem_data[31] <= computer:COM.mem_data
mem_read <= fsm:FSM.mem_read
mem_write <= fsm:FSM.mem_write
mem_q[0] => mem_q[0].IN1
mem_q[1] => mem_q[1].IN1
mem_q[2] => mem_q[2].IN1
mem_q[3] => mem_q[3].IN1
mem_q[4] => mem_q[4].IN1
mem_q[5] => mem_q[5].IN1
mem_q[6] => mem_q[6].IN1
mem_q[7] => mem_q[7].IN1
mem_q[8] => mem_q[8].IN1
mem_q[9] => mem_q[9].IN1
mem_q[10] => mem_q[10].IN1
mem_q[11] => mem_q[11].IN1
mem_q[12] => mem_q[12].IN1
mem_q[13] => mem_q[13].IN1
mem_q[14] => mem_q[14].IN1
mem_q[15] => mem_q[15].IN1
mem_q[16] => mem_q[16].IN1
mem_q[17] => mem_q[17].IN1
mem_q[18] => mem_q[18].IN1
mem_q[19] => mem_q[19].IN1
mem_q[20] => mem_q[20].IN1
mem_q[21] => mem_q[21].IN1
mem_q[22] => mem_q[22].IN1
mem_q[23] => mem_q[23].IN1
mem_q[24] => mem_q[24].IN1
mem_q[25] => mem_q[25].IN1
mem_q[26] => mem_q[26].IN1
mem_q[27] => mem_q[27].IN1
mem_q[28] => mem_q[28].IN1
mem_q[29] => mem_q[29].IN1
mem_q[30] => mem_q[30].IN1
mem_q[31] => mem_q[31].IN1


|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_addr[18]~reg0.CLK
clk => mem_addr[19]~reg0.CLK
clk => mem_addr[20]~reg0.CLK
clk => mem_addr[21]~reg0.CLK
clk => dr_addr[0].CLK
clk => dr_addr[1].CLK
clk => dr_addr[2].CLK
clk => dr_addr[3].CLK
clk => dr_addr[4].CLK
clk => dr_addr[5].CLK
clk => dr_addr[6].CLK
clk => dr_addr[7].CLK
clk => dr_addr[8].CLK
clk => dr_addr[9].CLK
clk => dr_addr[10].CLK
clk => dr_addr[11].CLK
clk => dr_addr[12].CLK
clk => dr_addr[13].CLK
clk => dr_addr[14].CLK
clk => dr_addr[15].CLK
clk => dr_addr[16].CLK
clk => dr_addr[17].CLK
clk => dr_addr[18].CLK
clk => dr_addr[19].CLK
clk => dr_addr[20].CLK
clk => dr_addr[21].CLK
clk => nr_addr[0].CLK
clk => nr_addr[1].CLK
clk => nr_addr[2].CLK
clk => nr_addr[3].CLK
clk => nr_addr[4].CLK
clk => nr_addr[5].CLK
clk => nr_addr[6].CLK
clk => nr_addr[7].CLK
clk => nr_addr[8].CLK
clk => nr_addr[9].CLK
clk => nr_addr[10].CLK
clk => nr_addr[11].CLK
clk => nr_addr[12].CLK
clk => nr_addr[13].CLK
clk => nr_addr[14].CLK
clk => nr_addr[15].CLK
clk => nr_addr[16].CLK
clk => nr_addr[17].CLK
clk => nr_addr[18].CLK
clk => nr_addr[19].CLK
clk => nr_addr[20].CLK
clk => nr_addr[21].CLK
clk => cr_addr[0].CLK
clk => cr_addr[1].CLK
clk => cr_addr[2].CLK
clk => cr_addr[3].CLK
clk => cr_addr[4].CLK
clk => cr_addr[5].CLK
clk => cr_addr[6].CLK
clk => cr_addr[7].CLK
clk => cr_addr[8].CLK
clk => cr_addr[9].CLK
clk => cr_addr[10].CLK
clk => cr_addr[11].CLK
clk => cr_addr[12].CLK
clk => cr_addr[13].CLK
clk => cr_addr[14].CLK
clk => cr_addr[15].CLK
clk => cr_addr[16].CLK
clk => cr_addr[17].CLK
clk => cr_addr[18].CLK
clk => cr_addr[19].CLK
clk => cr_addr[20].CLK
clk => cr_addr[21].CLK
clk => pr_addr[0].CLK
clk => pr_addr[1].CLK
clk => pr_addr[2].CLK
clk => pr_addr[3].CLK
clk => pr_addr[4].CLK
clk => pr_addr[5].CLK
clk => pr_addr[6].CLK
clk => pr_addr[7].CLK
clk => pr_addr[8].CLK
clk => pr_addr[9].CLK
clk => pr_addr[10].CLK
clk => pr_addr[11].CLK
clk => pr_addr[12].CLK
clk => pr_addr[13].CLK
clk => pr_addr[14].CLK
clk => pr_addr[15].CLK
clk => pr_addr[16].CLK
clk => pr_addr[17].CLK
clk => pr_addr[18].CLK
clk => pr_addr[19].CLK
clk => pr_addr[20].CLK
clk => pr_addr[21].CLK
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => pr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => cr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => nr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => dr_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
rst_n => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => mem_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => pr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => cr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => nr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
pr_send => dr_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => mem_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => cr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => nr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
cr_send => dr_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => mem_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => nr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
nr_send => dr_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => mem_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
dr_send => dr_addr.OUTPUTSELECT
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|computer:COM
clk => r5[0].CLK
clk => r5[1].CLK
clk => r5[2].CLK
clk => r5[3].CLK
clk => r5[4].CLK
clk => r5[5].CLK
clk => r5[6].CLK
clk => r5[7].CLK
clk => r4[0].CLK
clk => r4[1].CLK
clk => r4[2].CLK
clk => r4[3].CLK
clk => r4[4].CLK
clk => r4[5].CLK
clk => r4[6].CLK
clk => r4[7].CLK
clk => r3[0].CLK
clk => r3[1].CLK
clk => r3[2].CLK
clk => r3[3].CLK
clk => r3[4].CLK
clk => r3[5].CLK
clk => r3[6].CLK
clk => r3[7].CLK
clk => r2[0].CLK
clk => r2[1].CLK
clk => r2[2].CLK
clk => r2[3].CLK
clk => r2[4].CLK
clk => r2[5].CLK
clk => r2[6].CLK
clk => r2[7].CLK
clk => r1[0].CLK
clk => r1[1].CLK
clk => r1[2].CLK
clk => r1[3].CLK
clk => r1[4].CLK
clk => r1[5].CLK
clk => r1[6].CLK
clk => r1[7].CLK
clk => r0[0].CLK
clk => r0[1].CLK
clk => r0[2].CLK
clk => r0[3].CLK
clk => r0[4].CLK
clk => r0[5].CLK
clk => r0[6].CLK
clk => r0[7].CLK
clk => absd[0].CLK
clk => absd[1].CLK
clk => absd[2].CLK
clk => absd[3].CLK
clk => absd[4].CLK
clk => absd[5].CLK
clk => absd[6].CLK
clk => absd[7].CLK
clk => dy[0].CLK
clk => dy[1].CLK
clk => dy[2].CLK
clk => dy[3].CLK
clk => dy[4].CLK
clk => dy[5].CLK
clk => dy[6].CLK
clk => dy[7].CLK
clk => dy[8].CLK
clk => dy[9].CLK
clk => dy[10].CLK
clk => dx[0].CLK
clk => dx[1].CLK
clk => dx[2].CLK
clk => dx[3].CLK
clk => dx[4].CLK
clk => dx[5].CLK
clk => dx[6].CLK
clk => dx[7].CLK
clk => dx[8].CLK
clk => dx[9].CLK
clk => dx[10].CLK
clk => z[1][1][0].CLK
clk => z[1][1][1].CLK
clk => z[1][1][2].CLK
clk => z[1][1][3].CLK
clk => z[1][1][4].CLK
clk => z[1][1][5].CLK
clk => z[1][1][6].CLK
clk => z[1][1][7].CLK
clk => z[1][0][0].CLK
clk => z[1][0][1].CLK
clk => z[1][0][2].CLK
clk => z[1][0][3].CLK
clk => z[1][0][4].CLK
clk => z[1][0][5].CLK
clk => z[1][0][6].CLK
clk => z[1][0][7].CLK
clk => z[1][-1][0].CLK
clk => z[1][-1][1].CLK
clk => z[1][-1][2].CLK
clk => z[1][-1][3].CLK
clk => z[1][-1][4].CLK
clk => z[1][-1][5].CLK
clk => z[1][-1][6].CLK
clk => z[1][-1][7].CLK
clk => z[0][1][0].CLK
clk => z[0][1][1].CLK
clk => z[0][1][2].CLK
clk => z[0][1][3].CLK
clk => z[0][1][4].CLK
clk => z[0][1][5].CLK
clk => z[0][1][6].CLK
clk => z[0][1][7].CLK
clk => z[0][0][0].CLK
clk => z[0][0][1].CLK
clk => z[0][0][2].CLK
clk => z[0][0][3].CLK
clk => z[0][0][4].CLK
clk => z[0][0][5].CLK
clk => z[0][0][6].CLK
clk => z[0][0][7].CLK
clk => z[0][-1][0].CLK
clk => z[0][-1][1].CLK
clk => z[0][-1][2].CLK
clk => z[0][-1][3].CLK
clk => z[0][-1][4].CLK
clk => z[0][-1][5].CLK
clk => z[0][-1][6].CLK
clk => z[0][-1][7].CLK
clk => z[-1][1][0].CLK
clk => z[-1][1][1].CLK
clk => z[-1][1][2].CLK
clk => z[-1][1][3].CLK
clk => z[-1][1][4].CLK
clk => z[-1][1][5].CLK
clk => z[-1][1][6].CLK
clk => z[-1][1][7].CLK
clk => z[-1][0][0].CLK
clk => z[-1][0][1].CLK
clk => z[-1][0][2].CLK
clk => z[-1][0][3].CLK
clk => z[-1][0][4].CLK
clk => z[-1][0][5].CLK
clk => z[-1][0][6].CLK
clk => z[-1][0][7].CLK
clk => z[-1][-1][0].CLK
clk => z[-1][-1][1].CLK
clk => z[-1][-1][2].CLK
clk => z[-1][-1][3].CLK
clk => z[-1][-1][4].CLK
clk => z[-1][-1][5].CLK
clk => z[-1][-1][6].CLK
clk => z[-1][-1][7].CLK
clk => nrr[0].CLK
clk => nrr[1].CLK
clk => nrr[2].CLK
clk => nrr[3].CLK
clk => nrr[4].CLK
clk => nrr[5].CLK
clk => nrr[6].CLK
clk => nrr[7].CLK
clk => nrr[8].CLK
clk => nrr[9].CLK
clk => nrr[10].CLK
clk => nrr[11].CLK
clk => nrr[12].CLK
clk => nrr[13].CLK
clk => nrr[14].CLK
clk => nrr[15].CLK
clk => nrr[16].CLK
clk => nrr[17].CLK
clk => nrr[18].CLK
clk => nrr[19].CLK
clk => nrr[20].CLK
clk => nrr[21].CLK
clk => nrr[22].CLK
clk => nrr[23].CLK
clk => nrr[24].CLK
clk => nrr[25].CLK
clk => nrr[26].CLK
clk => nrr[27].CLK
clk => nrr[28].CLK
clk => nrr[29].CLK
clk => nrr[30].CLK
clk => nrr[31].CLK
clk => crr[0].CLK
clk => crr[1].CLK
clk => crr[2].CLK
clk => crr[3].CLK
clk => crr[4].CLK
clk => crr[5].CLK
clk => crr[6].CLK
clk => crr[7].CLK
clk => crr[8].CLK
clk => crr[9].CLK
clk => crr[10].CLK
clk => crr[11].CLK
clk => crr[12].CLK
clk => crr[13].CLK
clk => crr[14].CLK
clk => crr[15].CLK
clk => crr[16].CLK
clk => crr[17].CLK
clk => crr[18].CLK
clk => crr[19].CLK
clk => crr[20].CLK
clk => crr[21].CLK
clk => crr[22].CLK
clk => crr[23].CLK
clk => crr[24].CLK
clk => crr[25].CLK
clk => crr[26].CLK
clk => crr[27].CLK
clk => crr[28].CLK
clk => crr[29].CLK
clk => crr[30].CLK
clk => crr[31].CLK
clk => prr[0].CLK
clk => prr[1].CLK
clk => prr[2].CLK
clk => prr[3].CLK
clk => prr[4].CLK
clk => prr[5].CLK
clk => prr[6].CLK
clk => prr[7].CLK
clk => prr[8].CLK
clk => prr[9].CLK
clk => prr[10].CLK
clk => prr[11].CLK
clk => prr[12].CLK
clk => prr[13].CLK
clk => prr[14].CLK
clk => prr[15].CLK
clk => prr[16].CLK
clk => prr[17].CLK
clk => prr[18].CLK
clk => prr[19].CLK
clk => prr[20].CLK
clk => prr[21].CLK
clk => prr[22].CLK
clk => prr[23].CLK
clk => prr[24].CLK
clk => prr[25].CLK
clk => prr[26].CLK
clk => prr[27].CLK
clk => prr[28].CLK
clk => prr[29].CLK
clk => prr[30].CLK
clk => prr[31].CLK
clk => nr[0].CLK
clk => nr[1].CLK
clk => nr[2].CLK
clk => nr[3].CLK
clk => nr[4].CLK
clk => nr[5].CLK
clk => nr[6].CLK
clk => nr[7].CLK
clk => nr[8].CLK
clk => nr[9].CLK
clk => nr[10].CLK
clk => nr[11].CLK
clk => nr[12].CLK
clk => nr[13].CLK
clk => nr[14].CLK
clk => nr[15].CLK
clk => nr[16].CLK
clk => nr[17].CLK
clk => nr[18].CLK
clk => nr[19].CLK
clk => nr[20].CLK
clk => nr[21].CLK
clk => nr[22].CLK
clk => nr[23].CLK
clk => nr[24].CLK
clk => nr[25].CLK
clk => nr[26].CLK
clk => nr[27].CLK
clk => nr[28].CLK
clk => nr[29].CLK
clk => nr[30].CLK
clk => nr[31].CLK
clk => cr[0].CLK
clk => cr[1].CLK
clk => cr[2].CLK
clk => cr[3].CLK
clk => cr[4].CLK
clk => cr[5].CLK
clk => cr[6].CLK
clk => cr[7].CLK
clk => cr[8].CLK
clk => cr[9].CLK
clk => cr[10].CLK
clk => cr[11].CLK
clk => cr[12].CLK
clk => cr[13].CLK
clk => cr[14].CLK
clk => cr[15].CLK
clk => cr[16].CLK
clk => cr[17].CLK
clk => cr[18].CLK
clk => cr[19].CLK
clk => cr[20].CLK
clk => cr[21].CLK
clk => cr[22].CLK
clk => cr[23].CLK
clk => cr[24].CLK
clk => cr[25].CLK
clk => cr[26].CLK
clk => cr[27].CLK
clk => cr[28].CLK
clk => cr[29].CLK
clk => cr[30].CLK
clk => cr[31].CLK
clk => pr[0].CLK
clk => pr[1].CLK
clk => pr[2].CLK
clk => pr[3].CLK
clk => pr[4].CLK
clk => pr[5].CLK
clk => pr[6].CLK
clk => pr[7].CLK
clk => pr[8].CLK
clk => pr[9].CLK
clk => pr[10].CLK
clk => pr[11].CLK
clk => pr[12].CLK
clk => pr[13].CLK
clk => pr[14].CLK
clk => pr[15].CLK
clk => pr[16].CLK
clk => pr[17].CLK
clk => pr[18].CLK
clk => pr[19].CLK
clk => pr[20].CLK
clk => pr[21].CLK
clk => pr[22].CLK
clk => pr[23].CLK
clk => pr[24].CLK
clk => pr[25].CLK
clk => pr[26].CLK
clk => pr[27].CLK
clk => pr[28].CLK
clk => pr[29].CLK
clk => pr[30].CLK
clk => pr[31].CLK
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => pr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => cr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
rst_n => nr.OUTPUTSELECT
mem_q[0] => pr.DATAB
mem_q[0] => cr.DATAB
mem_q[0] => nr.DATAB
mem_q[1] => pr.DATAB
mem_q[1] => cr.DATAB
mem_q[1] => nr.DATAB
mem_q[2] => pr.DATAB
mem_q[2] => cr.DATAB
mem_q[2] => nr.DATAB
mem_q[3] => pr.DATAB
mem_q[3] => cr.DATAB
mem_q[3] => nr.DATAB
mem_q[4] => pr.DATAB
mem_q[4] => cr.DATAB
mem_q[4] => nr.DATAB
mem_q[5] => pr.DATAB
mem_q[5] => cr.DATAB
mem_q[5] => nr.DATAB
mem_q[6] => pr.DATAB
mem_q[6] => cr.DATAB
mem_q[6] => nr.DATAB
mem_q[7] => pr.DATAB
mem_q[7] => cr.DATAB
mem_q[7] => nr.DATAB
mem_q[8] => pr.DATAB
mem_q[8] => cr.DATAB
mem_q[8] => nr.DATAB
mem_q[9] => pr.DATAB
mem_q[9] => cr.DATAB
mem_q[9] => nr.DATAB
mem_q[10] => pr.DATAB
mem_q[10] => cr.DATAB
mem_q[10] => nr.DATAB
mem_q[11] => pr.DATAB
mem_q[11] => cr.DATAB
mem_q[11] => nr.DATAB
mem_q[12] => pr.DATAB
mem_q[12] => cr.DATAB
mem_q[12] => nr.DATAB
mem_q[13] => pr.DATAB
mem_q[13] => cr.DATAB
mem_q[13] => nr.DATAB
mem_q[14] => pr.DATAB
mem_q[14] => cr.DATAB
mem_q[14] => nr.DATAB
mem_q[15] => pr.DATAB
mem_q[15] => cr.DATAB
mem_q[15] => nr.DATAB
mem_q[16] => pr.DATAB
mem_q[16] => cr.DATAB
mem_q[16] => nr.DATAB
mem_q[17] => pr.DATAB
mem_q[17] => cr.DATAB
mem_q[17] => nr.DATAB
mem_q[18] => pr.DATAB
mem_q[18] => cr.DATAB
mem_q[18] => nr.DATAB
mem_q[19] => pr.DATAB
mem_q[19] => cr.DATAB
mem_q[19] => nr.DATAB
mem_q[20] => pr.DATAB
mem_q[20] => cr.DATAB
mem_q[20] => nr.DATAB
mem_q[21] => pr.DATAB
mem_q[21] => cr.DATAB
mem_q[21] => nr.DATAB
mem_q[22] => pr.DATAB
mem_q[22] => cr.DATAB
mem_q[22] => nr.DATAB
mem_q[23] => pr.DATAB
mem_q[23] => cr.DATAB
mem_q[23] => nr.DATAB
mem_q[24] => pr.DATAB
mem_q[24] => cr.DATAB
mem_q[24] => nr.DATAB
mem_q[25] => pr.DATAB
mem_q[25] => cr.DATAB
mem_q[25] => nr.DATAB
mem_q[26] => pr.DATAB
mem_q[26] => cr.DATAB
mem_q[26] => nr.DATAB
mem_q[27] => pr.DATAB
mem_q[27] => cr.DATAB
mem_q[27] => nr.DATAB
mem_q[28] => pr.DATAB
mem_q[28] => cr.DATAB
mem_q[28] => nr.DATAB
mem_q[29] => pr.DATAB
mem_q[29] => cr.DATAB
mem_q[29] => nr.DATAB
mem_q[30] => pr.DATAB
mem_q[30] => cr.DATAB
mem_q[30] => nr.DATAB
mem_q[31] => pr.DATAB
mem_q[31] => cr.DATAB
mem_q[31] => nr.DATAB
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
pr_load => pr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
cr_load => cr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
nr_load => nr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => prr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => crr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => nrr.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => absd.OUTPUTSELECT
shift_en => z[1][1][0].ENA
shift_en => dy[0].ENA
shift_en => r5[0].ENA
shift_en => r5[1].ENA
shift_en => r5[2].ENA
shift_en => r5[3].ENA
shift_en => r5[4].ENA
shift_en => r5[5].ENA
shift_en => r5[6].ENA
shift_en => r5[7].ENA
shift_en => r4[0].ENA
shift_en => r4[1].ENA
shift_en => r4[2].ENA
shift_en => r4[3].ENA
shift_en => r4[4].ENA
shift_en => r4[5].ENA
shift_en => r4[6].ENA
shift_en => r4[7].ENA
shift_en => r3[0].ENA
shift_en => r3[1].ENA
shift_en => r3[2].ENA
shift_en => r3[3].ENA
shift_en => r3[4].ENA
shift_en => r3[5].ENA
shift_en => r3[6].ENA
shift_en => r3[7].ENA
shift_en => r2[0].ENA
shift_en => r2[1].ENA
shift_en => r2[2].ENA
shift_en => r2[3].ENA
shift_en => r2[4].ENA
shift_en => r2[5].ENA
shift_en => r2[6].ENA
shift_en => r2[7].ENA
shift_en => r1[0].ENA
shift_en => r1[1].ENA
shift_en => r1[2].ENA
shift_en => r1[3].ENA
shift_en => r1[4].ENA
shift_en => r1[5].ENA
shift_en => r1[6].ENA
shift_en => r1[7].ENA
shift_en => r0[0].ENA
shift_en => r0[1].ENA
shift_en => r0[2].ENA
shift_en => r0[3].ENA
shift_en => r0[4].ENA
shift_en => r0[5].ENA
shift_en => r0[6].ENA
shift_en => r0[7].ENA
shift_en => dy[1].ENA
shift_en => dy[2].ENA
shift_en => dy[3].ENA
shift_en => dy[4].ENA
shift_en => dy[5].ENA
shift_en => dy[6].ENA
shift_en => dy[7].ENA
shift_en => dy[8].ENA
shift_en => dy[9].ENA
shift_en => dy[10].ENA
shift_en => dx[0].ENA
shift_en => dx[1].ENA
shift_en => dx[2].ENA
shift_en => dx[3].ENA
shift_en => dx[4].ENA
shift_en => dx[5].ENA
shift_en => dx[6].ENA
shift_en => dx[7].ENA
shift_en => dx[8].ENA
shift_en => dx[9].ENA
shift_en => dx[10].ENA
shift_en => z[1][1][1].ENA
shift_en => z[1][1][2].ENA
shift_en => z[1][1][3].ENA
shift_en => z[1][1][4].ENA
shift_en => z[1][1][5].ENA
shift_en => z[1][1][6].ENA
shift_en => z[1][1][7].ENA
shift_en => z[1][0][0].ENA
shift_en => z[1][0][1].ENA
shift_en => z[1][0][2].ENA
shift_en => z[1][0][3].ENA
shift_en => z[1][0][4].ENA
shift_en => z[1][0][5].ENA
shift_en => z[1][0][6].ENA
shift_en => z[1][0][7].ENA
shift_en => z[1][-1][0].ENA
shift_en => z[1][-1][1].ENA
shift_en => z[1][-1][2].ENA
shift_en => z[1][-1][3].ENA
shift_en => z[1][-1][4].ENA
shift_en => z[1][-1][5].ENA
shift_en => z[1][-1][6].ENA
shift_en => z[1][-1][7].ENA
shift_en => z[0][1][0].ENA
shift_en => z[0][1][1].ENA
shift_en => z[0][1][2].ENA
shift_en => z[0][1][3].ENA
shift_en => z[0][1][4].ENA
shift_en => z[0][1][5].ENA
shift_en => z[0][1][6].ENA
shift_en => z[0][1][7].ENA
shift_en => z[0][0][0].ENA
shift_en => z[0][0][1].ENA
shift_en => z[0][0][2].ENA
shift_en => z[0][0][3].ENA
shift_en => z[0][0][4].ENA
shift_en => z[0][0][5].ENA
shift_en => z[0][0][6].ENA
shift_en => z[0][0][7].ENA
shift_en => z[0][-1][0].ENA
shift_en => z[0][-1][1].ENA
shift_en => z[0][-1][2].ENA
shift_en => z[0][-1][3].ENA
shift_en => z[0][-1][4].ENA
shift_en => z[0][-1][5].ENA
shift_en => z[0][-1][6].ENA
shift_en => z[0][-1][7].ENA
shift_en => z[-1][1][0].ENA
shift_en => z[-1][1][1].ENA
shift_en => z[-1][1][2].ENA
shift_en => z[-1][1][3].ENA
shift_en => z[-1][1][4].ENA
shift_en => z[-1][1][5].ENA
shift_en => z[-1][1][6].ENA
shift_en => z[-1][1][7].ENA
shift_en => z[-1][0][0].ENA
shift_en => z[-1][0][1].ENA
shift_en => z[-1][0][2].ENA
shift_en => z[-1][0][3].ENA
shift_en => z[-1][0][4].ENA
shift_en => z[-1][0][5].ENA
shift_en => z[-1][0][6].ENA
shift_en => z[-1][0][7].ENA
shift_en => z[-1][-1][0].ENA
shift_en => z[-1][-1][1].ENA
shift_en => z[-1][-1][2].ENA
shift_en => z[-1][-1][3].ENA
shift_en => z[-1][-1][4].ENA
shift_en => z[-1][-1][5].ENA
shift_en => z[-1][-1][6].ENA
shift_en => z[-1][-1][7].ENA
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => prr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => crr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr.OUTPUTSELECT
rows_load => nrr[0].ENA
rows_load => nrr[1].ENA
rows_load => nrr[2].ENA
rows_load => nrr[3].ENA
rows_load => nrr[4].ENA
rows_load => nrr[5].ENA
rows_load => nrr[6].ENA
rows_load => nrr[7].ENA
rows_load => crr[0].ENA
rows_load => crr[1].ENA
rows_load => crr[2].ENA
rows_load => crr[3].ENA
rows_load => crr[4].ENA
rows_load => crr[5].ENA
rows_load => crr[6].ENA
rows_load => crr[7].ENA
rows_load => prr[0].ENA
rows_load => prr[1].ENA
rows_load => prr[2].ENA
rows_load => prr[3].ENA
rows_load => prr[4].ENA
rows_load => prr[5].ENA
rows_load => prr[6].ENA
rows_load => prr[7].ENA
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
set_z => absd.OUTPUTSELECT
mem_data[0] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[1] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[2] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[3] <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[4] <= r2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[5] <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[6] <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[7] <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data[8] <= r3[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[9] <= r3[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[10] <= r3[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[11] <= r3[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[12] <= r3[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[13] <= r3[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[14] <= r3[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[15] <= r3[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data[16] <= r4[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[17] <= r4[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[18] <= r4[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[19] <= r4[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[20] <= r4[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[21] <= r4[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[22] <= r4[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[23] <= r4[7].DB_MAX_OUTPUT_PORT_TYPE
mem_data[24] <= r5[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[25] <= r5[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[26] <= r5[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[27] <= r5[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[28] <= r5[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[29] <= r5[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[30] <= r5[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[31] <= r5[7].DB_MAX_OUTPUT_PORT_TYPE


|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|fsm:FSM
clk => set_z~reg0.CLK
clk => shift_en~reg0.CLK
clk => done~reg0.CLK
clk => mem_write~reg0.CLK
clk => mem_read~reg0.CLK
clk => rows_load~reg0.CLK
clk => nr_load~reg0.CLK
clk => cr_load~reg0.CLK
clk => pr_load~reg0.CLK
clk => dr_send~reg0.CLK
clk => nr_send~reg0.CLK
clk => cr_send~reg0.CLK
clk => pr_send~reg0.CLK
clk => flag.CLK
clk => beat[0].CLK
clk => beat[1].CLK
clk => col[0].CLK
clk => col[1].CLK
clk => col[2].CLK
clk => col[3].CLK
clk => col[4].CLK
clk => col[5].CLK
clk => col[6].CLK
clk => col[7].CLK
clk => row[0].CLK
clk => row[1].CLK
clk => row[2].CLK
clk => row[3].CLK
clk => row[4].CLK
clk => row[5].CLK
clk => row[6].CLK
clk => row[7].CLK
clk => row[8].CLK
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => row.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => col.OUTPUTSELECT
rst_n => beat.OUTPUTSELECT
rst_n => beat.OUTPUTSELECT
rst_n => flag.OUTPUTSELECT
rst_n => pr_send.OUTPUTSELECT
rst_n => cr_send.OUTPUTSELECT
rst_n => nr_send.OUTPUTSELECT
rst_n => dr_send.OUTPUTSELECT
rst_n => pr_load.OUTPUTSELECT
rst_n => cr_load.OUTPUTSELECT
rst_n => nr_load.OUTPUTSELECT
rst_n => rows_load.OUTPUTSELECT
rst_n => mem_read.OUTPUTSELECT
rst_n => mem_write.OUTPUTSELECT
rst_n => done.OUTPUTSELECT
rst_n => shift_en.OUTPUTSELECT
rst_n => set_z.OUTPUTSELECT
start => flag.OUTPUTSELECT
start => always1.IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
pr_load <= pr_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr_load <= cr_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
nr_load <= nr_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_z <= set_z~reg0.DB_MAX_OUTPUT_PORT_TYPE
rows_load <= rows_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_en <= shift_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
pr_send <= pr_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
cr_send <= cr_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
nr_send <= nr_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
dr_send <= dr_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE


|camera|vga565_sobel:vga565_sobel|ram2:ram2b
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component
wren_a => altsyncram_8bk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8bk1:auto_generated.data_a[0]
data_a[1] => altsyncram_8bk1:auto_generated.data_a[1]
data_a[2] => altsyncram_8bk1:auto_generated.data_a[2]
data_a[3] => altsyncram_8bk1:auto_generated.data_a[3]
data_a[4] => altsyncram_8bk1:auto_generated.data_a[4]
data_a[5] => altsyncram_8bk1:auto_generated.data_a[5]
data_a[6] => altsyncram_8bk1:auto_generated.data_a[6]
data_a[7] => altsyncram_8bk1:auto_generated.data_a[7]
data_a[8] => altsyncram_8bk1:auto_generated.data_a[8]
data_a[9] => altsyncram_8bk1:auto_generated.data_a[9]
data_a[10] => altsyncram_8bk1:auto_generated.data_a[10]
data_a[11] => altsyncram_8bk1:auto_generated.data_a[11]
data_a[12] => altsyncram_8bk1:auto_generated.data_a[12]
data_a[13] => altsyncram_8bk1:auto_generated.data_a[13]
data_a[14] => altsyncram_8bk1:auto_generated.data_a[14]
data_a[15] => altsyncram_8bk1:auto_generated.data_a[15]
data_a[16] => altsyncram_8bk1:auto_generated.data_a[16]
data_a[17] => altsyncram_8bk1:auto_generated.data_a[17]
data_a[18] => altsyncram_8bk1:auto_generated.data_a[18]
data_a[19] => altsyncram_8bk1:auto_generated.data_a[19]
data_a[20] => altsyncram_8bk1:auto_generated.data_a[20]
data_a[21] => altsyncram_8bk1:auto_generated.data_a[21]
data_a[22] => altsyncram_8bk1:auto_generated.data_a[22]
data_a[23] => altsyncram_8bk1:auto_generated.data_a[23]
data_a[24] => altsyncram_8bk1:auto_generated.data_a[24]
data_a[25] => altsyncram_8bk1:auto_generated.data_a[25]
data_a[26] => altsyncram_8bk1:auto_generated.data_a[26]
data_a[27] => altsyncram_8bk1:auto_generated.data_a[27]
data_a[28] => altsyncram_8bk1:auto_generated.data_a[28]
data_a[29] => altsyncram_8bk1:auto_generated.data_a[29]
data_a[30] => altsyncram_8bk1:auto_generated.data_a[30]
data_a[31] => altsyncram_8bk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_8bk1:auto_generated.address_a[0]
address_a[1] => altsyncram_8bk1:auto_generated.address_a[1]
address_a[2] => altsyncram_8bk1:auto_generated.address_a[2]
address_a[3] => altsyncram_8bk1:auto_generated.address_a[3]
address_a[4] => altsyncram_8bk1:auto_generated.address_a[4]
address_a[5] => altsyncram_8bk1:auto_generated.address_a[5]
address_a[6] => altsyncram_8bk1:auto_generated.address_a[6]
address_a[7] => altsyncram_8bk1:auto_generated.address_a[7]
address_a[8] => altsyncram_8bk1:auto_generated.address_a[8]
address_a[9] => altsyncram_8bk1:auto_generated.address_a[9]
address_b[0] => altsyncram_8bk1:auto_generated.address_b[0]
address_b[1] => altsyncram_8bk1:auto_generated.address_b[1]
address_b[2] => altsyncram_8bk1:auto_generated.address_b[2]
address_b[3] => altsyncram_8bk1:auto_generated.address_b[3]
address_b[4] => altsyncram_8bk1:auto_generated.address_b[4]
address_b[5] => altsyncram_8bk1:auto_generated.address_b[5]
address_b[6] => altsyncram_8bk1:auto_generated.address_b[6]
address_b[7] => altsyncram_8bk1:auto_generated.address_b[7]
address_b[8] => altsyncram_8bk1:auto_generated.address_b[8]
address_b[9] => altsyncram_8bk1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8bk1:auto_generated.clock0
clock1 => altsyncram_8bk1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_8bk1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8bk1:auto_generated.q_b[1]
q_b[2] <= altsyncram_8bk1:auto_generated.q_b[2]
q_b[3] <= altsyncram_8bk1:auto_generated.q_b[3]
q_b[4] <= altsyncram_8bk1:auto_generated.q_b[4]
q_b[5] <= altsyncram_8bk1:auto_generated.q_b[5]
q_b[6] <= altsyncram_8bk1:auto_generated.q_b[6]
q_b[7] <= altsyncram_8bk1:auto_generated.q_b[7]
q_b[8] <= altsyncram_8bk1:auto_generated.q_b[8]
q_b[9] <= altsyncram_8bk1:auto_generated.q_b[9]
q_b[10] <= altsyncram_8bk1:auto_generated.q_b[10]
q_b[11] <= altsyncram_8bk1:auto_generated.q_b[11]
q_b[12] <= altsyncram_8bk1:auto_generated.q_b[12]
q_b[13] <= altsyncram_8bk1:auto_generated.q_b[13]
q_b[14] <= altsyncram_8bk1:auto_generated.q_b[14]
q_b[15] <= altsyncram_8bk1:auto_generated.q_b[15]
q_b[16] <= altsyncram_8bk1:auto_generated.q_b[16]
q_b[17] <= altsyncram_8bk1:auto_generated.q_b[17]
q_b[18] <= altsyncram_8bk1:auto_generated.q_b[18]
q_b[19] <= altsyncram_8bk1:auto_generated.q_b[19]
q_b[20] <= altsyncram_8bk1:auto_generated.q_b[20]
q_b[21] <= altsyncram_8bk1:auto_generated.q_b[21]
q_b[22] <= altsyncram_8bk1:auto_generated.q_b[22]
q_b[23] <= altsyncram_8bk1:auto_generated.q_b[23]
q_b[24] <= altsyncram_8bk1:auto_generated.q_b[24]
q_b[25] <= altsyncram_8bk1:auto_generated.q_b[25]
q_b[26] <= altsyncram_8bk1:auto_generated.q_b[26]
q_b[27] <= altsyncram_8bk1:auto_generated.q_b[27]
q_b[28] <= altsyncram_8bk1:auto_generated.q_b[28]
q_b[29] <= altsyncram_8bk1:auto_generated.q_b[29]
q_b[30] <= altsyncram_8bk1:auto_generated.q_b[30]
q_b[31] <= altsyncram_8bk1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


