
stmf411re_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b7c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08008d1c  08008d1c  00018d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dd0  08008dd0  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  08008dd0  08008dd0  00018dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dd8  08008dd8  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dd8  08008dd8  00018dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ddc  08008ddc  00018ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017d4  2000020c  08008fec  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019e0  08008fec  000219e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021b7a  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e23  00000000  00000000  00041db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  00046be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001030  00000000  00000000  00047e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cca4  00000000  00000000  00048e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000202f4  00000000  00000000  00065adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009073a  00000000  00000000  00085dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011650a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b58  00000000  00000000  00116560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000020c 	.word	0x2000020c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008d04 	.word	0x08008d04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000210 	.word	0x20000210
 80001dc:	08008d04 	.word	0x08008d04

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <apInit>:




void apInit(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	uartOpen(_DEF_UART1, 57600);
 800057c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000580:	2000      	movs	r0, #0
 8000582:	f000 fbdd 	bl	8000d40 <uartOpen>
	uartOpen(_DEF_UART2, 57600);
 8000586:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800058a:	2001      	movs	r0, #1
 800058c:	f000 fbd8 	bl	8000d40 <uartOpen>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}

08000594 <apMain>:

void apMain(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
	uint32_t pre_time;

	pre_time = millis();
 800059a:	f000 f87a 	bl	8000692 <millis>
 800059e:	6078      	str	r0, [r7, #4]
	while (1)
	{
		if(millis() - pre_time >= 500)
 80005a0:	f000 f877 	bl	8000692 <millis>
 80005a4:	4602      	mov	r2, r0
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	1ad3      	subs	r3, r2, r3
 80005aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005ae:	d305      	bcc.n	80005bc <apMain+0x28>
		{
			pre_time = millis();
 80005b0:	f000 f86f 	bl	8000692 <millis>
 80005b4:	6078      	str	r0, [r7, #4]
			ledToggle(_DEF_LED1);
 80005b6:	2000      	movs	r0, #0
 80005b8:	f000 fa32 	bl	8000a20 <ledToggle>


		}
		if(uartAvailable(_DEF_UART1) > 0)
 80005bc:	2000      	movs	r0, #0
 80005be:	f000 fc1d 	bl	8000dfc <uartAvailable>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d00a      	beq.n	80005de <apMain+0x4a>
    {
      uint8_t rx_data;

      rx_data = uartRead(_DEF_UART1);
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fc35 	bl	8000e38 <uartRead>
 80005ce:	4603      	mov	r3, r0
 80005d0:	70fb      	strb	r3, [r7, #3]
      uartPrintf(_DEF_UART1, "USB Rx %c %x\n", rx_data, rx_data);
 80005d2:	78fa      	ldrb	r2, [r7, #3]
 80005d4:	78fb      	ldrb	r3, [r7, #3]
 80005d6:	490b      	ldr	r1, [pc, #44]	; (8000604 <apMain+0x70>)
 80005d8:	2000      	movs	r0, #0
 80005da:	f000 fc77 	bl	8000ecc <uartPrintf>
    }

		if(uartAvailable(_DEF_UART2) > 0)
 80005de:	2001      	movs	r0, #1
 80005e0:	f000 fc0c 	bl	8000dfc <uartAvailable>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0da      	beq.n	80005a0 <apMain+0xc>
		{
		  uint8_t rx_data;

		  rx_data = uartRead(_DEF_UART2);
 80005ea:	2001      	movs	r0, #1
 80005ec:	f000 fc24 	bl	8000e38 <uartRead>
 80005f0:	4603      	mov	r3, r0
 80005f2:	70bb      	strb	r3, [r7, #2]
		  uartPrintf(_DEF_UART2, "UART1 Rx %c %x\n", rx_data, rx_data);
 80005f4:	78ba      	ldrb	r2, [r7, #2]
 80005f6:	78bb      	ldrb	r3, [r7, #2]
 80005f8:	4903      	ldr	r1, [pc, #12]	; (8000608 <apMain+0x74>)
 80005fa:	2001      	movs	r0, #1
 80005fc:	f000 fc66 	bl	8000ecc <uartPrintf>
		if(millis() - pre_time >= 500)
 8000600:	e7ce      	b.n	80005a0 <apMain+0xc>
 8000602:	bf00      	nop
 8000604:	08008d1c 	.word	0x08008d1c
 8000608:	08008d2c 	.word	0x08008d2c

0800060c <bspInit>:

#include "bsp.h"
void SystemClock_Config(void);

void bspInit(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
  HAL_Init();
 8000612:	f000 fd4d 	bl	80010b0 <HAL_Init>
  SystemClock_Config();
 8000616:	f000 f843 	bl	80006a0 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	4b16      	ldr	r3, [pc, #88]	; (8000678 <bspInit+0x6c>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000622:	4a15      	ldr	r2, [pc, #84]	; (8000678 <bspInit+0x6c>)
 8000624:	f043 0304 	orr.w	r3, r3, #4
 8000628:	6313      	str	r3, [r2, #48]	; 0x30
 800062a:	4b13      	ldr	r3, [pc, #76]	; (8000678 <bspInit+0x6c>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <bspInit+0x6c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a0e      	ldr	r2, [pc, #56]	; (8000678 <bspInit+0x6c>)
 8000640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <bspInit+0x6c>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	4b08      	ldr	r3, [pc, #32]	; (8000678 <bspInit+0x6c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4a07      	ldr	r2, [pc, #28]	; (8000678 <bspInit+0x6c>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <bspInit+0x6c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]

}
 800066e:	bf00      	nop
 8000670:	3710      	adds	r7, #16
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40023800 	.word	0x40023800

0800067c <delay>:
void delay(uint32_t ms)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f000 fd85 	bl	8001194 <HAL_Delay>
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <millis>:
uint32_t millis(void)
{
 8000692:	b580      	push	{r7, lr}
 8000694:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000696:	f000 fd71 	bl	800117c <HAL_GetTick>
 800069a:	4603      	mov	r3, r0
}
 800069c:	4618      	mov	r0, r3
 800069e:	bd80      	pop	{r7, pc}

080006a0 <SystemClock_Config>:




void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b094      	sub	sp, #80	; 0x50
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0320 	add.w	r3, r7, #32
 80006aa:	2230      	movs	r2, #48	; 0x30
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f007 fed8 	bl	8008464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	f107 030c 	add.w	r3, r7, #12
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c4:	2300      	movs	r3, #0
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	4b28      	ldr	r3, [pc, #160]	; (800076c <SystemClock_Config+0xcc>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006cc:	4a27      	ldr	r2, [pc, #156]	; (800076c <SystemClock_Config+0xcc>)
 80006ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d2:	6413      	str	r3, [r2, #64]	; 0x40
 80006d4:	4b25      	ldr	r3, [pc, #148]	; (800076c <SystemClock_Config+0xcc>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <SystemClock_Config+0xd0>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a21      	ldr	r2, [pc, #132]	; (8000770 <SystemClock_Config+0xd0>)
 80006ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ee:	6013      	str	r3, [r2, #0]
 80006f0:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <SystemClock_Config+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80006fc:	2305      	movs	r3, #5
 80006fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000704:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000706:	2301      	movs	r3, #1
 8000708:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070a:	2302      	movs	r3, #2
 800070c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000714:	2319      	movs	r3, #25
 8000716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000718:	23c0      	movs	r3, #192	; 0xc0
 800071a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000720:	2304      	movs	r3, #4
 8000722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	4618      	mov	r0, r3
 800072a:	f002 fa35 	bl	8002b98 <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000734:	f000 f81e 	bl	8000774 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800074e:	f107 030c 	add.w	r3, r7, #12
 8000752:	2103      	movs	r1, #3
 8000754:	4618      	mov	r0, r3
 8000756:	f002 fc97 	bl	8003088 <HAL_RCC_ClockConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000760:	f000 f808 	bl	8000774 <Error_Handler>
  }
}
 8000764:	bf00      	nop
 8000766:	3750      	adds	r7, #80	; 0x50
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40007000 	.word	0x40007000

08000774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000778:	b672      	cpsid	i
}
 800077a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800077c:	e7fe      	b.n	800077c <Error_Handler+0x8>
	...

08000780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <HAL_MspInit+0x4c>)
 800078c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800078e:	4a0f      	ldr	r2, [pc, #60]	; (80007cc <HAL_MspInit+0x4c>)
 8000790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000794:	6453      	str	r3, [r2, #68]	; 0x44
 8000796:	4b0d      	ldr	r3, [pc, #52]	; (80007cc <HAL_MspInit+0x4c>)
 8000798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800079a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	603b      	str	r3, [r7, #0]
 80007a6:	4b09      	ldr	r3, [pc, #36]	; (80007cc <HAL_MspInit+0x4c>)
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	4a08      	ldr	r2, [pc, #32]	; (80007cc <HAL_MspInit+0x4c>)
 80007ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007b0:	6413      	str	r3, [r2, #64]	; 0x40
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <HAL_MspInit+0x4c>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <NMI_Handler+0x4>

080007d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d6:	b480      	push	{r7}
 80007d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007da:	e7fe      	b.n	80007da <HardFault_Handler+0x4>

080007dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <MemManage_Handler+0x4>

080007e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e2:	b480      	push	{r7}
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e6:	e7fe      	b.n	80007e6 <BusFault_Handler+0x4>

080007e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007ec:	e7fe      	b.n	80007ec <UsageFault_Handler+0x4>

080007ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ee:	b480      	push	{r7}
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007f2:	bf00      	nop
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr

0800080a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800081c:	f000 fc9a 	bl	8001154 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}

08000824 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000828:	4802      	ldr	r0, [pc, #8]	; (8000834 <USART1_IRQHandler+0x10>)
 800082a:	f003 f913 	bl	8003a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800082e:	bf00      	nop
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	200006a0 	.word	0x200006a0

08000838 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800083c:	4802      	ldr	r0, [pc, #8]	; (8000848 <OTG_FS_IRQHandler+0x10>)
 800083e:	f001 f978 	bl	8001b32 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200015c8 	.word	0x200015c8

0800084c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b086      	sub	sp, #24
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000854:	4a14      	ldr	r2, [pc, #80]	; (80008a8 <_sbrk+0x5c>)
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <_sbrk+0x60>)
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000860:	4b13      	ldr	r3, [pc, #76]	; (80008b0 <_sbrk+0x64>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d102      	bne.n	800086e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <_sbrk+0x64>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <_sbrk+0x68>)
 800086c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <_sbrk+0x64>)
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4413      	add	r3, r2
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	429a      	cmp	r2, r3
 800087a:	d207      	bcs.n	800088c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800087c:	f007 fdc8 	bl	8008410 <__errno>
 8000880:	4603      	mov	r3, r0
 8000882:	220c      	movs	r2, #12
 8000884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
 800088a:	e009      	b.n	80008a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800088c:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <_sbrk+0x64>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000892:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <_sbrk+0x64>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4413      	add	r3, r2
 800089a:	4a05      	ldr	r2, [pc, #20]	; (80008b0 <_sbrk+0x64>)
 800089c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089e:	68fb      	ldr	r3, [r7, #12]
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20020000 	.word	0x20020000
 80008ac:	00000400 	.word	0x00000400
 80008b0:	20000228 	.word	0x20000228
 80008b4:	200019e0 	.word	0x200019e0

080008b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008bc:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <SystemInit+0x20>)
 80008be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008c2:	4a05      	ldr	r2, [pc, #20]	; (80008d8 <SystemInit+0x20>)
 80008c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000914 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008e0:	480d      	ldr	r0, [pc, #52]	; (8000918 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80008e2:	490e      	ldr	r1, [pc, #56]	; (800091c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80008e4:	4a0e      	ldr	r2, [pc, #56]	; (8000920 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a0b      	ldr	r2, [pc, #44]	; (8000924 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008f8:	4c0b      	ldr	r4, [pc, #44]	; (8000928 <LoopFillZerobss+0x26>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000906:	f7ff ffd7 	bl	80008b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800090a:	f007 fd87 	bl	800841c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800090e:	f007 fd73 	bl	80083f8 <main>
  bx  lr    
 8000912:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800091c:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8000920:	08008de0 	.word	0x08008de0
  ldr r2, =_sbss
 8000924:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8000928:	200019e0 	.word	0x200019e0

0800092c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC_IRQHandler>
	...

08000930 <ledInit>:
{
	{GPIOC, GPIO_PIN_13, GPIO_PIN_SET, GPIO_PIN_RESET}
};

bool ledInit(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b088      	sub	sp, #32
 8000934:	af00      	add	r7, sp, #0
	bool ret = true;
 8000936:	2301      	movs	r3, #1
 8000938:	76fb      	strb	r3, [r7, #27]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000948:	2300      	movs	r3, #0
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <ledInit+0x94>)
 800094e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000950:	4a1c      	ldr	r2, [pc, #112]	; (80009c4 <ledInit+0x94>)
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	6313      	str	r3, [r2, #48]	; 0x30
 8000958:	4b1a      	ldr	r3, [pc, #104]	; (80009c4 <ledInit+0x94>)
 800095a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095c:	f003 0301 	and.w	r3, r3, #1
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000964:	2301      	movs	r3, #1
 8000966:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2300      	movs	r3, #0
 800096e:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 8000970:	2300      	movs	r3, #0
 8000972:	61fb      	str	r3, [r7, #28]
 8000974:	e01e      	b.n	80009b4 <ledInit+0x84>
	{
		ledOff(i);
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f826 	bl	80009cc <ledOff>
		GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000980:	4911      	ldr	r1, [pc, #68]	; (80009c8 <ledInit+0x98>)
 8000982:	69fa      	ldr	r2, [r7, #28]
 8000984:	4613      	mov	r3, r2
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	4413      	add	r3, r2
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	440b      	add	r3, r1
 800098e:	3304      	adds	r3, #4
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	607b      	str	r3, [r7, #4]
		HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000994:	490c      	ldr	r1, [pc, #48]	; (80009c8 <ledInit+0x98>)
 8000996:	69fa      	ldr	r2, [r7, #28]
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	440b      	add	r3, r1
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	1d3a      	adds	r2, r7, #4
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 fdbb 	bl	8001524 <HAL_GPIO_Init>
	for(int i = 0; i < LED_MAX_CHANNEL; i++)
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	3301      	adds	r3, #1
 80009b2:	61fb      	str	r3, [r7, #28]
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	dddd      	ble.n	8000976 <ledInit+0x46>
	}
	return ret;
 80009ba:	7efb      	ldrb	r3, [r7, #27]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3720      	adds	r7, #32
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	20000004 	.word	0x20000004

080009cc <ledOff>:
void ledOn(uint8_t ch)
{
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}
void ledOff(uint8_t ch)
{
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 80009d6:	79fa      	ldrb	r2, [r7, #7]
 80009d8:	4910      	ldr	r1, [pc, #64]	; (8000a1c <ledOff+0x50>)
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	440b      	add	r3, r1
 80009e4:	6818      	ldr	r0, [r3, #0]
 80009e6:	79fa      	ldrb	r2, [r7, #7]
 80009e8:	490c      	ldr	r1, [pc, #48]	; (8000a1c <ledOff+0x50>)
 80009ea:	4613      	mov	r3, r2
 80009ec:	005b      	lsls	r3, r3, #1
 80009ee:	4413      	add	r3, r2
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	440b      	add	r3, r1
 80009f4:	3304      	adds	r3, #4
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	b299      	uxth	r1, r3
 80009fa:	79fa      	ldrb	r2, [r7, #7]
 80009fc:	4c07      	ldr	r4, [pc, #28]	; (8000a1c <ledOff+0x50>)
 80009fe:	4613      	mov	r3, r2
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	4413      	add	r3, r2
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	4423      	add	r3, r4
 8000a08:	3309      	adds	r3, #9
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	f000 ff0d 	bl	800182c <HAL_GPIO_WritePin>
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd90      	pop	{r4, r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000004 	.word	0x20000004

08000a20 <ledToggle>:
void ledToggle(uint8_t ch)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000a2a:	79fa      	ldrb	r2, [r7, #7]
 8000a2c:	490b      	ldr	r1, [pc, #44]	; (8000a5c <ledToggle+0x3c>)
 8000a2e:	4613      	mov	r3, r2
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	4413      	add	r3, r2
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	440b      	add	r3, r1
 8000a38:	6818      	ldr	r0, [r3, #0]
 8000a3a:	79fa      	ldrb	r2, [r7, #7]
 8000a3c:	4907      	ldr	r1, [pc, #28]	; (8000a5c <ledToggle+0x3c>)
 8000a3e:	4613      	mov	r3, r2
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	4413      	add	r3, r2
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	440b      	add	r3, r1
 8000a48:	3304      	adds	r3, #4
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f000 ff05 	bl	800185e <HAL_GPIO_TogglePin>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000004 	.word	0x20000004

08000a60 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b087      	sub	sp, #28
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60f8      	str	r0, [r7, #12]
 8000a68:	60b9      	str	r1, [r7, #8]
 8000a6a:	607a      	str	r2, [r7, #4]
	/*Making buffer is index initializing */
	bool ret = true;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	75fb      	strb	r3, [r7, #23]

	p_node->in 		= 0;
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
	p_node->out	  = 0;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
	p_node->len   = length;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	687a      	ldr	r2, [r7, #4]
 8000a80:	609a      	str	r2, [r3, #8]
	p_node->p_buf = p_buf;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	60da      	str	r2, [r3, #12]

	return ret;
 8000a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	371c      	adds	r7, #28
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <qbufferWrite>:
/*
 * for this time, just write and read with out "in" function.
 * */
bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b089      	sub	sp, #36	; 0x24
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
	bool ret = true;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	77fb      	strb	r3, [r7, #31]
	uint32_t next_in;

	for(int i=0; i<length; i++)
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61bb      	str	r3, [r7, #24]
 8000aaa:	e027      	b.n	8000afc <qbufferWrite+0x66>
	{
		next_in = (p_node->in + 1) % p_node->len;
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	6892      	ldr	r2, [r2, #8]
 8000ab6:	fbb3 f1f2 	udiv	r1, r3, r2
 8000aba:	fb02 f201 	mul.w	r2, r2, r1
 8000abe:	1a9b      	subs	r3, r3, r2
 8000ac0:	617b      	str	r3, [r7, #20]

		if(next_in != p_node->out)
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	697a      	ldr	r2, [r7, #20]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	d011      	beq.n	8000af0 <qbufferWrite+0x5a>
		{
			if(p_node->p_buf != NULL)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d009      	beq.n	8000ae8 <qbufferWrite+0x52>
			{
				p_node->p_buf[p_node->in] = p_data[i];
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	68ba      	ldr	r2, [r7, #8]
 8000ad8:	441a      	add	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	68d9      	ldr	r1, [r3, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	440b      	add	r3, r1
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	701a      	strb	r2, [r3, #0]
			}
			/* index update even when data is NULL */
			p_node->in = next_in;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	697a      	ldr	r2, [r7, #20]
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	e002      	b.n	8000af6 <qbufferWrite+0x60>
		}
		else
		{
			ret = false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	77fb      	strb	r3, [r7, #31]
			break;
 8000af4:	e006      	b.n	8000b04 <qbufferWrite+0x6e>
	for(int i=0; i<length; i++)
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	3301      	adds	r3, #1
 8000afa:	61bb      	str	r3, [r7, #24]
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d8d3      	bhi.n	8000aac <qbufferWrite+0x16>
		}
	}

	return ret;
 8000b04:	7ffb      	ldrb	r3, [r7, #31]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3724      	adds	r7, #36	; 0x24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr

08000b12 <qbufferRead>:

/* Read qbuffer and input to p_data. */
bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b087      	sub	sp, #28
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	60f8      	str	r0, [r7, #12]
 8000b1a:	60b9      	str	r1, [r7, #8]
 8000b1c:	607a      	str	r2, [r7, #4]
	bool ret = true;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < length; i++)
 8000b22:	2300      	movs	r3, #0
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	e026      	b.n	8000b76 <qbufferRead+0x64>
	{
		if(p_node->p_buf != NULL)
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d009      	beq.n	8000b44 <qbufferRead+0x32>
		{
			p_data[i] = p_node->p_buf[p_node->out];
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	68da      	ldr	r2, [r3, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	441a      	add	r2, r3
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	68b9      	ldr	r1, [r7, #8]
 8000b3e:	440b      	add	r3, r1
 8000b40:	7812      	ldrb	r2, [r2, #0]
 8000b42:	701a      	strb	r2, [r3, #0]
		}
		if(p_node->out != p_node->in)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	685a      	ldr	r2, [r3, #4]
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d00c      	beq.n	8000b6a <qbufferRead+0x58>
		{
			/* index update */
			p_node->out = (p_node->out + 1) % p_node->len;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	3301      	adds	r3, #1
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	6892      	ldr	r2, [r2, #8]
 8000b5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b5e:	fb02 f201 	mul.w	r2, r2, r1
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	e002      	b.n	8000b70 <qbufferRead+0x5e>
		}
		else /*when in idx = out idx*/
		{
			ret = false;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	75fb      	strb	r3, [r7, #23]
			break;
 8000b6e:	e006      	b.n	8000b7e <qbufferRead+0x6c>
	for(int i = 0; i < length; i++)
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	3301      	adds	r3, #1
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d8d4      	bhi.n	8000b28 <qbufferRead+0x16>
		}
	}
	return ret;
 8000b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	371c      	adds	r7, #28
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <qbufferAvailable>:

/*transmit struct pointer, receive current buffer's data number*/
uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	uint32_t ret;

	ret = (p_node->len + p_node->in - p_node->out) % p_node->len;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689a      	ldr	r2, [r3, #8]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	441a      	add	r2, r3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	687a      	ldr	r2, [r7, #4]
 8000ba6:	6892      	ldr	r2, [r2, #8]
 8000ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bac:	fb02 f201 	mul.w	r2, r2, r1
 8000bb0:	1a9b      	subs	r3, r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]

	return ret;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
	...

08000bc4 <resetInit>:
#include "rtc.h"

static uint32_t reset_count = 0;

bool resetInit(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
	bool ret = true;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	71fb      	strb	r3, [r7, #7]

	if(RCC->CSR & (1<<26))
 8000bce:	4b11      	ldr	r3, [pc, #68]	; (8000c14 <resetInit+0x50>)
 8000bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bd2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d013      	beq.n	8000c02 <resetInit+0x3e>
	{
		rtcBackupRegWrite(0, rtcBackupRegRead(0) + 1);
 8000bda:	2000      	movs	r0, #0
 8000bdc:	f000 f85a 	bl	8000c94 <rtcBackupRegRead>
 8000be0:	4603      	mov	r3, r0
 8000be2:	3301      	adds	r3, #1
 8000be4:	4619      	mov	r1, r3
 8000be6:	2000      	movs	r0, #0
 8000be8:	f000 f844 	bl	8000c74 <rtcBackupRegWrite>
		delay(500);
 8000bec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bf0:	f7ff fd44 	bl	800067c <delay>
		/* due to multiple input */
		reset_count = rtcBackupRegRead(0);
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f000 f84d 	bl	8000c94 <rtcBackupRegRead>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <resetInit+0x54>)
 8000c00:	601a      	str	r2, [r3, #0]
		/* one count increase itself */
	}
	rtcBackupRegWrite(0, 0);
 8000c02:	2100      	movs	r1, #0
 8000c04:	2000      	movs	r0, #0
 8000c06:	f000 f835 	bl	8000c74 <rtcBackupRegWrite>
	return ret;
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40023800 	.word	0x40023800
 8000c18:	2000022c 	.word	0x2000022c

08000c1c <rtcInit>:
#include "rtc.h"

static RTC_HandleTypeDef hrtc;

bool rtcInit(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
	bool ret = true;
 8000c22:	2301      	movs	r3, #1
 8000c24:	71fb      	strb	r3, [r7, #7]
	// also need to enable GPIOC -> already declared on "bsp.c"
	hrtc.Instance 						= RTC;
 8000c26:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <rtcInit+0x50>)
 8000c28:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <rtcInit+0x54>)
 8000c2a:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat 			= RTC_HOURFORMAT_24;
 8000c2c:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <rtcInit+0x50>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv 		= 127;
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <rtcInit+0x50>)
 8000c34:	227f      	movs	r2, #127	; 0x7f
 8000c36:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv 		= 255;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <rtcInit+0x50>)
 8000c3a:	22ff      	movs	r2, #255	; 0xff
 8000c3c:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut 					= RTC_OUTPUT_DISABLE;
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <rtcInit+0x50>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity 	= RTC_OUTPUT_POLARITY_HIGH;
 8000c44:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <rtcInit+0x50>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType	    = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c4a:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <rtcInit+0x50>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c50:	4806      	ldr	r0, [pc, #24]	; (8000c6c <rtcInit+0x50>)
 8000c52:	f002 fcd9 	bl	8003608 <HAL_RTC_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <rtcInit+0x44>
	{
	Error_Handler();
 8000c5c:	f7ff fd8a 	bl	8000774 <Error_Handler>
	}
	return ret;
 8000c60:	79fb      	ldrb	r3, [r7, #7]
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000230 	.word	0x20000230
 8000c70:	40002800 	.word	0x40002800

08000c74 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	6879      	ldr	r1, [r7, #4]
 8000c82:	4803      	ldr	r0, [pc, #12]	; (8000c90 <rtcBackupRegWrite+0x1c>)
 8000c84:	f002 fda5 	bl	80037d2 <HAL_RTCEx_BKUPWrite>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000230 	.word	0x20000230

08000c94 <rtcBackupRegRead>:
uint32_t rtcBackupRegRead(uint32_t index)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	return HAL_RTCEx_BKUPRead(&hrtc, index);
 8000c9c:	6879      	ldr	r1, [r7, #4]
 8000c9e:	4804      	ldr	r0, [pc, #16]	; (8000cb0 <rtcBackupRegRead+0x1c>)
 8000ca0:	f002 fdb1 	bl	8003806 <HAL_RTCEx_BKUPRead>
 8000ca4:	4603      	mov	r3, r0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000230 	.word	0x20000230

08000cb4 <HAL_RTC_MspInit>:


void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b088      	sub	sp, #32
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0308 	add.w	r3, r7, #8
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
 8000ccc:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a0c      	ldr	r2, [pc, #48]	; (8000d04 <HAL_RTC_MspInit+0x50>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d111      	bne.n	8000cfc <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000cdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ce0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f002 fb9e 	bl	8003428 <HAL_RCCEx_PeriphCLKConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000cf2:	f7ff fd3f 	bl	8000774 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000cf6:	4b04      	ldr	r3, [pc, #16]	; (8000d08 <HAL_RTC_MspInit+0x54>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	3720      	adds	r7, #32
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40002800 	.word	0x40002800
 8000d08:	42470e3c 	.word	0x42470e3c

08000d0c <uartInit>:
static qbuffer_t qbuffer[UART_MAX_CHANNEL];
static uint8_t rx_buf[512];
static uint8_t rx_data[UART_MAX_CHANNEL];

bool uartInit(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	607b      	str	r3, [r7, #4]
 8000d16:	e007      	b.n	8000d28 <uartInit+0x1c>
	{
		is_open[i] = false;
 8000d18:	4a08      	ldr	r2, [pc, #32]	; (8000d3c <uartInit+0x30>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < UART_MAX_CHANNEL; i++)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3301      	adds	r3, #1
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	ddf4      	ble.n	8000d18 <uartInit+0xc>
	}
	return false;
 8000d2e:	2300      	movs	r3, #0
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	20000250 	.word	0x20000250

08000d40 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	6039      	str	r1, [r7, #0]
 8000d4a:	71fb      	strb	r3, [r7, #7]
	bool ret = false;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	73fb      	strb	r3, [r7, #15]

	switch(ch)
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d002      	beq.n	8000d5c <uartOpen+0x1c>
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d007      	beq.n	8000d6a <uartOpen+0x2a>
 8000d5a:	e03e      	b.n	8000dda <uartOpen+0x9a>
	{
		case _DEF_UART1:
			is_open[ch] = true;
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	4a21      	ldr	r2, [pc, #132]	; (8000de4 <uartOpen+0xa4>)
 8000d60:	2101      	movs	r1, #1
 8000d62:	54d1      	strb	r1, [r2, r3]
			ret = true;
 8000d64:	2301      	movs	r3, #1
 8000d66:	73fb      	strb	r3, [r7, #15]
			break;
 8000d68:	e037      	b.n	8000dda <uartOpen+0x9a>

		case _DEF_UART2:
			huart1.Instance 					= USART1;
 8000d6a:	4b1f      	ldr	r3, [pc, #124]	; (8000de8 <uartOpen+0xa8>)
 8000d6c:	4a1f      	ldr	r2, [pc, #124]	; (8000dec <uartOpen+0xac>)
 8000d6e:	601a      	str	r2, [r3, #0]
			huart1.Init.BaudRate 			= baud;
 8000d70:	4a1d      	ldr	r2, [pc, #116]	; (8000de8 <uartOpen+0xa8>)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	6053      	str	r3, [r2, #4]
			huart1.Init.WordLength		= UART_WORDLENGTH_8B;
 8000d76:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <uartOpen+0xa8>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
			huart1.Init.StopBits 			= UART_STOPBITS_1;
 8000d7c:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <uartOpen+0xa8>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	60da      	str	r2, [r3, #12]
			huart1.Init.Parity 				= UART_PARITY_NONE;
 8000d82:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <uartOpen+0xa8>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	611a      	str	r2, [r3, #16]
			huart1.Init.Mode 					= UART_MODE_TX_RX;
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <uartOpen+0xa8>)
 8000d8a:	220c      	movs	r2, #12
 8000d8c:	615a      	str	r2, [r3, #20]
			huart1.Init.HwFlowCtl 		= UART_HWCONTROL_NONE;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <uartOpen+0xa8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	619a      	str	r2, [r3, #24]
			huart1.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8000d94:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <uartOpen+0xa8>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	61da      	str	r2, [r3, #28]

			qbufferCreate(&qbuffer[_DEF_UART2], &rx_buf[0], 256);
 8000d9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d9e:	4914      	ldr	r1, [pc, #80]	; (8000df0 <uartOpen+0xb0>)
 8000da0:	4814      	ldr	r0, [pc, #80]	; (8000df4 <uartOpen+0xb4>)
 8000da2:	f7ff fe5d 	bl	8000a60 <qbufferCreate>

			if (HAL_UART_Init(&huart1) != HAL_OK)
 8000da6:	4810      	ldr	r0, [pc, #64]	; (8000de8 <uartOpen+0xa8>)
 8000da8:	f002 fd45 	bl	8003836 <HAL_UART_Init>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d002      	beq.n	8000db8 <uartOpen+0x78>
			{
				ret = false;
 8000db2:	2300      	movs	r3, #0
 8000db4:	73fb      	strb	r3, [r7, #15]
				if(HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1) != HAL_OK)
				{
				  ret = false;
				}
			}
			break;
 8000db6:	e00f      	b.n	8000dd8 <uartOpen+0x98>
				ret = true;
 8000db8:	2301      	movs	r3, #1
 8000dba:	73fb      	strb	r3, [r7, #15]
				is_open[ch] = true;
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	4a09      	ldr	r2, [pc, #36]	; (8000de4 <uartOpen+0xa4>)
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	54d1      	strb	r1, [r2, r3]
				if(HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1) != HAL_OK)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	490c      	ldr	r1, [pc, #48]	; (8000df8 <uartOpen+0xb8>)
 8000dc8:	4807      	ldr	r0, [pc, #28]	; (8000de8 <uartOpen+0xa8>)
 8000dca:	f002 fe13 	bl	80039f4 <HAL_UART_Receive_IT>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <uartOpen+0x98>
				  ret = false;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73fb      	strb	r3, [r7, #15]
			break;
 8000dd8:	bf00      	nop
	}

	return ret;
 8000dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000250 	.word	0x20000250
 8000de8:	200006a0 	.word	0x200006a0
 8000dec:	40011000 	.word	0x40011000
 8000df0:	20000274 	.word	0x20000274
 8000df4:	20000264 	.word	0x20000264
 8000df8:	20000475 	.word	0x20000475

08000dfc <uartAvailable>:
uint32_t uartAvailable(uint8_t ch)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
	uint32_t ret = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]

	switch(ch)
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <uartAvailable+0x1a>
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d004      	beq.n	8000e1e <uartAvailable+0x22>
 8000e14:	e008      	b.n	8000e28 <uartAvailable+0x2c>
	{
		case _DEF_UART1: //   uart -> 1. cdc 
			ret = cdcAvailable();
 8000e16:	f006 fd05 	bl	8007824 <cdcAvailable>
 8000e1a:	60f8      	str	r0, [r7, #12]
			break;
 8000e1c:	e004      	b.n	8000e28 <uartAvailable+0x2c>
		case _DEF_UART2:
		  ret = qbufferAvailable(&qbuffer[_DEF_UART2]);
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <uartAvailable+0x38>)
 8000e20:	f7ff feb4 	bl	8000b8c <qbufferAvailable>
 8000e24:	60f8      	str	r0, [r7, #12]
		  break;
 8000e26:	bf00      	nop
	}

	return ret;
 8000e28:	68fb      	ldr	r3, [r7, #12]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000264 	.word	0x20000264

08000e38 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;

	switch(ch)
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d002      	beq.n	8000e4e <uartRead+0x16>
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d005      	beq.n	8000e58 <uartRead+0x20>
 8000e4c:	e00c      	b.n	8000e68 <uartRead+0x30>
	{
		case _DEF_UART1:
			ret = cdcRead();
 8000e4e:	f006 fd07 	bl	8007860 <cdcRead>
 8000e52:	4603      	mov	r3, r0
 8000e54:	73fb      	strb	r3, [r7, #15]
			break;
 8000e56:	e007      	b.n	8000e68 <uartRead+0x30>
		case _DEF_UART2:
		  qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8000e58:	f107 030f 	add.w	r3, r7, #15
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4804      	ldr	r0, [pc, #16]	; (8000e74 <uartRead+0x3c>)
 8000e62:	f7ff fe56 	bl	8000b12 <qbufferRead>
		  break;
 8000e66:	bf00      	nop
	}

	return ret;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	20000264 	.word	0x20000264

08000e78 <uartWrite>:
uint32_t uartWrite(uint8_t ch, uint8_t *pData, uint32_t length)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
 8000e84:	73fb      	strb	r3, [r7, #15]
	uint32_t ret;
	HAL_StatusTypeDef status;

	switch(ch)
 8000e86:	7bfb      	ldrb	r3, [r7, #15]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d002      	beq.n	8000e92 <uartWrite+0x1a>
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d006      	beq.n	8000e9e <uartWrite+0x26>
 8000e90:	e014      	b.n	8000ebc <uartWrite+0x44>
		{
			case _DEF_UART1:
				ret = cdcWrite(pData, length);
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	68b8      	ldr	r0, [r7, #8]
 8000e96:	f006 fd39 	bl	800790c <cdcWrite>
 8000e9a:	6178      	str	r0, [r7, #20]
				break;
 8000e9c:	e00e      	b.n	8000ebc <uartWrite+0x44>

			case _DEF_UART2:
				status = HAL_UART_Transmit(&huart1, pData, length, 100);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	2364      	movs	r3, #100	; 0x64
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	4808      	ldr	r0, [pc, #32]	; (8000ec8 <uartWrite+0x50>)
 8000ea8:	f002 fd12 	bl	80038d0 <HAL_UART_Transmit>
 8000eac:	4603      	mov	r3, r0
 8000eae:	74fb      	strb	r3, [r7, #19]
				if(status == HAL_OK)
 8000eb0:	7cfb      	ldrb	r3, [r7, #19]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <uartWrite+0x42>
				{
					ret = length;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	617b      	str	r3, [r7, #20]
				}
				break;
 8000eba:	bf00      	nop
		}

	return ret;
 8000ebc:	697b      	ldr	r3, [r7, #20]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200006a0 	.word	0x200006a0

08000ecc <uartPrintf>:
/*
 *   ...*/
uint32_t uartPrintf(uint8_t ch, char* fmt, ...)
{
 8000ecc:	b40e      	push	{r1, r2, r3}
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b0c7      	sub	sp, #284	; 0x11c
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	701a      	strb	r2, [r3, #0]
	va_list args;
	int len;
	uint32_t ret;


	va_start(args, fmt); 									//   
 8000eda:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	601a      	str	r2, [r3, #0]
	len = vsnprintf(buf, 256, fmt, args); //->    write
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	f107 0010 	add.w	r0, r7, #16
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef6:	f007 fae9 	bl	80084cc <vsniprintf>
 8000efa:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

	ret = uartWrite(ch, (uint8_t *)buf, len);
 8000efe:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000f02:	f107 0110 	add.w	r1, r7, #16
 8000f06:	1dfb      	adds	r3, r7, #7
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ffb4 	bl	8000e78 <uartWrite>
 8000f10:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

	va_end(args);

	return ret;
 8000f14:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f24:	b003      	add	sp, #12
 8000f26:	4770      	bx	lr

08000f28 <HAL_UART_ErrorCallback>:




void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  if(huart1.Instance == USART1)
  {

  }
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if(huart1.Instance == USART1)
 8000f44:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <HAL_UART_RxCpltCallback+0x30>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a09      	ldr	r2, [pc, #36]	; (8000f70 <HAL_UART_RxCpltCallback+0x34>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d109      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0x26>
  {
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4908      	ldr	r1, [pc, #32]	; (8000f74 <HAL_UART_RxCpltCallback+0x38>)
 8000f52:	4809      	ldr	r0, [pc, #36]	; (8000f78 <HAL_UART_RxCpltCallback+0x3c>)
 8000f54:	f7ff fd9f 	bl	8000a96 <qbufferWrite>
    /* received 1 byte data will be sent to our buffer
     * and to receive 1byte again, recall HAL_UART_Receive_IT*/
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	4906      	ldr	r1, [pc, #24]	; (8000f74 <HAL_UART_RxCpltCallback+0x38>)
 8000f5c:	4803      	ldr	r0, [pc, #12]	; (8000f6c <HAL_UART_RxCpltCallback+0x30>)
 8000f5e:	f002 fd49 	bl	80039f4 <HAL_UART_Receive_IT>
  }
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200006a0 	.word	0x200006a0
 8000f70:	40011000 	.word	0x40011000
 8000f74:	20000475 	.word	0x20000475
 8000f78:	20000264 	.word	0x20000264

08000f7c <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	; 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a1d      	ldr	r2, [pc, #116]	; (8001010 <HAL_UART_MspInit+0x94>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d134      	bne.n	8001008 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b1c      	ldr	r3, [pc, #112]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a1b      	ldr	r2, [pc, #108]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fa8:	f043 0310 	orr.w	r3, r3, #16
 8000fac:	6453      	str	r3, [r2, #68]	; 0x44
 8000fae:	4b19      	ldr	r3, [pc, #100]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	f003 0310 	and.w	r3, r3, #16
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b15      	ldr	r3, [pc, #84]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a14      	ldr	r2, [pc, #80]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b12      	ldr	r3, [pc, #72]	; (8001014 <HAL_UART_MspInit+0x98>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000fd6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000fda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fe8:	2307      	movs	r3, #7
 8000fea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4809      	ldr	r0, [pc, #36]	; (8001018 <HAL_UART_MspInit+0x9c>)
 8000ff4:	f000 fa96 	bl	8001524 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	2025      	movs	r0, #37	; 0x25
 8000ffe:	f000 f9c8 	bl	8001392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001002:	2025      	movs	r0, #37	; 0x25
 8001004:	f000 f9e1 	bl	80013ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001008:	bf00      	nop
 800100a:	3728      	adds	r7, #40	; 0x28
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40011000 	.word	0x40011000
 8001014:	40023800 	.word	0x40023800
 8001018:	40020000 	.word	0x40020000

0800101c <usbInit>:


#include "usb.h"

bool usbInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
	bool ret = true;
 8001022:	2301      	movs	r3, #1
 8001024:	75fb      	strb	r3, [r7, #23]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001026:	463b      	mov	r3, r7
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001038:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800103a:	2311      	movs	r3, #17
 800103c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4810      	ldr	r0, [pc, #64]	; (800108c <usbInit+0x70>)
 800104c:	f000 fa6a 	bl	8001524 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001056:	480d      	ldr	r0, [pc, #52]	; (800108c <usbInit+0x70>)
 8001058:	f000 fbe8 	bl	800182c <HAL_GPIO_WritePin>
	delay(100);
 800105c:	2064      	movs	r0, #100	; 0x64
 800105e:	f7ff fb0d 	bl	800067c <delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001062:	2201      	movs	r2, #1
 8001064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001068:	4808      	ldr	r0, [pc, #32]	; (800108c <usbInit+0x70>)
 800106a:	f000 fbdf 	bl	800182c <HAL_GPIO_WritePin>

	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	463b      	mov	r3, r7
 8001074:	4619      	mov	r1, r3
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <usbInit+0x70>)
 8001078:	f000 fa54 	bl	8001524 <HAL_GPIO_Init>

	MX_USB_DEVICE_Init();
 800107c:	f006 fba2 	bl	80077c4 <MX_USB_DEVICE_Init>
	return ret;
 8001080:	7dfb      	ldrb	r3, [r7, #23]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020000 	.word	0x40020000

08001090 <hwInit>:
 */

#include "hw.h"

void hwInit()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  bspInit();
 8001094:	f7ff faba 	bl	800060c <bspInit>
  rtcInit();
 8001098:	f7ff fdc0 	bl	8000c1c <rtcInit>

  resetInit();
 800109c:	f7ff fd92 	bl	8000bc4 <resetInit>
  ledInit();
 80010a0:	f7ff fc46 	bl	8000930 <ledInit>
  usbInit();
 80010a4:	f7ff ffba 	bl	800101c <usbInit>
  uartInit();
 80010a8:	f7ff fe30 	bl	8000d0c <uartInit>
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <HAL_Init+0x40>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a0d      	ldr	r2, [pc, #52]	; (80010f0 <HAL_Init+0x40>)
 80010ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <HAL_Init+0x40>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <HAL_Init+0x40>)
 80010c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <HAL_Init+0x40>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <HAL_Init+0x40>)
 80010d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d8:	2003      	movs	r0, #3
 80010da:	f000 f94f 	bl	800137c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010de:	200f      	movs	r0, #15
 80010e0:	f000 f808 	bl	80010f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e4:	f7ff fb4c 	bl	8000780 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40023c00 	.word	0x40023c00

080010f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_InitTick+0x54>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <HAL_InitTick+0x58>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110a:	fbb3 f3f1 	udiv	r3, r3, r1
 800110e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f967 	bl	80013e6 <HAL_SYSTICK_Config>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e00e      	b.n	8001140 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b0f      	cmp	r3, #15
 8001126:	d80a      	bhi.n	800113e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001128:	2200      	movs	r2, #0
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	f04f 30ff 	mov.w	r0, #4294967295
 8001130:	f000 f92f 	bl	8001392 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001134:	4a06      	ldr	r2, [pc, #24]	; (8001150 <HAL_InitTick+0x5c>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	e000      	b.n	8001140 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20000000 	.word	0x20000000
 800114c:	2000002c 	.word	0x2000002c
 8001150:	20000028 	.word	0x20000028

08001154 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <HAL_IncTick+0x20>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	4b06      	ldr	r3, [pc, #24]	; (8001178 <HAL_IncTick+0x24>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4413      	add	r3, r2
 8001164:	4a04      	ldr	r2, [pc, #16]	; (8001178 <HAL_IncTick+0x24>)
 8001166:	6013      	str	r3, [r2, #0]
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	2000002c 	.word	0x2000002c
 8001178:	200006e4 	.word	0x200006e4

0800117c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b03      	ldr	r3, [pc, #12]	; (8001190 <HAL_GetTick+0x14>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	200006e4 	.word	0x200006e4

08001194 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff ffee 	bl	800117c <HAL_GetTick>
 80011a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ac:	d005      	beq.n	80011ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ae:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <HAL_Delay+0x44>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	461a      	mov	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	4413      	add	r3, r2
 80011b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011ba:	bf00      	nop
 80011bc:	f7ff ffde 	bl	800117c <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d8f7      	bhi.n	80011bc <HAL_Delay+0x28>
  {
  }
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	2000002c 	.word	0x2000002c

080011dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <__NVIC_SetPriorityGrouping+0x44>)
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011f8:	4013      	ands	r3, r2
 80011fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001204:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800120c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800120e:	4a04      	ldr	r2, [pc, #16]	; (8001220 <__NVIC_SetPriorityGrouping+0x44>)
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	60d3      	str	r3, [r2, #12]
}
 8001214:	bf00      	nop
 8001216:	3714      	adds	r7, #20
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001228:	4b04      	ldr	r3, [pc, #16]	; (800123c <__NVIC_GetPriorityGrouping+0x18>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	0a1b      	lsrs	r3, r3, #8
 800122e:	f003 0307 	and.w	r3, r3, #7
}
 8001232:	4618      	mov	r0, r3
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800124a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124e:	2b00      	cmp	r3, #0
 8001250:	db0b      	blt.n	800126a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	f003 021f 	and.w	r2, r3, #31
 8001258:	4907      	ldr	r1, [pc, #28]	; (8001278 <__NVIC_EnableIRQ+0x38>)
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	095b      	lsrs	r3, r3, #5
 8001260:	2001      	movs	r0, #1
 8001262:	fa00 f202 	lsl.w	r2, r0, r2
 8001266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000e100 	.word	0xe000e100

0800127c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	6039      	str	r1, [r7, #0]
 8001286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128c:	2b00      	cmp	r3, #0
 800128e:	db0a      	blt.n	80012a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	b2da      	uxtb	r2, r3
 8001294:	490c      	ldr	r1, [pc, #48]	; (80012c8 <__NVIC_SetPriority+0x4c>)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	0112      	lsls	r2, r2, #4
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	440b      	add	r3, r1
 80012a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a4:	e00a      	b.n	80012bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4908      	ldr	r1, [pc, #32]	; (80012cc <__NVIC_SetPriority+0x50>)
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	f003 030f 	and.w	r3, r3, #15
 80012b2:	3b04      	subs	r3, #4
 80012b4:	0112      	lsls	r2, r2, #4
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	440b      	add	r3, r1
 80012ba:	761a      	strb	r2, [r3, #24]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	e000e100 	.word	0xe000e100
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b089      	sub	sp, #36	; 0x24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f1c3 0307 	rsb	r3, r3, #7
 80012ea:	2b04      	cmp	r3, #4
 80012ec:	bf28      	it	cs
 80012ee:	2304      	movcs	r3, #4
 80012f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	3304      	adds	r3, #4
 80012f6:	2b06      	cmp	r3, #6
 80012f8:	d902      	bls.n	8001300 <NVIC_EncodePriority+0x30>
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	3b03      	subs	r3, #3
 80012fe:	e000      	b.n	8001302 <NVIC_EncodePriority+0x32>
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	f04f 32ff 	mov.w	r2, #4294967295
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	43da      	mvns	r2, r3
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	401a      	ands	r2, r3
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001318:	f04f 31ff 	mov.w	r1, #4294967295
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	fa01 f303 	lsl.w	r3, r1, r3
 8001322:	43d9      	mvns	r1, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001328:	4313      	orrs	r3, r2
         );
}
 800132a:	4618      	mov	r0, r3
 800132c:	3724      	adds	r7, #36	; 0x24
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3b01      	subs	r3, #1
 8001344:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001348:	d301      	bcc.n	800134e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800134a:	2301      	movs	r3, #1
 800134c:	e00f      	b.n	800136e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800134e:	4a0a      	ldr	r2, [pc, #40]	; (8001378 <SysTick_Config+0x40>)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3b01      	subs	r3, #1
 8001354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001356:	210f      	movs	r1, #15
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f7ff ff8e 	bl	800127c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001360:	4b05      	ldr	r3, [pc, #20]	; (8001378 <SysTick_Config+0x40>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001366:	4b04      	ldr	r3, [pc, #16]	; (8001378 <SysTick_Config+0x40>)
 8001368:	2207      	movs	r2, #7
 800136a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	e000e010 	.word	0xe000e010

0800137c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff29 	bl	80011dc <__NVIC_SetPriorityGrouping>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	4603      	mov	r3, r0
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013a4:	f7ff ff3e 	bl	8001224 <__NVIC_GetPriorityGrouping>
 80013a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68b9      	ldr	r1, [r7, #8]
 80013ae:	6978      	ldr	r0, [r7, #20]
 80013b0:	f7ff ff8e 	bl	80012d0 <NVIC_EncodePriority>
 80013b4:	4602      	mov	r2, r0
 80013b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ba:	4611      	mov	r1, r2
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff5d 	bl	800127c <__NVIC_SetPriority>
}
 80013c2:	bf00      	nop
 80013c4:	3718      	adds	r7, #24
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	4603      	mov	r3, r0
 80013d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff31 	bl	8001240 <__NVIC_EnableIRQ>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f7ff ffa2 	bl	8001338 <SysTick_Config>
 80013f4:	4603      	mov	r3, r0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800140c:	f7ff feb6 	bl	800117c <HAL_GetTick>
 8001410:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d008      	beq.n	8001430 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2280      	movs	r2, #128	; 0x80
 8001422:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e052      	b.n	80014d6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f022 0216 	bic.w	r2, r2, #22
 800143e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	695a      	ldr	r2, [r3, #20]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800144e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001454:	2b00      	cmp	r3, #0
 8001456:	d103      	bne.n	8001460 <HAL_DMA_Abort+0x62>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800145c:	2b00      	cmp	r3, #0
 800145e:	d007      	beq.n	8001470 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 0208 	bic.w	r2, r2, #8
 800146e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 0201 	bic.w	r2, r2, #1
 800147e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001480:	e013      	b.n	80014aa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001482:	f7ff fe7b 	bl	800117c <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b05      	cmp	r3, #5
 800148e:	d90c      	bls.n	80014aa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2220      	movs	r2, #32
 8001494:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2203      	movs	r2, #3
 800149a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e015      	b.n	80014d6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1e4      	bne.n	8001482 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014bc:	223f      	movs	r2, #63	; 0x3f
 80014be:	409a      	lsls	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2201      	movs	r2, #1
 80014c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2200      	movs	r2, #0
 80014d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d004      	beq.n	80014fc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2280      	movs	r2, #128	; 0x80
 80014f6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e00c      	b.n	8001516 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2205      	movs	r2, #5
 8001500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f022 0201 	bic.w	r2, r2, #1
 8001512:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001514:	2300      	movs	r3, #0
}
 8001516:	4618      	mov	r0, r3
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001524:	b480      	push	{r7}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001536:	2300      	movs	r3, #0
 8001538:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
 800153e:	e159      	b.n	80017f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001540:	2201      	movs	r2, #1
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	4013      	ands	r3, r2
 8001552:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	429a      	cmp	r2, r3
 800155a:	f040 8148 	bne.w	80017ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 0303 	and.w	r3, r3, #3
 8001566:	2b01      	cmp	r3, #1
 8001568:	d005      	beq.n	8001576 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001572:	2b02      	cmp	r3, #2
 8001574:	d130      	bne.n	80015d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	2203      	movs	r2, #3
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43db      	mvns	r3, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4013      	ands	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	68da      	ldr	r2, [r3, #12]
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4313      	orrs	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015ac:	2201      	movs	r2, #1
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	4013      	ands	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	091b      	lsrs	r3, r3, #4
 80015c2:	f003 0201 	and.w	r2, r3, #1
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 0303 	and.w	r3, r3, #3
 80015e0:	2b03      	cmp	r3, #3
 80015e2:	d017      	beq.n	8001614 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	2203      	movs	r2, #3
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d123      	bne.n	8001668 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	08da      	lsrs	r2, r3, #3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	3208      	adds	r2, #8
 8001628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800162c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	220f      	movs	r2, #15
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	691a      	ldr	r2, [r3, #16]
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	4313      	orrs	r3, r2
 8001658:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	08da      	lsrs	r2, r3, #3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3208      	adds	r2, #8
 8001662:	69b9      	ldr	r1, [r7, #24]
 8001664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	2203      	movs	r2, #3
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 0203 	and.w	r2, r3, #3
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f000 80a2 	beq.w	80017ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
 80016ae:	4b57      	ldr	r3, [pc, #348]	; (800180c <HAL_GPIO_Init+0x2e8>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	4a56      	ldr	r2, [pc, #344]	; (800180c <HAL_GPIO_Init+0x2e8>)
 80016b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b8:	6453      	str	r3, [r2, #68]	; 0x44
 80016ba:	4b54      	ldr	r3, [pc, #336]	; (800180c <HAL_GPIO_Init+0x2e8>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016c6:	4a52      	ldr	r2, [pc, #328]	; (8001810 <HAL_GPIO_Init+0x2ec>)
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	089b      	lsrs	r3, r3, #2
 80016cc:	3302      	adds	r3, #2
 80016ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	f003 0303 	and.w	r3, r3, #3
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	220f      	movs	r2, #15
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43db      	mvns	r3, r3
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	4013      	ands	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a49      	ldr	r2, [pc, #292]	; (8001814 <HAL_GPIO_Init+0x2f0>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d019      	beq.n	8001726 <HAL_GPIO_Init+0x202>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a48      	ldr	r2, [pc, #288]	; (8001818 <HAL_GPIO_Init+0x2f4>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d013      	beq.n	8001722 <HAL_GPIO_Init+0x1fe>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a47      	ldr	r2, [pc, #284]	; (800181c <HAL_GPIO_Init+0x2f8>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d00d      	beq.n	800171e <HAL_GPIO_Init+0x1fa>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a46      	ldr	r2, [pc, #280]	; (8001820 <HAL_GPIO_Init+0x2fc>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d007      	beq.n	800171a <HAL_GPIO_Init+0x1f6>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a45      	ldr	r2, [pc, #276]	; (8001824 <HAL_GPIO_Init+0x300>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d101      	bne.n	8001716 <HAL_GPIO_Init+0x1f2>
 8001712:	2304      	movs	r3, #4
 8001714:	e008      	b.n	8001728 <HAL_GPIO_Init+0x204>
 8001716:	2307      	movs	r3, #7
 8001718:	e006      	b.n	8001728 <HAL_GPIO_Init+0x204>
 800171a:	2303      	movs	r3, #3
 800171c:	e004      	b.n	8001728 <HAL_GPIO_Init+0x204>
 800171e:	2302      	movs	r3, #2
 8001720:	e002      	b.n	8001728 <HAL_GPIO_Init+0x204>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <HAL_GPIO_Init+0x204>
 8001726:	2300      	movs	r3, #0
 8001728:	69fa      	ldr	r2, [r7, #28]
 800172a:	f002 0203 	and.w	r2, r2, #3
 800172e:	0092      	lsls	r2, r2, #2
 8001730:	4093      	lsls	r3, r2
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	4313      	orrs	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001738:	4935      	ldr	r1, [pc, #212]	; (8001810 <HAL_GPIO_Init+0x2ec>)
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	3302      	adds	r3, #2
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001746:	4b38      	ldr	r3, [pc, #224]	; (8001828 <HAL_GPIO_Init+0x304>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800176a:	4a2f      	ldr	r2, [pc, #188]	; (8001828 <HAL_GPIO_Init+0x304>)
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001770:	4b2d      	ldr	r3, [pc, #180]	; (8001828 <HAL_GPIO_Init+0x304>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001794:	4a24      	ldr	r2, [pc, #144]	; (8001828 <HAL_GPIO_Init+0x304>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800179a:	4b23      	ldr	r3, [pc, #140]	; (8001828 <HAL_GPIO_Init+0x304>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d003      	beq.n	80017be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017be:	4a1a      	ldr	r2, [pc, #104]	; (8001828 <HAL_GPIO_Init+0x304>)
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017c4:	4b18      	ldr	r3, [pc, #96]	; (8001828 <HAL_GPIO_Init+0x304>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	43db      	mvns	r3, r3
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d003      	beq.n	80017e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017e8:	4a0f      	ldr	r2, [pc, #60]	; (8001828 <HAL_GPIO_Init+0x304>)
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3301      	adds	r3, #1
 80017f2:	61fb      	str	r3, [r7, #28]
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	2b0f      	cmp	r3, #15
 80017f8:	f67f aea2 	bls.w	8001540 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop
 8001800:	3724      	adds	r7, #36	; 0x24
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800
 8001810:	40013800 	.word	0x40013800
 8001814:	40020000 	.word	0x40020000
 8001818:	40020400 	.word	0x40020400
 800181c:	40020800 	.word	0x40020800
 8001820:	40020c00 	.word	0x40020c00
 8001824:	40021000 	.word	0x40021000
 8001828:	40013c00 	.word	0x40013c00

0800182c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	460b      	mov	r3, r1
 8001836:	807b      	strh	r3, [r7, #2]
 8001838:	4613      	mov	r3, r2
 800183a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800183c:	787b      	ldrb	r3, [r7, #1]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001842:	887a      	ldrh	r2, [r7, #2]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001848:	e003      	b.n	8001852 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800184a:	887b      	ldrh	r3, [r7, #2]
 800184c:	041a      	lsls	r2, r3, #16
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	619a      	str	r2, [r3, #24]
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800185e:	b480      	push	{r7}
 8001860:	b085      	sub	sp, #20
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	460b      	mov	r3, r1
 8001868:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001870:	887a      	ldrh	r2, [r7, #2]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4013      	ands	r3, r2
 8001876:	041a      	lsls	r2, r3, #16
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	43d9      	mvns	r1, r3
 800187c:	887b      	ldrh	r3, [r7, #2]
 800187e:	400b      	ands	r3, r1
 8001880:	431a      	orrs	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	619a      	str	r2, [r3, #24]
}
 8001886:	bf00      	nop
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001892:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001894:	b08f      	sub	sp, #60	; 0x3c
 8001896:	af0a      	add	r7, sp, #40	; 0x28
 8001898:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e10f      	b.n	8001ac4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d106      	bne.n	80018c4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f006 fa90 	bl	8007de4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2203      	movs	r2, #3
 80018c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 f879 	bl	80049da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	687e      	ldr	r6, [r7, #4]
 80018f0:	466d      	mov	r5, sp
 80018f2:	f106 0410 	add.w	r4, r6, #16
 80018f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001902:	e885 0003 	stmia.w	r5, {r0, r1}
 8001906:	1d33      	adds	r3, r6, #4
 8001908:	cb0e      	ldmia	r3, {r1, r2, r3}
 800190a:	6838      	ldr	r0, [r7, #0]
 800190c:	f002 ff50 	bl	80047b0 <USB_CoreInit>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2202      	movs	r2, #2
 800191a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e0d0      	b.n	8001ac4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2100      	movs	r1, #0
 8001928:	4618      	mov	r0, r3
 800192a:	f003 f867 	bl	80049fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800192e:	2300      	movs	r3, #0
 8001930:	73fb      	strb	r3, [r7, #15]
 8001932:	e04a      	b.n	80019ca <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001934:	7bfa      	ldrb	r2, [r7, #15]
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	333d      	adds	r3, #61	; 0x3d
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001948:	7bfa      	ldrb	r2, [r7, #15]
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	1a9b      	subs	r3, r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	333c      	adds	r3, #60	; 0x3c
 8001958:	7bfa      	ldrb	r2, [r7, #15]
 800195a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800195c:	7bfa      	ldrb	r2, [r7, #15]
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	b298      	uxth	r0, r3
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	4613      	mov	r3, r2
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	1a9b      	subs	r3, r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	3342      	adds	r3, #66	; 0x42
 8001970:	4602      	mov	r2, r0
 8001972:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001974:	7bfa      	ldrb	r2, [r7, #15]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	333f      	adds	r3, #63	; 0x3f
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001988:	7bfa      	ldrb	r2, [r7, #15]
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	4613      	mov	r3, r2
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	1a9b      	subs	r3, r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	440b      	add	r3, r1
 8001996:	3344      	adds	r3, #68	; 0x44
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800199c:	7bfa      	ldrb	r2, [r7, #15]
 800199e:	6879      	ldr	r1, [r7, #4]
 80019a0:	4613      	mov	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	3348      	adds	r3, #72	; 0x48
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80019b0:	7bfa      	ldrb	r2, [r7, #15]
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	3350      	adds	r3, #80	; 0x50
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	3301      	adds	r3, #1
 80019c8:	73fb      	strb	r3, [r7, #15]
 80019ca:	7bfa      	ldrb	r2, [r7, #15]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3af      	bcc.n	8001934 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019d4:	2300      	movs	r3, #0
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e044      	b.n	8001a64 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80019da:	7bfa      	ldrb	r2, [r7, #15]
 80019dc:	6879      	ldr	r1, [r7, #4]
 80019de:	4613      	mov	r3, r2
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	1a9b      	subs	r3, r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	440b      	add	r3, r1
 80019e8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80019f0:	7bfa      	ldrb	r2, [r7, #15]
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	4613      	mov	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	1a9b      	subs	r3, r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001a02:	7bfa      	ldrb	r2, [r7, #15]
 8001a04:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a06:	7bfa      	ldrb	r2, [r7, #15]
 8001a08:	6879      	ldr	r1, [r7, #4]
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	1a9b      	subs	r3, r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	440b      	add	r3, r1
 8001a14:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001a18:	2200      	movs	r2, #0
 8001a1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a1c:	7bfa      	ldrb	r2, [r7, #15]
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	4613      	mov	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001a32:	7bfa      	ldrb	r2, [r7, #15]
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	1a9b      	subs	r3, r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001a48:	7bfa      	ldrb	r2, [r7, #15]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	1a9b      	subs	r3, r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	3301      	adds	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	7bfa      	ldrb	r2, [r7, #15]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d3b5      	bcc.n	80019da <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	687e      	ldr	r6, [r7, #4]
 8001a76:	466d      	mov	r5, sp
 8001a78:	f106 0410 	add.w	r4, r6, #16
 8001a7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a84:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a88:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a8c:	1d33      	adds	r3, r6, #4
 8001a8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a90:	6838      	ldr	r0, [r7, #0]
 8001a92:	f002 ffff 	bl	8004a94 <USB_DevInit>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d005      	beq.n	8001aa8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e00d      	b.n	8001ac4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f004 f87b 	bl	8005bb8 <USB_DevDisconnect>

  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001acc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d101      	bne.n	8001ae8 <HAL_PCD_Start+0x1c>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e020      	b.n	8001b2a <HAL_PCD_Start+0x5e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d109      	bne.n	8001b0c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d005      	beq.n	8001b0c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b04:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 ff51 	bl	80049b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f004 f82b 	bl	8005b76 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b32:	b590      	push	{r4, r7, lr}
 8001b34:	b08d      	sub	sp, #52	; 0x34
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b40:	6a3b      	ldr	r3, [r7, #32]
 8001b42:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f004 f8e9 	bl	8005d20 <USB_GetMode>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f040 839d 	bne.w	8002290 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f004 f84d 	bl	8005bfa <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8393 	beq.w	800228e <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f004 f844 	bl	8005bfa <USB_ReadInterrupts>
 8001b72:	4603      	mov	r3, r0
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d107      	bne.n	8001b8c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	695a      	ldr	r2, [r3, #20]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f002 0202 	and.w	r2, r2, #2
 8001b8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f004 f832 	bl	8005bfa <USB_ReadInterrupts>
 8001b96:	4603      	mov	r3, r0
 8001b98:	f003 0310 	and.w	r3, r3, #16
 8001b9c:	2b10      	cmp	r3, #16
 8001b9e:	d161      	bne.n	8001c64 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	699a      	ldr	r2, [r3, #24]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 0210 	bic.w	r2, r2, #16
 8001bae:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
 8001bb2:	6a1b      	ldr	r3, [r3, #32]
 8001bb4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	f003 020f 	and.w	r2, r3, #15
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	1a9b      	subs	r3, r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	4413      	add	r3, r2
 8001bcc:	3304      	adds	r3, #4
 8001bce:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	0c5b      	lsrs	r3, r3, #17
 8001bd4:	f003 030f 	and.w	r3, r3, #15
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d124      	bne.n	8001c26 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d035      	beq.n	8001c54 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	091b      	lsrs	r3, r3, #4
 8001bf0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001bf2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	6a38      	ldr	r0, [r7, #32]
 8001bfc:	f003 fe69 	bl	80058d2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	68da      	ldr	r2, [r3, #12]
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	091b      	lsrs	r3, r3, #4
 8001c08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c0c:	441a      	add	r2, r3
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	699a      	ldr	r2, [r3, #24]
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c1e:	441a      	add	r2, r3
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	619a      	str	r2, [r3, #24]
 8001c24:	e016      	b.n	8001c54 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	0c5b      	lsrs	r3, r3, #17
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d110      	bne.n	8001c54 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001c38:	2208      	movs	r2, #8
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	6a38      	ldr	r0, [r7, #32]
 8001c3e:	f003 fe48 	bl	80058d2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	699a      	ldr	r2, [r3, #24]
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	091b      	lsrs	r3, r3, #4
 8001c4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c4e:	441a      	add	r2, r3
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	699a      	ldr	r2, [r3, #24]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0210 	orr.w	r2, r2, #16
 8001c62:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 ffc6 	bl	8005bfa <USB_ReadInterrupts>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c74:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001c78:	d16e      	bne.n	8001d58 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f003 ffcc 	bl	8005c20 <USB_ReadDevAllOutEpInterrupt>
 8001c88:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001c8a:	e062      	b.n	8001d52 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d057      	beq.n	8001d46 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 fff1 	bl	8005c88 <USB_ReadDevOutEPInterrupt>
 8001ca6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00c      	beq.n	8001ccc <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb4:	015a      	lsls	r2, r3, #5
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	4413      	add	r3, r2
 8001cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001cc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 fdb0 	bl	800282c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00c      	beq.n	8001cf0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd8:	015a      	lsls	r2, r3, #5
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	2308      	movs	r3, #8
 8001ce6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001ce8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f000 feaa 	bl	8002a44 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	f003 0310 	and.w	r3, r3, #16
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d008      	beq.n	8001d0c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfc:	015a      	lsls	r2, r3, #5
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	4413      	add	r3, r2
 8001d02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d06:	461a      	mov	r2, r3
 8001d08:	2310      	movs	r3, #16
 8001d0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	f003 0320 	and.w	r3, r3, #32
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d008      	beq.n	8001d28 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	015a      	lsls	r2, r3, #5
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d22:	461a      	mov	r2, r3
 8001d24:	2320      	movs	r3, #32
 8001d26:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d009      	beq.n	8001d46 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	015a      	lsls	r2, r3, #5
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d3e:	461a      	mov	r2, r3
 8001d40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d44:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	3301      	adds	r3, #1
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4e:	085b      	lsrs	r3, r3, #1
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d199      	bne.n	8001c8c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f003 ff4c 	bl	8005bfa <USB_ReadInterrupts>
 8001d62:	4603      	mov	r3, r0
 8001d64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d68:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001d6c:	f040 80c0 	bne.w	8001ef0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f003 ff6d 	bl	8005c54 <USB_ReadDevAllInEpInterrupt>
 8001d7a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001d80:	e0b2      	b.n	8001ee8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 80a7 	beq.w	8001edc <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d94:	b2d2      	uxtb	r2, r2
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f003 ff93 	bl	8005cc4 <USB_ReadDevInEPInterrupt>
 8001d9e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d057      	beq.n	8001e5a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	f003 030f 	and.w	r3, r3, #15
 8001db0:	2201      	movs	r2, #1
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001dbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69f9      	ldr	r1, [r7, #28]
 8001dc6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001dca:	4013      	ands	r3, r2
 8001dcc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	015a      	lsls	r2, r3, #5
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001dda:	461a      	mov	r2, r3
 8001ddc:	2301      	movs	r3, #1
 8001dde:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d132      	bne.n	8001e4e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dec:	4613      	mov	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	1a9b      	subs	r3, r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	3348      	adds	r3, #72	; 0x48
 8001df8:	6819      	ldr	r1, [r3, #0]
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dfe:	4613      	mov	r3, r2
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	1a9b      	subs	r3, r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4403      	add	r3, r0
 8001e08:	3344      	adds	r3, #68	; 0x44
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4419      	add	r1, r3
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e12:	4613      	mov	r3, r2
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	1a9b      	subs	r3, r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4403      	add	r3, r0
 8001e1c:	3348      	adds	r3, #72	; 0x48
 8001e1e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d113      	bne.n	8001e4e <HAL_PCD_IRQHandler+0x31c>
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	1a9b      	subs	r3, r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	440b      	add	r3, r1
 8001e34:	3350      	adds	r3, #80	; 0x50
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d108      	bne.n	8001e4e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001e46:	461a      	mov	r2, r3
 8001e48:	2101      	movs	r1, #1
 8001e4a:	f003 ff9b 	bl	8005d84 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	4619      	mov	r1, r3
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f006 f846 	bl	8007ee6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	f003 0308 	and.w	r3, r3, #8
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d008      	beq.n	8001e76 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	015a      	lsls	r2, r3, #5
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e70:	461a      	mov	r2, r3
 8001e72:	2308      	movs	r3, #8
 8001e74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	f003 0310 	and.w	r3, r3, #16
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d008      	beq.n	8001e92 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	015a      	lsls	r2, r3, #5
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	4413      	add	r3, r2
 8001e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	2310      	movs	r3, #16
 8001e90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d008      	beq.n	8001eae <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9e:	015a      	lsls	r2, r3, #5
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	2340      	movs	r3, #64	; 0x40
 8001eac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eba:	015a      	lsls	r2, r3, #5
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001ed4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 fc1b 	bl	8002712 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ede:	3301      	adds	r3, #1
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee4:	085b      	lsrs	r3, r3, #1
 8001ee6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f47f af49 	bne.w	8001d82 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f003 fe80 	bl	8005bfa <USB_ReadInterrupts>
 8001efa:	4603      	mov	r3, r0
 8001efc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001f04:	d122      	bne.n	8001f4c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	69fa      	ldr	r2, [r7, #28]
 8001f10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f14:	f023 0301 	bic.w	r3, r3, #1
 8001f18:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d108      	bne.n	8001f36 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 fe26 	bl	8002b80 <HAL_PCDEx_LPM_Callback>
 8001f34:	e002      	b.n	8001f3c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f006 f842 	bl	8007fc0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	695a      	ldr	r2, [r3, #20]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001f4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f003 fe52 	bl	8005bfa <USB_ReadInterrupts>
 8001f56:	4603      	mov	r3, r0
 8001f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f60:	d112      	bne.n	8001f88 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d102      	bne.n	8001f78 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f005 fffe 	bl	8007f74 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	695a      	ldr	r2, [r3, #20]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001f86:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f003 fe34 	bl	8005bfa <USB_ReadInterrupts>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f9c:	f040 80c7 	bne.w	800212e <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	69fa      	ldr	r2, [r7, #28]
 8001faa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001fae:	f023 0301 	bic.w	r3, r3, #1
 8001fb2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2110      	movs	r1, #16
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f002 fece 	bl	8004d5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fc4:	e056      	b.n	8002074 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc8:	015a      	lsls	r2, r3, #5
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	4413      	add	r3, r2
 8001fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001fd8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fdc:	015a      	lsls	r2, r3, #5
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fea:	0151      	lsls	r1, r2, #5
 8001fec:	69fa      	ldr	r2, [r7, #28]
 8001fee:	440a      	add	r2, r1
 8001ff0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001ff4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001ff8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ffc:	015a      	lsls	r2, r3, #5
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	4413      	add	r3, r2
 8002002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800200a:	0151      	lsls	r1, r2, #5
 800200c:	69fa      	ldr	r2, [r7, #28]
 800200e:	440a      	add	r2, r1
 8002010:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002014:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002018:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800201a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800201c:	015a      	lsls	r2, r3, #5
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	4413      	add	r3, r2
 8002022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002026:	461a      	mov	r2, r3
 8002028:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800202c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800202e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002030:	015a      	lsls	r2, r3, #5
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	4413      	add	r3, r2
 8002036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800203e:	0151      	lsls	r1, r2, #5
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	440a      	add	r2, r1
 8002044:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002048:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800204c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800204e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002050:	015a      	lsls	r2, r3, #5
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4413      	add	r3, r2
 8002056:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800205e:	0151      	lsls	r1, r2, #5
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	440a      	add	r2, r1
 8002064:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002068:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800206c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800206e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002070:	3301      	adds	r3, #1
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800207a:	429a      	cmp	r2, r3
 800207c:	d3a3      	bcc.n	8001fc6 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	69fa      	ldr	r2, [r7, #28]
 8002088:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800208c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002090:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	2b00      	cmp	r3, #0
 8002098:	d016      	beq.n	80020c8 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020a4:	69fa      	ldr	r2, [r7, #28]
 80020a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020aa:	f043 030b 	orr.w	r3, r3, #11
 80020ae:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020c0:	f043 030b 	orr.w	r3, r3, #11
 80020c4:	6453      	str	r3, [r2, #68]	; 0x44
 80020c6:	e015      	b.n	80020f4 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	69fa      	ldr	r2, [r7, #28]
 80020d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020da:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80020de:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	69fa      	ldr	r2, [r7, #28]
 80020ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020ee:	f043 030b 	orr.w	r3, r3, #11
 80020f2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	69fa      	ldr	r2, [r7, #28]
 80020fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002102:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002106:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6818      	ldr	r0, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002118:	461a      	mov	r2, r3
 800211a:	f003 fe33 	bl	8005d84 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	695a      	ldr	r2, [r3, #20]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800212c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f003 fd61 	bl	8005bfa <USB_ReadInterrupts>
 8002138:	4603      	mov	r3, r0
 800213a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800213e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002142:	d124      	bne.n	800218e <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4618      	mov	r0, r3
 800214a:	f003 fdf7 	bl	8005d3c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f002 fe5f 	bl	8004e16 <USB_GetDevSpeed>
 8002158:	4603      	mov	r3, r0
 800215a:	461a      	mov	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681c      	ldr	r4, [r3, #0]
 8002164:	f001 f92c 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 8002168:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800216e:	b2db      	uxtb	r3, r3
 8002170:	461a      	mov	r2, r3
 8002172:	4620      	mov	r0, r4
 8002174:	f002 fb7e 	bl	8004874 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f005 fedc 	bl	8007f36 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800218c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f003 fd31 	bl	8005bfa <USB_ReadInterrupts>
 8002198:	4603      	mov	r3, r0
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b08      	cmp	r3, #8
 80021a0:	d10a      	bne.n	80021b8 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f005 feb9 	bl	8007f1a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	695a      	ldr	r2, [r3, #20]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f002 0208 	and.w	r2, r2, #8
 80021b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f003 fd1c 	bl	8005bfa <USB_ReadInterrupts>
 80021c2:	4603      	mov	r3, r0
 80021c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021cc:	d10f      	bne.n	80021ee <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	4619      	mov	r1, r3
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f005 ff11 	bl	8008000 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	695a      	ldr	r2, [r3, #20]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80021ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f003 fd01 	bl	8005bfa <USB_ReadInterrupts>
 80021f8:	4603      	mov	r3, r0
 80021fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002202:	d10f      	bne.n	8002224 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002204:	2300      	movs	r3, #0
 8002206:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220a:	b2db      	uxtb	r3, r3
 800220c:	4619      	mov	r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f005 fee4 	bl	8007fdc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695a      	ldr	r2, [r3, #20]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002222:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f003 fce6 	bl	8005bfa <USB_ReadInterrupts>
 800222e:	4603      	mov	r3, r0
 8002230:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002238:	d10a      	bne.n	8002250 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f005 fef2 	bl	8008024 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	695a      	ldr	r2, [r3, #20]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800224e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f003 fcd0 	bl	8005bfa <USB_ReadInterrupts>
 800225a:	4603      	mov	r3, r0
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b04      	cmp	r3, #4
 8002262:	d115      	bne.n	8002290 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f005 fee2 	bl	8008040 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6859      	ldr	r1, [r3, #4]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	430a      	orrs	r2, r1
 800228a:	605a      	str	r2, [r3, #4]
 800228c:	e000      	b.n	8002290 <HAL_PCD_IRQHandler+0x75e>
      return;
 800228e:	bf00      	nop
    }
  }
}
 8002290:	3734      	adds	r7, #52	; 0x34
 8002292:	46bd      	mov	sp, r7
 8002294:	bd90      	pop	{r4, r7, pc}

08002296 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	460b      	mov	r3, r1
 80022a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_PCD_SetAddress+0x1a>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e013      	b.n	80022d8 <HAL_PCD_SetAddress+0x42>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	78fa      	ldrb	r2, [r7, #3]
 80022bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	78fa      	ldrb	r2, [r7, #3]
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 fc2e 	bl	8005b2a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	4608      	mov	r0, r1
 80022ea:	4611      	mov	r1, r2
 80022ec:	461a      	mov	r2, r3
 80022ee:	4603      	mov	r3, r0
 80022f0:	70fb      	strb	r3, [r7, #3]
 80022f2:	460b      	mov	r3, r1
 80022f4:	803b      	strh	r3, [r7, #0]
 80022f6:	4613      	mov	r3, r2
 80022f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80022fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002302:	2b00      	cmp	r3, #0
 8002304:	da0f      	bge.n	8002326 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	f003 020f 	and.w	r2, r3, #15
 800230c:	4613      	mov	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	1a9b      	subs	r3, r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	3338      	adds	r3, #56	; 0x38
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	3304      	adds	r3, #4
 800231c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2201      	movs	r2, #1
 8002322:	705a      	strb	r2, [r3, #1]
 8002324:	e00f      	b.n	8002346 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002326:	78fb      	ldrb	r3, [r7, #3]
 8002328:	f003 020f 	and.w	r2, r3, #15
 800232c:	4613      	mov	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	1a9b      	subs	r3, r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4413      	add	r3, r2
 800233c:	3304      	adds	r3, #4
 800233e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	b2da      	uxtb	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002352:	883a      	ldrh	r2, [r7, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	78ba      	ldrb	r2, [r7, #2]
 800235c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	785b      	ldrb	r3, [r3, #1]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d004      	beq.n	8002370 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002370:	78bb      	ldrb	r3, [r7, #2]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d102      	bne.n	800237c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002382:	2b01      	cmp	r3, #1
 8002384:	d101      	bne.n	800238a <HAL_PCD_EP_Open+0xaa>
 8002386:	2302      	movs	r3, #2
 8002388:	e00e      	b.n	80023a8 <HAL_PCD_EP_Open+0xc8>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68f9      	ldr	r1, [r7, #12]
 8002398:	4618      	mov	r0, r3
 800239a:	f002 fd61 	bl	8004e60 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80023a6:	7afb      	ldrb	r3, [r7, #11]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80023bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	da0f      	bge.n	80023e4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	f003 020f 	and.w	r2, r3, #15
 80023ca:	4613      	mov	r3, r2
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	3338      	adds	r3, #56	; 0x38
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	4413      	add	r3, r2
 80023d8:	3304      	adds	r3, #4
 80023da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2201      	movs	r2, #1
 80023e0:	705a      	strb	r2, [r3, #1]
 80023e2:	e00f      	b.n	8002404 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	f003 020f 	and.w	r2, r3, #15
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	3304      	adds	r3, #4
 80023fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002404:	78fb      	ldrb	r3, [r7, #3]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	b2da      	uxtb	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002416:	2b01      	cmp	r3, #1
 8002418:	d101      	bne.n	800241e <HAL_PCD_EP_Close+0x6e>
 800241a:	2302      	movs	r3, #2
 800241c:	e00e      	b.n	800243c <HAL_PCD_EP_Close+0x8c>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68f9      	ldr	r1, [r7, #12]
 800242c:	4618      	mov	r0, r3
 800242e:	f002 fd9f 	bl	8004f70 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	607a      	str	r2, [r7, #4]
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	460b      	mov	r3, r1
 8002452:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002454:	7afb      	ldrb	r3, [r7, #11]
 8002456:	f003 020f 	and.w	r2, r3, #15
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	4413      	add	r3, r2
 800246a:	3304      	adds	r3, #4
 800246c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2200      	movs	r2, #0
 800247e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	2200      	movs	r2, #0
 8002484:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002486:	7afb      	ldrb	r3, [r7, #11]
 8002488:	f003 030f 	and.w	r3, r3, #15
 800248c:	b2da      	uxtb	r2, r3
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	2b01      	cmp	r3, #1
 8002498:	d102      	bne.n	80024a0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80024a0:	7afb      	ldrb	r3, [r7, #11]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d109      	bne.n	80024be <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	461a      	mov	r2, r3
 80024b6:	6979      	ldr	r1, [r7, #20]
 80024b8:	f003 f87a 	bl	80055b0 <USB_EP0StartXfer>
 80024bc:	e008      	b.n	80024d0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	461a      	mov	r2, r3
 80024ca:	6979      	ldr	r1, [r7, #20]
 80024cc:	f002 fe2c 	bl	8005128 <USB_EPStartXfer>
  }

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
 80024e2:	460b      	mov	r3, r1
 80024e4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	f003 020f 	and.w	r2, r3, #15
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	1a9b      	subs	r3, r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	440b      	add	r3, r1
 80024f8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80024fc:	681b      	ldr	r3, [r3, #0]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b086      	sub	sp, #24
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
 8002516:	460b      	mov	r3, r1
 8002518:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800251a:	7afb      	ldrb	r3, [r7, #11]
 800251c:	f003 020f 	and.w	r2, r3, #15
 8002520:	4613      	mov	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	1a9b      	subs	r3, r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	3338      	adds	r3, #56	; 0x38
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4413      	add	r3, r2
 800252e:	3304      	adds	r3, #4
 8002530:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	2201      	movs	r2, #1
 8002548:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800254a:	7afb      	ldrb	r3, [r7, #11]
 800254c:	f003 030f 	and.w	r3, r3, #15
 8002550:	b2da      	uxtb	r2, r3
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d102      	bne.n	8002564 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002564:	7afb      	ldrb	r3, [r7, #11]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	2b00      	cmp	r3, #0
 800256c:	d109      	bne.n	8002582 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6818      	ldr	r0, [r3, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	b2db      	uxtb	r3, r3
 8002578:	461a      	mov	r2, r3
 800257a:	6979      	ldr	r1, [r7, #20]
 800257c:	f003 f818 	bl	80055b0 <USB_EP0StartXfer>
 8002580:	e008      	b.n	8002594 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	461a      	mov	r2, r3
 800258e:	6979      	ldr	r1, [r7, #20]
 8002590:	f002 fdca 	bl	8005128 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800259e:	b580      	push	{r7, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
 80025a6:	460b      	mov	r3, r1
 80025a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80025aa:	78fb      	ldrb	r3, [r7, #3]
 80025ac:	f003 020f 	and.w	r2, r3, #15
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d901      	bls.n	80025bc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e050      	b.n	800265e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	da0f      	bge.n	80025e4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	f003 020f 	and.w	r2, r3, #15
 80025ca:	4613      	mov	r3, r2
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	3338      	adds	r3, #56	; 0x38
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	4413      	add	r3, r2
 80025d8:	3304      	adds	r3, #4
 80025da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2201      	movs	r2, #1
 80025e0:	705a      	strb	r2, [r3, #1]
 80025e2:	e00d      	b.n	8002600 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80025e4:	78fa      	ldrb	r2, [r7, #3]
 80025e6:	4613      	mov	r3, r2
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	1a9b      	subs	r3, r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	4413      	add	r3, r2
 80025f6:	3304      	adds	r3, #4
 80025f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	f003 030f 	and.w	r3, r3, #15
 800260c:	b2da      	uxtb	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002618:	2b01      	cmp	r3, #1
 800261a:	d101      	bne.n	8002620 <HAL_PCD_EP_SetStall+0x82>
 800261c:	2302      	movs	r3, #2
 800261e:	e01e      	b.n	800265e <HAL_PCD_EP_SetStall+0xc0>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68f9      	ldr	r1, [r7, #12]
 800262e:	4618      	mov	r0, r3
 8002630:	f003 f9a7 	bl	8005982 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	f003 030f 	and.w	r3, r3, #15
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10a      	bne.n	8002654 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6818      	ldr	r0, [r3, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	b2d9      	uxtb	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800264e:	461a      	mov	r2, r3
 8002650:	f003 fb98 	bl	8005d84 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002672:	78fb      	ldrb	r3, [r7, #3]
 8002674:	f003 020f 	and.w	r2, r3, #15
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	429a      	cmp	r2, r3
 800267e:	d901      	bls.n	8002684 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e042      	b.n	800270a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002688:	2b00      	cmp	r3, #0
 800268a:	da0f      	bge.n	80026ac <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800268c:	78fb      	ldrb	r3, [r7, #3]
 800268e:	f003 020f 	and.w	r2, r3, #15
 8002692:	4613      	mov	r3, r2
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	1a9b      	subs	r3, r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	3338      	adds	r3, #56	; 0x38
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	4413      	add	r3, r2
 80026a0:	3304      	adds	r3, #4
 80026a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2201      	movs	r2, #1
 80026a8:	705a      	strb	r2, [r3, #1]
 80026aa:	e00f      	b.n	80026cc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	f003 020f 	and.w	r2, r3, #15
 80026b2:	4613      	mov	r3, r2
 80026b4:	00db      	lsls	r3, r3, #3
 80026b6:	1a9b      	subs	r3, r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	3304      	adds	r3, #4
 80026c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2200      	movs	r2, #0
 80026ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026d2:	78fb      	ldrb	r3, [r7, #3]
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d101      	bne.n	80026ec <HAL_PCD_EP_ClrStall+0x86>
 80026e8:	2302      	movs	r3, #2
 80026ea:	e00e      	b.n	800270a <HAL_PCD_EP_ClrStall+0xa4>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68f9      	ldr	r1, [r7, #12]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f003 f9af 	bl	8005a5e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b08a      	sub	sp, #40	; 0x28
 8002716:	af02      	add	r7, sp, #8
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	3338      	adds	r3, #56	; 0x38
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	4413      	add	r3, r2
 8002736:	3304      	adds	r3, #4
 8002738:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	699a      	ldr	r2, [r3, #24]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	429a      	cmp	r2, r3
 8002744:	d901      	bls.n	800274a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e06c      	b.n	8002824 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	695a      	ldr	r2, [r3, #20]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	429a      	cmp	r2, r3
 800275e:	d902      	bls.n	8002766 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	3303      	adds	r3, #3
 800276a:	089b      	lsrs	r3, r3, #2
 800276c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800276e:	e02b      	b.n	80027c8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	695a      	ldr	r2, [r3, #20]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	69fa      	ldr	r2, [r7, #28]
 8002782:	429a      	cmp	r2, r3
 8002784:	d902      	bls.n	800278c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	3303      	adds	r3, #3
 8002790:	089b      	lsrs	r3, r3, #2
 8002792:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	68d9      	ldr	r1, [r3, #12]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	b2da      	uxtb	r2, r3
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	4603      	mov	r3, r0
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f003 f853 	bl	8005856 <USB_WritePacket>

    ep->xfer_buff  += len;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	441a      	add	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	699a      	ldr	r2, [r3, #24]
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	441a      	add	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	015a      	lsls	r2, r3, #5
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	4413      	add	r3, r2
 80027d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d809      	bhi.n	80027f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	699a      	ldr	r2, [r3, #24]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d203      	bcs.n	80027f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1be      	bne.n	8002770 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d811      	bhi.n	8002822 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	f003 030f 	and.w	r3, r3, #15
 8002804:	2201      	movs	r2, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002812:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	43db      	mvns	r3, r3
 8002818:	6939      	ldr	r1, [r7, #16]
 800281a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800281e:	4013      	ands	r3, r2
 8002820:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3720      	adds	r7, #32
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	333c      	adds	r3, #60	; 0x3c
 8002844:	3304      	adds	r3, #4
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	015a      	lsls	r2, r3, #5
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	4413      	add	r3, r2
 8002852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b01      	cmp	r3, #1
 8002860:	f040 80a0 	bne.w	80029a4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d015      	beq.n	800289a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	4a72      	ldr	r2, [pc, #456]	; (8002a3c <PCD_EP_OutXfrComplete_int+0x210>)
 8002872:	4293      	cmp	r3, r2
 8002874:	f240 80dd 	bls.w	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800287e:	2b00      	cmp	r3, #0
 8002880:	f000 80d7 	beq.w	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4413      	add	r3, r2
 800288c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002890:	461a      	mov	r2, r3
 8002892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002896:	6093      	str	r3, [r2, #8]
 8002898:	e0cb      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d009      	beq.n	80028b8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	015a      	lsls	r2, r3, #5
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	4413      	add	r3, r2
 80028ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028b0:	461a      	mov	r2, r3
 80028b2:	2320      	movs	r3, #32
 80028b4:	6093      	str	r3, [r2, #8]
 80028b6:	e0bc      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f040 80b7 	bne.w	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4a5d      	ldr	r2, [pc, #372]	; (8002a3c <PCD_EP_OutXfrComplete_int+0x210>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d90f      	bls.n	80028ec <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	015a      	lsls	r2, r3, #5
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	4413      	add	r3, r2
 80028de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028e2:	461a      	mov	r2, r3
 80028e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028e8:	6093      	str	r3, [r2, #8]
 80028ea:	e0a2      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	4613      	mov	r3, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80028fe:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	0159      	lsls	r1, r3, #5
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	440b      	add	r3, r1
 8002908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002912:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	4613      	mov	r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	1a9b      	subs	r3, r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4403      	add	r3, r0
 8002922:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002926:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	4613      	mov	r3, r2
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	1a9b      	subs	r3, r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800293a:	6819      	ldr	r1, [r3, #0]
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	4613      	mov	r3, r2
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	1a9b      	subs	r3, r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4403      	add	r3, r0
 800294a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4419      	add	r1, r3
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	4613      	mov	r3, r2
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	1a9b      	subs	r3, r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4403      	add	r3, r0
 8002960:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002964:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d114      	bne.n	8002996 <PCD_EP_OutXfrComplete_int+0x16a>
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	4613      	mov	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	1a9b      	subs	r3, r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d108      	bne.n	8002996 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6818      	ldr	r0, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800298e:	461a      	mov	r2, r3
 8002990:	2101      	movs	r1, #1
 8002992:	f003 f9f7 	bl	8005d84 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	b2db      	uxtb	r3, r3
 800299a:	4619      	mov	r1, r3
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f005 fa87 	bl	8007eb0 <HAL_PCD_DataOutStageCallback>
 80029a2:	e046      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4a26      	ldr	r2, [pc, #152]	; (8002a40 <PCD_EP_OutXfrComplete_int+0x214>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d124      	bne.n	80029f6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	015a      	lsls	r2, r3, #5
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	4413      	add	r3, r2
 80029be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029c2:	461a      	mov	r2, r3
 80029c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029c8:	6093      	str	r3, [r2, #8]
 80029ca:	e032      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0320 	and.w	r3, r3, #32
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d008      	beq.n	80029e8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	015a      	lsls	r2, r3, #5
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	4413      	add	r3, r2
 80029de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029e2:	461a      	mov	r2, r3
 80029e4:	2320      	movs	r3, #32
 80029e6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	4619      	mov	r1, r3
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f005 fa5e 	bl	8007eb0 <HAL_PCD_DataOutStageCallback>
 80029f4:	e01d      	b.n	8002a32 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d114      	bne.n	8002a26 <PCD_EP_OutXfrComplete_int+0x1fa>
 80029fc:	6879      	ldr	r1, [r7, #4]
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	1a9b      	subs	r3, r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	440b      	add	r3, r1
 8002a0a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d108      	bne.n	8002a26 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002a1e:	461a      	mov	r2, r3
 8002a20:	2100      	movs	r1, #0
 8002a22:	f003 f9af 	bl	8005d84 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f005 fa3f 	bl	8007eb0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	4f54300a 	.word	0x4f54300a
 8002a40:	4f54310a 	.word	0x4f54310a

08002a44 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	333c      	adds	r3, #60	; 0x3c
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	015a      	lsls	r2, r3, #5
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4413      	add	r3, r2
 8002a6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4a15      	ldr	r2, [pc, #84]	; (8002acc <PCD_EP_OutSetupPacket_int+0x88>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d90e      	bls.n	8002a98 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d009      	beq.n	8002a98 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	015a      	lsls	r2, r3, #5
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a90:	461a      	mov	r2, r3
 8002a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a96:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f005 f9f7 	bl	8007e8c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <PCD_EP_OutSetupPacket_int+0x88>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d90c      	bls.n	8002ac0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d108      	bne.n	8002ac0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6818      	ldr	r0, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002ab8:	461a      	mov	r2, r3
 8002aba:	2101      	movs	r1, #1
 8002abc:	f003 f962 	bl	8005d84 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	4f54300a 	.word	0x4f54300a

08002ad0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	70fb      	strb	r3, [r7, #3]
 8002adc:	4613      	mov	r3, r2
 8002ade:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d107      	bne.n	8002afe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002aee:	883b      	ldrh	r3, [r7, #0]
 8002af0:	0419      	lsls	r1, r3, #16
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	629a      	str	r2, [r3, #40]	; 0x28
 8002afc:	e028      	b.n	8002b50 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b04:	0c1b      	lsrs	r3, r3, #16
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	4413      	add	r3, r2
 8002b0a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e00d      	b.n	8002b2e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	3340      	adds	r3, #64	; 0x40
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	0c1b      	lsrs	r3, r3, #16
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	4413      	add	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	73fb      	strb	r3, [r7, #15]
 8002b2e:	7bfa      	ldrb	r2, [r7, #15]
 8002b30:	78fb      	ldrb	r3, [r7, #3]
 8002b32:	3b01      	subs	r3, #1
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d3ec      	bcc.n	8002b12 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002b38:	883b      	ldrh	r3, [r7, #0]
 8002b3a:	0418      	lsls	r0, r3, #16
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6819      	ldr	r1, [r3, #0]
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	3b01      	subs	r3, #1
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	4302      	orrs	r2, r0
 8002b48:	3340      	adds	r3, #64	; 0x40
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	887a      	ldrh	r2, [r7, #2]
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e264      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d075      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bb6:	4ba3      	ldr	r3, [pc, #652]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d00c      	beq.n	8002bdc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bc2:	4ba0      	ldr	r3, [pc, #640]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bca:	2b08      	cmp	r3, #8
 8002bcc:	d112      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bce:	4b9d      	ldr	r3, [pc, #628]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bda:	d10b      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bdc:	4b99      	ldr	r3, [pc, #612]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d05b      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x108>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d157      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e23f      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bfc:	d106      	bne.n	8002c0c <HAL_RCC_OscConfig+0x74>
 8002bfe:	4b91      	ldr	r3, [pc, #580]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a90      	ldr	r2, [pc, #576]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c08:	6013      	str	r3, [r2, #0]
 8002c0a:	e01d      	b.n	8002c48 <HAL_RCC_OscConfig+0xb0>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c14:	d10c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x98>
 8002c16:	4b8b      	ldr	r3, [pc, #556]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a8a      	ldr	r2, [pc, #552]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	4b88      	ldr	r3, [pc, #544]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a87      	ldr	r2, [pc, #540]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e00b      	b.n	8002c48 <HAL_RCC_OscConfig+0xb0>
 8002c30:	4b84      	ldr	r3, [pc, #528]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a83      	ldr	r2, [pc, #524]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	4b81      	ldr	r3, [pc, #516]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a80      	ldr	r2, [pc, #512]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d013      	beq.n	8002c78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c50:	f7fe fa94 	bl	800117c <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c58:	f7fe fa90 	bl	800117c <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	; 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e204      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6a:	4b76      	ldr	r3, [pc, #472]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCC_OscConfig+0xc0>
 8002c76:	e014      	b.n	8002ca2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c78:	f7fe fa80 	bl	800117c <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c80:	f7fe fa7c 	bl	800117c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	; 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e1f0      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c92:	4b6c      	ldr	r3, [pc, #432]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0xe8>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d063      	beq.n	8002d76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cae:	4b65      	ldr	r3, [pc, #404]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 030c 	and.w	r3, r3, #12
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00b      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cba:	4b62      	ldr	r3, [pc, #392]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cc2:	2b08      	cmp	r3, #8
 8002cc4:	d11c      	bne.n	8002d00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cc6:	4b5f      	ldr	r3, [pc, #380]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d116      	bne.n	8002d00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd2:	4b5c      	ldr	r3, [pc, #368]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d005      	beq.n	8002cea <HAL_RCC_OscConfig+0x152>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d001      	beq.n	8002cea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e1c4      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cea:	4b56      	ldr	r3, [pc, #344]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	00db      	lsls	r3, r3, #3
 8002cf8:	4952      	ldr	r1, [pc, #328]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cfe:	e03a      	b.n	8002d76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d020      	beq.n	8002d4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d08:	4b4f      	ldr	r3, [pc, #316]	; (8002e48 <HAL_RCC_OscConfig+0x2b0>)
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0e:	f7fe fa35 	bl	800117c <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d16:	f7fe fa31 	bl	800117c <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e1a5      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d28:	4b46      	ldr	r3, [pc, #280]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f0      	beq.n	8002d16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d34:	4b43      	ldr	r3, [pc, #268]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	4940      	ldr	r1, [pc, #256]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	600b      	str	r3, [r1, #0]
 8002d48:	e015      	b.n	8002d76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d4a:	4b3f      	ldr	r3, [pc, #252]	; (8002e48 <HAL_RCC_OscConfig+0x2b0>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d50:	f7fe fa14 	bl	800117c <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d58:	f7fe fa10 	bl	800117c <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e184      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d6a:	4b36      	ldr	r3, [pc, #216]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f0      	bne.n	8002d58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d030      	beq.n	8002de4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d016      	beq.n	8002db8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d8a:	4b30      	ldr	r3, [pc, #192]	; (8002e4c <HAL_RCC_OscConfig+0x2b4>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d90:	f7fe f9f4 	bl	800117c <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d96:	e008      	b.n	8002daa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d98:	f7fe f9f0 	bl	800117c <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e164      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002daa:	4b26      	ldr	r3, [pc, #152]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002dac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d0f0      	beq.n	8002d98 <HAL_RCC_OscConfig+0x200>
 8002db6:	e015      	b.n	8002de4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002db8:	4b24      	ldr	r3, [pc, #144]	; (8002e4c <HAL_RCC_OscConfig+0x2b4>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dbe:	f7fe f9dd 	bl	800117c <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dc6:	f7fe f9d9 	bl	800117c <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e14d      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd8:	4b1a      	ldr	r3, [pc, #104]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002dda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f0      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0304 	and.w	r3, r3, #4
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80a0 	beq.w	8002f32 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df2:	2300      	movs	r3, #0
 8002df4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002df6:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10f      	bne.n	8002e22 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	4b0f      	ldr	r3, [pc, #60]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e10:	6413      	str	r3, [r2, #64]	; 0x40
 8002e12:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <HAL_RCC_OscConfig+0x2ac>)
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	60bb      	str	r3, [r7, #8]
 8002e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e22:	4b0b      	ldr	r3, [pc, #44]	; (8002e50 <HAL_RCC_OscConfig+0x2b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d121      	bne.n	8002e72 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <HAL_RCC_OscConfig+0x2b8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a07      	ldr	r2, [pc, #28]	; (8002e50 <HAL_RCC_OscConfig+0x2b8>)
 8002e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e3a:	f7fe f99f 	bl	800117c <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e40:	e011      	b.n	8002e66 <HAL_RCC_OscConfig+0x2ce>
 8002e42:	bf00      	nop
 8002e44:	40023800 	.word	0x40023800
 8002e48:	42470000 	.word	0x42470000
 8002e4c:	42470e80 	.word	0x42470e80
 8002e50:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e54:	f7fe f992 	bl	800117c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e106      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e66:	4b85      	ldr	r3, [pc, #532]	; (800307c <HAL_RCC_OscConfig+0x4e4>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0f0      	beq.n	8002e54 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d106      	bne.n	8002e88 <HAL_RCC_OscConfig+0x2f0>
 8002e7a:	4b81      	ldr	r3, [pc, #516]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e7e:	4a80      	ldr	r2, [pc, #512]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	6713      	str	r3, [r2, #112]	; 0x70
 8002e86:	e01c      	b.n	8002ec2 <HAL_RCC_OscConfig+0x32a>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	2b05      	cmp	r3, #5
 8002e8e:	d10c      	bne.n	8002eaa <HAL_RCC_OscConfig+0x312>
 8002e90:	4b7b      	ldr	r3, [pc, #492]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e94:	4a7a      	ldr	r2, [pc, #488]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002e96:	f043 0304 	orr.w	r3, r3, #4
 8002e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e9c:	4b78      	ldr	r3, [pc, #480]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ea0:	4a77      	ldr	r2, [pc, #476]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002ea2:	f043 0301 	orr.w	r3, r3, #1
 8002ea6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ea8:	e00b      	b.n	8002ec2 <HAL_RCC_OscConfig+0x32a>
 8002eaa:	4b75      	ldr	r3, [pc, #468]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eae:	4a74      	ldr	r2, [pc, #464]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002eb0:	f023 0301 	bic.w	r3, r3, #1
 8002eb4:	6713      	str	r3, [r2, #112]	; 0x70
 8002eb6:	4b72      	ldr	r3, [pc, #456]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eba:	4a71      	ldr	r2, [pc, #452]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002ebc:	f023 0304 	bic.w	r3, r3, #4
 8002ec0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d015      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eca:	f7fe f957 	bl	800117c <HAL_GetTick>
 8002ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed0:	e00a      	b.n	8002ee8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ed2:	f7fe f953 	bl	800117c <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e0c5      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ee8:	4b65      	ldr	r3, [pc, #404]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0ee      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x33a>
 8002ef4:	e014      	b.n	8002f20 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ef6:	f7fe f941 	bl	800117c <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002efc:	e00a      	b.n	8002f14 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002efe:	f7fe f93d 	bl	800117c <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e0af      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f14:	4b5a      	ldr	r3, [pc, #360]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1ee      	bne.n	8002efe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f20:	7dfb      	ldrb	r3, [r7, #23]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d105      	bne.n	8002f32 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f26:	4b56      	ldr	r3, [pc, #344]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	4a55      	ldr	r2, [pc, #340]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 809b 	beq.w	8003072 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f3c:	4b50      	ldr	r3, [pc, #320]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 030c 	and.w	r3, r3, #12
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	d05c      	beq.n	8003002 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d141      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f50:	4b4c      	ldr	r3, [pc, #304]	; (8003084 <HAL_RCC_OscConfig+0x4ec>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f56:	f7fe f911 	bl	800117c <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f5e:	f7fe f90d 	bl	800117c <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e081      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f70:	4b43      	ldr	r3, [pc, #268]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f0      	bne.n	8002f5e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	69da      	ldr	r2, [r3, #28]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	431a      	orrs	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	019b      	lsls	r3, r3, #6
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f92:	085b      	lsrs	r3, r3, #1
 8002f94:	3b01      	subs	r3, #1
 8002f96:	041b      	lsls	r3, r3, #16
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	061b      	lsls	r3, r3, #24
 8002fa0:	4937      	ldr	r1, [pc, #220]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa6:	4b37      	ldr	r3, [pc, #220]	; (8003084 <HAL_RCC_OscConfig+0x4ec>)
 8002fa8:	2201      	movs	r2, #1
 8002faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7fe f8e6 	bl	800117c <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fb4:	f7fe f8e2 	bl	800117c <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e056      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc6:	4b2e      	ldr	r3, [pc, #184]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0f0      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x41c>
 8002fd2:	e04e      	b.n	8003072 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd4:	4b2b      	ldr	r3, [pc, #172]	; (8003084 <HAL_RCC_OscConfig+0x4ec>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fda:	f7fe f8cf 	bl	800117c <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fe2:	f7fe f8cb 	bl	800117c <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e03f      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff4:	4b22      	ldr	r3, [pc, #136]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f0      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x44a>
 8003000:	e037      	b.n	8003072 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d101      	bne.n	800300e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e032      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800300e:	4b1c      	ldr	r3, [pc, #112]	; (8003080 <HAL_RCC_OscConfig+0x4e8>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d028      	beq.n	800306e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003026:	429a      	cmp	r2, r3
 8003028:	d121      	bne.n	800306e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003034:	429a      	cmp	r2, r3
 8003036:	d11a      	bne.n	800306e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800303e:	4013      	ands	r3, r2
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003044:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003046:	4293      	cmp	r3, r2
 8003048:	d111      	bne.n	800306e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003054:	085b      	lsrs	r3, r3, #1
 8003056:	3b01      	subs	r3, #1
 8003058:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800305a:	429a      	cmp	r2, r3
 800305c:	d107      	bne.n	800306e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800306a:	429a      	cmp	r2, r3
 800306c:	d001      	beq.n	8003072 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40007000 	.word	0x40007000
 8003080:	40023800 	.word	0x40023800
 8003084:	42470060 	.word	0x42470060

08003088 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0cc      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800309c:	4b68      	ldr	r3, [pc, #416]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0307 	and.w	r3, r3, #7
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d90c      	bls.n	80030c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030aa:	4b65      	ldr	r3, [pc, #404]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	b2d2      	uxtb	r2, r2
 80030b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b2:	4b63      	ldr	r3, [pc, #396]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d001      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e0b8      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d020      	beq.n	8003112 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d005      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030dc:	4b59      	ldr	r3, [pc, #356]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	4a58      	ldr	r2, [pc, #352]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80030e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0308 	and.w	r3, r3, #8
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030f4:	4b53      	ldr	r3, [pc, #332]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	4a52      	ldr	r2, [pc, #328]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80030fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003100:	4b50      	ldr	r3, [pc, #320]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	494d      	ldr	r1, [pc, #308]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d044      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d107      	bne.n	8003136 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003126:	4b47      	ldr	r3, [pc, #284]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d119      	bne.n	8003166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e07f      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b02      	cmp	r3, #2
 800313c:	d003      	beq.n	8003146 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003142:	2b03      	cmp	r3, #3
 8003144:	d107      	bne.n	8003156 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003146:	4b3f      	ldr	r3, [pc, #252]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d109      	bne.n	8003166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e06f      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003156:	4b3b      	ldr	r3, [pc, #236]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e067      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003166:	4b37      	ldr	r3, [pc, #220]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f023 0203 	bic.w	r2, r3, #3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	4934      	ldr	r1, [pc, #208]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003174:	4313      	orrs	r3, r2
 8003176:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003178:	f7fe f800 	bl	800117c <HAL_GetTick>
 800317c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317e:	e00a      	b.n	8003196 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003180:	f7fd fffc 	bl	800117c <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	f241 3288 	movw	r2, #5000	; 0x1388
 800318e:	4293      	cmp	r3, r2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e04f      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003196:	4b2b      	ldr	r3, [pc, #172]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f003 020c 	and.w	r2, r3, #12
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d1eb      	bne.n	8003180 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031a8:	4b25      	ldr	r3, [pc, #148]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d20c      	bcs.n	80031d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b6:	4b22      	ldr	r3, [pc, #136]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031be:	4b20      	ldr	r3, [pc, #128]	; (8003240 <HAL_RCC_ClockConfig+0x1b8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d001      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e032      	b.n	8003236 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d008      	beq.n	80031ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031dc:	4b19      	ldr	r3, [pc, #100]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4916      	ldr	r1, [pc, #88]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0308 	and.w	r3, r3, #8
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d009      	beq.n	800320e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031fa:	4b12      	ldr	r3, [pc, #72]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	490e      	ldr	r1, [pc, #56]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	4313      	orrs	r3, r2
 800320c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800320e:	f000 f821 	bl	8003254 <HAL_RCC_GetSysClockFreq>
 8003212:	4602      	mov	r2, r0
 8003214:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	091b      	lsrs	r3, r3, #4
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	490a      	ldr	r1, [pc, #40]	; (8003248 <HAL_RCC_ClockConfig+0x1c0>)
 8003220:	5ccb      	ldrb	r3, [r1, r3]
 8003222:	fa22 f303 	lsr.w	r3, r2, r3
 8003226:	4a09      	ldr	r2, [pc, #36]	; (800324c <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <HAL_RCC_ClockConfig+0x1c8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f7fd ff60 	bl	80010f4 <HAL_InitTick>

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	40023c00 	.word	0x40023c00
 8003244:	40023800 	.word	0x40023800
 8003248:	08008d84 	.word	0x08008d84
 800324c:	20000000 	.word	0x20000000
 8003250:	20000028 	.word	0x20000028

08003254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003254:	b5b0      	push	{r4, r5, r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800325a:	2100      	movs	r1, #0
 800325c:	6079      	str	r1, [r7, #4]
 800325e:	2100      	movs	r1, #0
 8003260:	60f9      	str	r1, [r7, #12]
 8003262:	2100      	movs	r1, #0
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003266:	2100      	movs	r1, #0
 8003268:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800326a:	4952      	ldr	r1, [pc, #328]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800326c:	6889      	ldr	r1, [r1, #8]
 800326e:	f001 010c 	and.w	r1, r1, #12
 8003272:	2908      	cmp	r1, #8
 8003274:	d00d      	beq.n	8003292 <HAL_RCC_GetSysClockFreq+0x3e>
 8003276:	2908      	cmp	r1, #8
 8003278:	f200 8094 	bhi.w	80033a4 <HAL_RCC_GetSysClockFreq+0x150>
 800327c:	2900      	cmp	r1, #0
 800327e:	d002      	beq.n	8003286 <HAL_RCC_GetSysClockFreq+0x32>
 8003280:	2904      	cmp	r1, #4
 8003282:	d003      	beq.n	800328c <HAL_RCC_GetSysClockFreq+0x38>
 8003284:	e08e      	b.n	80033a4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003286:	4b4c      	ldr	r3, [pc, #304]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x164>)
 8003288:	60bb      	str	r3, [r7, #8]
       break;
 800328a:	e08e      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800328c:	4b4b      	ldr	r3, [pc, #300]	; (80033bc <HAL_RCC_GetSysClockFreq+0x168>)
 800328e:	60bb      	str	r3, [r7, #8]
      break;
 8003290:	e08b      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003292:	4948      	ldr	r1, [pc, #288]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003294:	6849      	ldr	r1, [r1, #4]
 8003296:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800329a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800329c:	4945      	ldr	r1, [pc, #276]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800329e:	6849      	ldr	r1, [r1, #4]
 80032a0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80032a4:	2900      	cmp	r1, #0
 80032a6:	d024      	beq.n	80032f2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032a8:	4942      	ldr	r1, [pc, #264]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80032aa:	6849      	ldr	r1, [r1, #4]
 80032ac:	0989      	lsrs	r1, r1, #6
 80032ae:	4608      	mov	r0, r1
 80032b0:	f04f 0100 	mov.w	r1, #0
 80032b4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80032b8:	f04f 0500 	mov.w	r5, #0
 80032bc:	ea00 0204 	and.w	r2, r0, r4
 80032c0:	ea01 0305 	and.w	r3, r1, r5
 80032c4:	493d      	ldr	r1, [pc, #244]	; (80033bc <HAL_RCC_GetSysClockFreq+0x168>)
 80032c6:	fb01 f003 	mul.w	r0, r1, r3
 80032ca:	2100      	movs	r1, #0
 80032cc:	fb01 f102 	mul.w	r1, r1, r2
 80032d0:	1844      	adds	r4, r0, r1
 80032d2:	493a      	ldr	r1, [pc, #232]	; (80033bc <HAL_RCC_GetSysClockFreq+0x168>)
 80032d4:	fba2 0101 	umull	r0, r1, r2, r1
 80032d8:	1863      	adds	r3, r4, r1
 80032da:	4619      	mov	r1, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	461a      	mov	r2, r3
 80032e0:	f04f 0300 	mov.w	r3, #0
 80032e4:	f7fc ffcc 	bl	8000280 <__aeabi_uldivmod>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4613      	mov	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	e04a      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032f2:	4b30      	ldr	r3, [pc, #192]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	099b      	lsrs	r3, r3, #6
 80032f8:	461a      	mov	r2, r3
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003302:	f04f 0100 	mov.w	r1, #0
 8003306:	ea02 0400 	and.w	r4, r2, r0
 800330a:	ea03 0501 	and.w	r5, r3, r1
 800330e:	4620      	mov	r0, r4
 8003310:	4629      	mov	r1, r5
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	014b      	lsls	r3, r1, #5
 800331c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003320:	0142      	lsls	r2, r0, #5
 8003322:	4610      	mov	r0, r2
 8003324:	4619      	mov	r1, r3
 8003326:	1b00      	subs	r0, r0, r4
 8003328:	eb61 0105 	sbc.w	r1, r1, r5
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	018b      	lsls	r3, r1, #6
 8003336:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800333a:	0182      	lsls	r2, r0, #6
 800333c:	1a12      	subs	r2, r2, r0
 800333e:	eb63 0301 	sbc.w	r3, r3, r1
 8003342:	f04f 0000 	mov.w	r0, #0
 8003346:	f04f 0100 	mov.w	r1, #0
 800334a:	00d9      	lsls	r1, r3, #3
 800334c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003350:	00d0      	lsls	r0, r2, #3
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	1912      	adds	r2, r2, r4
 8003358:	eb45 0303 	adc.w	r3, r5, r3
 800335c:	f04f 0000 	mov.w	r0, #0
 8003360:	f04f 0100 	mov.w	r1, #0
 8003364:	0299      	lsls	r1, r3, #10
 8003366:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800336a:	0290      	lsls	r0, r2, #10
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	461a      	mov	r2, r3
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	f7fc ff80 	bl	8000280 <__aeabi_uldivmod>
 8003380:	4602      	mov	r2, r0
 8003382:	460b      	mov	r3, r1
 8003384:	4613      	mov	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003388:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	0c1b      	lsrs	r3, r3, #16
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	3301      	adds	r3, #1
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a0:	60bb      	str	r3, [r7, #8]
      break;
 80033a2:	e002      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033a4:	4b04      	ldr	r3, [pc, #16]	; (80033b8 <HAL_RCC_GetSysClockFreq+0x164>)
 80033a6:	60bb      	str	r3, [r7, #8]
      break;
 80033a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033aa:	68bb      	ldr	r3, [r7, #8]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bdb0      	pop	{r4, r5, r7, pc}
 80033b4:	40023800 	.word	0x40023800
 80033b8:	00f42400 	.word	0x00f42400
 80033bc:	017d7840 	.word	0x017d7840

080033c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033c4:	4b03      	ldr	r3, [pc, #12]	; (80033d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20000000 	.word	0x20000000

080033d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033dc:	f7ff fff0 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 80033e0:	4602      	mov	r2, r0
 80033e2:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0a9b      	lsrs	r3, r3, #10
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	4903      	ldr	r1, [pc, #12]	; (80033fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033ee:	5ccb      	ldrb	r3, [r1, r3]
 80033f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40023800 	.word	0x40023800
 80033fc:	08008d94 	.word	0x08008d94

08003400 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003404:	f7ff ffdc 	bl	80033c0 <HAL_RCC_GetHCLKFreq>
 8003408:	4602      	mov	r2, r0
 800340a:	4b05      	ldr	r3, [pc, #20]	; (8003420 <HAL_RCC_GetPCLK2Freq+0x20>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	0b5b      	lsrs	r3, r3, #13
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	4903      	ldr	r1, [pc, #12]	; (8003424 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003416:	5ccb      	ldrb	r3, [r1, r3]
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40023800 	.word	0x40023800
 8003424:	08008d94 	.word	0x08008d94

08003428 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003430:	2300      	movs	r3, #0
 8003432:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d105      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800344c:	2b00      	cmp	r3, #0
 800344e:	d038      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003450:	4b68      	ldr	r3, [pc, #416]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003452:	2200      	movs	r2, #0
 8003454:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003456:	f7fd fe91 	bl	800117c <HAL_GetTick>
 800345a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800345c:	e008      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800345e:	f7fd fe8d 	bl	800117c <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d901      	bls.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e0bd      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003470:	4b61      	ldr	r3, [pc, #388]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1f0      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	019b      	lsls	r3, r3, #6
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	071b      	lsls	r3, r3, #28
 800348e:	495a      	ldr	r1, [pc, #360]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003496:	4b57      	ldr	r3, [pc, #348]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003498:	2201      	movs	r2, #1
 800349a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800349c:	f7fd fe6e 	bl	800117c <HAL_GetTick>
 80034a0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034a2:	e008      	b.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80034a4:	f7fd fe6a 	bl	800117c <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e09a      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034b6:	4b50      	ldr	r3, [pc, #320]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f0      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 8083 	beq.w	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034d0:	2300      	movs	r3, #0
 80034d2:	60fb      	str	r3, [r7, #12]
 80034d4:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	4a47      	ldr	r2, [pc, #284]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034de:	6413      	str	r3, [r2, #64]	; 0x40
 80034e0:	4b45      	ldr	r3, [pc, #276]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80034ec:	4b43      	ldr	r3, [pc, #268]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a42      	ldr	r2, [pc, #264]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034f8:	f7fd fe40 	bl	800117c <HAL_GetTick>
 80034fc:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80034fe:	e008      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003500:	f7fd fe3c 	bl	800117c <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d901      	bls.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e06c      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003512:	4b3a      	ldr	r3, [pc, #232]	; (80035fc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800351e:	4b36      	ldr	r3, [pc, #216]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003526:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d02f      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x166>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	429a      	cmp	r2, r3
 800353a:	d028      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800353c:	4b2e      	ldr	r3, [pc, #184]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800353e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003544:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003546:	4b2e      	ldr	r3, [pc, #184]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003548:	2201      	movs	r2, #1
 800354a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800354c:	4b2c      	ldr	r3, [pc, #176]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003552:	4a29      	ldr	r2, [pc, #164]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003558:	4b27      	ldr	r3, [pc, #156]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b01      	cmp	r3, #1
 8003562:	d114      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003564:	f7fd fe0a 	bl	800117c <HAL_GetTick>
 8003568:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356a:	e00a      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7fd fe06 	bl	800117c <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	; 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d901      	bls.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e034      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003582:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0ee      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003596:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800359a:	d10d      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800359c:	4b16      	ldr	r3, [pc, #88]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80035ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035b0:	4911      	ldr	r1, [pc, #68]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	608b      	str	r3, [r1, #8]
 80035b6:	e005      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80035b8:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	4a0e      	ldr	r2, [pc, #56]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035be:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035c2:	6093      	str	r3, [r2, #8]
 80035c4:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d0:	4909      	ldr	r1, [pc, #36]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	7d1a      	ldrb	r2, [r3, #20]
 80035e6:	4b07      	ldr	r3, [pc, #28]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80035e8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	42470068 	.word	0x42470068
 80035f8:	40023800 	.word	0x40023800
 80035fc:	40007000 	.word	0x40007000
 8003600:	42470e40 	.word	0x42470e40
 8003604:	424711e0 	.word	0x424711e0

08003608 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e083      	b.n	8003722 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	7f5b      	ldrb	r3, [r3, #29]
 800361e:	b2db      	uxtb	r3, r3
 8003620:	2b00      	cmp	r3, #0
 8003622:	d105      	bne.n	8003630 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fd fb42 	bl	8000cb4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	22ca      	movs	r2, #202	; 0xca
 800363c:	625a      	str	r2, [r3, #36]	; 0x24
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2253      	movs	r2, #83	; 0x53
 8003644:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f897 	bl	800377a <RTC_EnterInitMode>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d008      	beq.n	8003664 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	22ff      	movs	r2, #255	; 0xff
 8003658:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2204      	movs	r2, #4
 800365e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e05e      	b.n	8003722 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6812      	ldr	r2, [r2, #0]
 800366e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003672:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003676:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6899      	ldr	r1, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	68d2      	ldr	r2, [r2, #12]
 800369e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6919      	ldr	r1, [r3, #16]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	041a      	lsls	r2, r3, #16
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68da      	ldr	r2, [r3, #12]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036c2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 0320 	and.w	r3, r3, #32
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10e      	bne.n	80036f0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f829 	bl	800372a <HAL_RTC_WaitForSynchro>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d008      	beq.n	80036f0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	22ff      	movs	r2, #255	; 0xff
 80036e4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2204      	movs	r2, #4
 80036ea:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e018      	b.n	8003722 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036fe:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699a      	ldr	r2, [r3, #24]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	22ff      	movs	r2, #255	; 0xff
 8003718:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b084      	sub	sp, #16
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003744:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003746:	f7fd fd19 	bl	800117c <HAL_GetTick>
 800374a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800374c:	e009      	b.n	8003762 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800374e:	f7fd fd15 	bl	800117c <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800375c:	d901      	bls.n	8003762 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e007      	b.n	8003772 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0320 	and.w	r3, r3, #32
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0ee      	beq.n	800374e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	d119      	bne.n	80037c8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f04f 32ff 	mov.w	r2, #4294967295
 800379c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800379e:	f7fd fced 	bl	800117c <HAL_GetTick>
 80037a2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80037a4:	e009      	b.n	80037ba <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80037a6:	f7fd fce9 	bl	800117c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037b4:	d901      	bls.n	80037ba <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e007      	b.n	80037ca <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0ee      	beq.n	80037a6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3710      	adds	r7, #16
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b087      	sub	sp, #28
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	60f8      	str	r0, [r7, #12]
 80037da:	60b9      	str	r1, [r7, #8]
 80037dc:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3350      	adds	r3, #80	; 0x50
 80037e8:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4413      	add	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	601a      	str	r2, [r3, #0]
}
 80037fa:	bf00      	nop
 80037fc:	371c      	adds	r7, #28
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3350      	adds	r3, #80	; 0x50
 800381a:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	4413      	add	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b082      	sub	sp, #8
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d101      	bne.n	8003848 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e03f      	b.n	80038c8 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d106      	bne.n	8003862 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7fd fb8d 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2224      	movs	r2, #36	; 0x24
 8003866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68da      	ldr	r2, [r3, #12]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003878:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 fdd0 	bl	8004420 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800388e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	695a      	ldr	r2, [r3, #20]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800389e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038ae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	; 0x28
 80038d4:	af02      	add	r7, sp, #8
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b20      	cmp	r3, #32
 80038ee:	d17c      	bne.n	80039ea <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_UART_Transmit+0x2c>
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e075      	b.n	80039ec <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_UART_Transmit+0x3e>
 800390a:	2302      	movs	r3, #2
 800390c:	e06e      	b.n	80039ec <HAL_UART_Transmit+0x11c>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2221      	movs	r2, #33	; 0x21
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003924:	f7fd fc2a 	bl	800117c <HAL_GetTick>
 8003928:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	88fa      	ldrh	r2, [r7, #6]
 800392e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	88fa      	ldrh	r2, [r7, #6]
 8003934:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800393e:	d108      	bne.n	8003952 <HAL_UART_Transmit+0x82>
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d104      	bne.n	8003952 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003948:	2300      	movs	r3, #0
 800394a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	61bb      	str	r3, [r7, #24]
 8003950:	e003      	b.n	800395a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003962:	e02a      	b.n	80039ba <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2200      	movs	r2, #0
 800396c:	2180      	movs	r1, #128	; 0x80
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fb14 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e036      	b.n	80039ec <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003992:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	3302      	adds	r3, #2
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	e007      	b.n	80039ac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	781a      	ldrb	r2, [r3, #0]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3301      	adds	r3, #1
 80039aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039be:	b29b      	uxth	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1cf      	bne.n	8003964 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2200      	movs	r2, #0
 80039cc:	2140      	movs	r1, #64	; 0x40
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fae4 	bl	8003f9c <UART_WaitOnFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e006      	b.n	80039ec <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2220      	movs	r2, #32
 80039e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80039e6:	2300      	movs	r3, #0
 80039e8:	e000      	b.n	80039ec <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80039ea:	2302      	movs	r3, #2
  }
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3720      	adds	r7, #32
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	4613      	mov	r3, r2
 8003a00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b20      	cmp	r3, #32
 8003a0c:	d11d      	bne.n	8003a4a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <HAL_UART_Receive_IT+0x26>
 8003a14:	88fb      	ldrh	r3, [r7, #6]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e016      	b.n	8003a4c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d101      	bne.n	8003a2c <HAL_UART_Receive_IT+0x38>
 8003a28:	2302      	movs	r3, #2
 8003a2a:	e00f      	b.n	8003a4c <HAL_UART_Receive_IT+0x58>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68b9      	ldr	r1, [r7, #8]
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f000 fb19 	bl	8004078 <UART_Start_Receive_IT>
 8003a46:	4603      	mov	r3, r0
 8003a48:	e000      	b.n	8003a4c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003a4a:	2302      	movs	r3, #2
  }
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3710      	adds	r7, #16
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b0ba      	sub	sp, #232	; 0xe8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003a92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10f      	bne.n	8003aba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d009      	beq.n	8003aba <HAL_UART_IRQHandler+0x66>
 8003aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fbf9 	bl	80042aa <UART_Receive_IT>
      return;
 8003ab8:	e256      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003aba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 80de 	beq.w	8003c80 <HAL_UART_IRQHandler+0x22c>
 8003ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ad4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 80d1 	beq.w	8003c80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00b      	beq.n	8003b02 <HAL_UART_IRQHandler+0xae>
 8003aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d005      	beq.n	8003b02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	f043 0201 	orr.w	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00b      	beq.n	8003b26 <HAL_UART_IRQHandler+0xd2>
 8003b0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d005      	beq.n	8003b26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	f043 0202 	orr.w	r2, r3, #2
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00b      	beq.n	8003b4a <HAL_UART_IRQHandler+0xf6>
 8003b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	f043 0204 	orr.w	r2, r3, #4
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d011      	beq.n	8003b7a <HAL_UART_IRQHandler+0x126>
 8003b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d105      	bne.n	8003b6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d005      	beq.n	8003b7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	f043 0208 	orr.w	r2, r3, #8
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 81ed 	beq.w	8003f5e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x14e>
 8003b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b94:	f003 0320 	and.w	r3, r3, #32
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fb84 	bl	80042aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bac:	2b40      	cmp	r3, #64	; 0x40
 8003bae:	bf0c      	ite	eq
 8003bb0:	2301      	moveq	r3, #1
 8003bb2:	2300      	movne	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d103      	bne.n	8003bce <HAL_UART_IRQHandler+0x17a>
 8003bc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d04f      	beq.n	8003c6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fa8c 	bl	80040ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bde:	2b40      	cmp	r3, #64	; 0x40
 8003be0:	d141      	bne.n	8003c66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3314      	adds	r3, #20
 8003be8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003bf0:	e853 3f00 	ldrex	r3, [r3]
 8003bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003bfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	3314      	adds	r3, #20
 8003c0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c1e:	e841 2300 	strex	r3, r2, [r1]
 8003c22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1d9      	bne.n	8003be2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d013      	beq.n	8003c5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c3a:	4a7d      	ldr	r2, [pc, #500]	; (8003e30 <HAL_UART_IRQHandler+0x3dc>)
 8003c3c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fd fc4b 	bl	80014de <HAL_DMA_Abort_IT>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c58:	4610      	mov	r0, r2
 8003c5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5c:	e00e      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fd f962 	bl	8000f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c64:	e00a      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7fd f95e 	bl	8000f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c6c:	e006      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fd f95a 	bl	8000f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003c7a:	e170      	b.n	8003f5e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c7c:	bf00      	nop
    return;
 8003c7e:	e16e      	b.n	8003f5e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	f040 814a 	bne.w	8003f1e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8143 	beq.w	8003f1e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 813c 	beq.w	8003f1e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60bb      	str	r3, [r7, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc6:	2b40      	cmp	r3, #64	; 0x40
 8003cc8:	f040 80b4 	bne.w	8003e34 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8140 	beq.w	8003f62 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003cea:	429a      	cmp	r2, r3
 8003cec:	f080 8139 	bcs.w	8003f62 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003cf6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d02:	f000 8088 	beq.w	8003e16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	330c      	adds	r3, #12
 8003d0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d10:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d14:	e853 3f00 	ldrex	r3, [r3]
 8003d18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	330c      	adds	r3, #12
 8003d2e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003d32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d3e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d42:	e841 2300 	strex	r3, r2, [r1]
 8003d46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1d9      	bne.n	8003d06 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3314      	adds	r3, #20
 8003d58:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d5c:	e853 3f00 	ldrex	r3, [r3]
 8003d60:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d64:	f023 0301 	bic.w	r3, r3, #1
 8003d68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3314      	adds	r3, #20
 8003d72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d76:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d7a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003d82:	e841 2300 	strex	r3, r2, [r1]
 8003d86:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1e1      	bne.n	8003d52 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3314      	adds	r3, #20
 8003d94:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003da4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3314      	adds	r3, #20
 8003dae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003db2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003db4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003db8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003dc0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e3      	bne.n	8003d8e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2220      	movs	r2, #32
 8003dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	330c      	adds	r3, #12
 8003dda:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dde:	e853 3f00 	ldrex	r3, [r3]
 8003de2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003de4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003de6:	f023 0310 	bic.w	r3, r3, #16
 8003dea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	330c      	adds	r3, #12
 8003df4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003df8:	65ba      	str	r2, [r7, #88]	; 0x58
 8003dfa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003dfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e00:	e841 2300 	strex	r3, r2, [r1]
 8003e04:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e3      	bne.n	8003dd4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7fd faf4 	bl	80013fe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f8ac 	bl	8003f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e2c:	e099      	b.n	8003f62 <HAL_UART_IRQHandler+0x50e>
 8003e2e:	bf00      	nop
 8003e30:	080041b3 	.word	0x080041b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 808b 	beq.w	8003f66 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003e50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8086 	beq.w	8003f66 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	330c      	adds	r3, #12
 8003e60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003e7e:	647a      	str	r2, [r7, #68]	; 0x44
 8003e80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e86:	e841 2300 	strex	r3, r2, [r1]
 8003e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1e3      	bne.n	8003e5a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	3314      	adds	r3, #20
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	e853 3f00 	ldrex	r3, [r3]
 8003ea0:	623b      	str	r3, [r7, #32]
   return(result);
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3314      	adds	r3, #20
 8003eb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003eb6:	633a      	str	r2, [r7, #48]	; 0x30
 8003eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ebe:	e841 2300 	strex	r3, r2, [r1]
 8003ec2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1e3      	bne.n	8003e92 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	330c      	adds	r3, #12
 8003ede:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	e853 3f00 	ldrex	r3, [r3]
 8003ee6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0310 	bic.w	r3, r3, #16
 8003eee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	330c      	adds	r3, #12
 8003ef8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003efc:	61fa      	str	r2, [r7, #28]
 8003efe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	69b9      	ldr	r1, [r7, #24]
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	617b      	str	r3, [r7, #20]
   return(result);
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e3      	bne.n	8003ed8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f14:	4619      	mov	r1, r3
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f834 	bl	8003f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f1c:	e023      	b.n	8003f66 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d009      	beq.n	8003f3e <HAL_UART_IRQHandler+0x4ea>
 8003f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f94f 	bl	80041da <UART_Transmit_IT>
    return;
 8003f3c:	e014      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00e      	beq.n	8003f68 <HAL_UART_IRQHandler+0x514>
 8003f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d008      	beq.n	8003f68 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f98f 	bl	800427a <UART_EndTransmit_IT>
    return;
 8003f5c:	e004      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
    return;
 8003f5e:	bf00      	nop
 8003f60:	e002      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
      return;
 8003f62:	bf00      	nop
 8003f64:	e000      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
      return;
 8003f66:	bf00      	nop
  }
}
 8003f68:	37e8      	adds	r7, #232	; 0xe8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop

08003f70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr

08003f9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b090      	sub	sp, #64	; 0x40
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	603b      	str	r3, [r7, #0]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fac:	e050      	b.n	8004050 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb4:	d04c      	beq.n	8004050 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d007      	beq.n	8003fcc <UART_WaitOnFlagUntilTimeout+0x30>
 8003fbc:	f7fd f8de 	bl	800117c <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d241      	bcs.n	8004050 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	330c      	adds	r3, #12
 8003fd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd6:	e853 3f00 	ldrex	r3, [r3]
 8003fda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	330c      	adds	r3, #12
 8003fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fec:	637a      	str	r2, [r7, #52]	; 0x34
 8003fee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003ff2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ff4:	e841 2300 	strex	r3, r2, [r1]
 8003ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e5      	bne.n	8003fcc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	3314      	adds	r3, #20
 8004006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	e853 3f00 	ldrex	r3, [r3]
 800400e:	613b      	str	r3, [r7, #16]
   return(result);
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f023 0301 	bic.w	r3, r3, #1
 8004016:	63bb      	str	r3, [r7, #56]	; 0x38
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	3314      	adds	r3, #20
 800401e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004020:	623a      	str	r2, [r7, #32]
 8004022:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004024:	69f9      	ldr	r1, [r7, #28]
 8004026:	6a3a      	ldr	r2, [r7, #32]
 8004028:	e841 2300 	strex	r3, r2, [r1]
 800402c:	61bb      	str	r3, [r7, #24]
   return(result);
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1e5      	bne.n	8004000 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e00f      	b.n	8004070 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	4013      	ands	r3, r2
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	429a      	cmp	r2, r3
 800405e:	bf0c      	ite	eq
 8004060:	2301      	moveq	r3, #1
 8004062:	2300      	movne	r3, #0
 8004064:	b2db      	uxtb	r3, r3
 8004066:	461a      	mov	r2, r3
 8004068:	79fb      	ldrb	r3, [r7, #7]
 800406a:	429a      	cmp	r2, r3
 800406c:	d09f      	beq.n	8003fae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3740      	adds	r7, #64	; 0x40
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	4613      	mov	r3, r2
 8004084:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	68ba      	ldr	r2, [r7, #8]
 800408a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	88fa      	ldrh	r2, [r7, #6]
 8004090:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	88fa      	ldrh	r2, [r7, #6]
 8004096:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2222      	movs	r2, #34	; 0x22
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040bc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0201 	orr.w	r2, r2, #1
 80040cc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68da      	ldr	r2, [r3, #12]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0220 	orr.w	r2, r2, #32
 80040dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b095      	sub	sp, #84	; 0x54
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	330c      	adds	r3, #12
 80040fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004106:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800410a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	330c      	adds	r3, #12
 8004112:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004114:	643a      	str	r2, [r7, #64]	; 0x40
 8004116:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800411a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800411c:	e841 2300 	strex	r3, r2, [r1]
 8004120:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1e5      	bne.n	80040f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3314      	adds	r3, #20
 800412e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	e853 3f00 	ldrex	r3, [r3]
 8004136:	61fb      	str	r3, [r7, #28]
   return(result);
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f023 0301 	bic.w	r3, r3, #1
 800413e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3314      	adds	r3, #20
 8004146:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004148:	62fa      	str	r2, [r7, #44]	; 0x2c
 800414a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800414e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004150:	e841 2300 	strex	r3, r2, [r1]
 8004154:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1e5      	bne.n	8004128 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004160:	2b01      	cmp	r3, #1
 8004162:	d119      	bne.n	8004198 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	e853 3f00 	ldrex	r3, [r3]
 8004172:	60bb      	str	r3, [r7, #8]
   return(result);
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f023 0310 	bic.w	r3, r3, #16
 800417a:	647b      	str	r3, [r7, #68]	; 0x44
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	330c      	adds	r3, #12
 8004182:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004184:	61ba      	str	r2, [r7, #24]
 8004186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004188:	6979      	ldr	r1, [r7, #20]
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	e841 2300 	strex	r3, r2, [r1]
 8004190:	613b      	str	r3, [r7, #16]
   return(result);
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e5      	bne.n	8004164 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041a6:	bf00      	nop
 80041a8:	3754      	adds	r7, #84	; 0x54
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr

080041b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f7fc feab 	bl	8000f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041d2:	bf00      	nop
 80041d4:	3710      	adds	r7, #16
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80041da:	b480      	push	{r7}
 80041dc:	b085      	sub	sp, #20
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b21      	cmp	r3, #33	; 0x21
 80041ec:	d13e      	bne.n	800426c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041f6:	d114      	bne.n	8004222 <UART_Transmit_IT+0x48>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d110      	bne.n	8004222 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	881b      	ldrh	r3, [r3, #0]
 800420a:	461a      	mov	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004214:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	1c9a      	adds	r2, r3, #2
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	621a      	str	r2, [r3, #32]
 8004220:	e008      	b.n	8004234 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	1c59      	adds	r1, r3, #1
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6211      	str	r1, [r2, #32]
 800422c:	781a      	ldrb	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b01      	subs	r3, #1
 800423c:	b29b      	uxth	r3, r3
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	4619      	mov	r1, r3
 8004242:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10f      	bne.n	8004268 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004256:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004266:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004268:	2300      	movs	r3, #0
 800426a:	e000      	b.n	800426e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800426c:	2302      	movs	r3, #2
  }
}
 800426e:	4618      	mov	r0, r3
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b082      	sub	sp, #8
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004290:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7ff fe68 	bl	8003f70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b08c      	sub	sp, #48	; 0x30
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b22      	cmp	r3, #34	; 0x22
 80042bc:	f040 80ab 	bne.w	8004416 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042c8:	d117      	bne.n	80042fa <UART_Receive_IT+0x50>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d113      	bne.n	80042fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80042d2:	2300      	movs	r3, #0
 80042d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042da:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f2:	1c9a      	adds	r2, r3, #2
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	629a      	str	r2, [r3, #40]	; 0x28
 80042f8:	e026      	b.n	8004348 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004300:	2300      	movs	r3, #0
 8004302:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430c:	d007      	beq.n	800431e <UART_Receive_IT+0x74>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10a      	bne.n	800432c <UART_Receive_IT+0x82>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d106      	bne.n	800432c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	b2da      	uxtb	r2, r3
 8004326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004328:	701a      	strb	r2, [r3, #0]
 800432a:	e008      	b.n	800433e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	b2db      	uxtb	r3, r3
 8004334:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004338:	b2da      	uxtb	r2, r3
 800433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004342:	1c5a      	adds	r2, r3, #1
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800434c:	b29b      	uxth	r3, r3
 800434e:	3b01      	subs	r3, #1
 8004350:	b29b      	uxth	r3, r3
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	4619      	mov	r1, r3
 8004356:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004358:	2b00      	cmp	r3, #0
 800435a:	d15a      	bne.n	8004412 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0220 	bic.w	r2, r2, #32
 800436a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800437a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0201 	bic.w	r2, r2, #1
 800438a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004398:	2b01      	cmp	r3, #1
 800439a:	d135      	bne.n	8004408 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	330c      	adds	r3, #12
 80043a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	e853 3f00 	ldrex	r3, [r3]
 80043b0:	613b      	str	r3, [r7, #16]
   return(result);
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	f023 0310 	bic.w	r3, r3, #16
 80043b8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	330c      	adds	r3, #12
 80043c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c2:	623a      	str	r2, [r7, #32]
 80043c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c6:	69f9      	ldr	r1, [r7, #28]
 80043c8:	6a3a      	ldr	r2, [r7, #32]
 80043ca:	e841 2300 	strex	r3, r2, [r1]
 80043ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1e5      	bne.n	80043a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0310 	and.w	r3, r3, #16
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d10a      	bne.n	80043fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60fb      	str	r3, [r7, #12]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80043fe:	4619      	mov	r1, r3
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7ff fdbf 	bl	8003f84 <HAL_UARTEx_RxEventCallback>
 8004406:	e002      	b.n	800440e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7fc fd97 	bl	8000f3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	e002      	b.n	8004418 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	e000      	b.n	8004418 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004416:	2302      	movs	r3, #2
  }
}
 8004418:	4618      	mov	r0, r3
 800441a:	3730      	adds	r7, #48	; 0x30
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004424:	b09f      	sub	sp, #124	; 0x7c
 8004426:	af00      	add	r7, sp, #0
 8004428:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800442a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004436:	68d9      	ldr	r1, [r3, #12]
 8004438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	ea40 0301 	orr.w	r3, r0, r1
 8004440:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	431a      	orrs	r2, r3
 800444c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	431a      	orrs	r2, r3
 8004452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	4313      	orrs	r3, r2
 8004458:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800445a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004464:	f021 010c 	bic.w	r1, r1, #12
 8004468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800446e:	430b      	orrs	r3, r1
 8004470:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004472:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800447c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800447e:	6999      	ldr	r1, [r3, #24]
 8004480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	ea40 0301 	orr.w	r3, r0, r1
 8004488:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800448a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4bc5      	ldr	r3, [pc, #788]	; (80047a4 <UART_SetConfig+0x384>)
 8004490:	429a      	cmp	r2, r3
 8004492:	d004      	beq.n	800449e <UART_SetConfig+0x7e>
 8004494:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	4bc3      	ldr	r3, [pc, #780]	; (80047a8 <UART_SetConfig+0x388>)
 800449a:	429a      	cmp	r2, r3
 800449c:	d103      	bne.n	80044a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800449e:	f7fe ffaf 	bl	8003400 <HAL_RCC_GetPCLK2Freq>
 80044a2:	6778      	str	r0, [r7, #116]	; 0x74
 80044a4:	e002      	b.n	80044ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044a6:	f7fe ff97 	bl	80033d8 <HAL_RCC_GetPCLK1Freq>
 80044aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044b4:	f040 80b6 	bne.w	8004624 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044ba:	461c      	mov	r4, r3
 80044bc:	f04f 0500 	mov.w	r5, #0
 80044c0:	4622      	mov	r2, r4
 80044c2:	462b      	mov	r3, r5
 80044c4:	1891      	adds	r1, r2, r2
 80044c6:	6439      	str	r1, [r7, #64]	; 0x40
 80044c8:	415b      	adcs	r3, r3
 80044ca:	647b      	str	r3, [r7, #68]	; 0x44
 80044cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044d0:	1912      	adds	r2, r2, r4
 80044d2:	eb45 0303 	adc.w	r3, r5, r3
 80044d6:	f04f 0000 	mov.w	r0, #0
 80044da:	f04f 0100 	mov.w	r1, #0
 80044de:	00d9      	lsls	r1, r3, #3
 80044e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80044e4:	00d0      	lsls	r0, r2, #3
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	1911      	adds	r1, r2, r4
 80044ec:	6639      	str	r1, [r7, #96]	; 0x60
 80044ee:	416b      	adcs	r3, r5
 80044f0:	667b      	str	r3, [r7, #100]	; 0x64
 80044f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	461a      	mov	r2, r3
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	1891      	adds	r1, r2, r2
 80044fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8004500:	415b      	adcs	r3, r3
 8004502:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004504:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004508:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800450c:	f7fb feb8 	bl	8000280 <__aeabi_uldivmod>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4ba5      	ldr	r3, [pc, #660]	; (80047ac <UART_SetConfig+0x38c>)
 8004516:	fba3 2302 	umull	r2, r3, r3, r2
 800451a:	095b      	lsrs	r3, r3, #5
 800451c:	011e      	lsls	r6, r3, #4
 800451e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004520:	461c      	mov	r4, r3
 8004522:	f04f 0500 	mov.w	r5, #0
 8004526:	4622      	mov	r2, r4
 8004528:	462b      	mov	r3, r5
 800452a:	1891      	adds	r1, r2, r2
 800452c:	6339      	str	r1, [r7, #48]	; 0x30
 800452e:	415b      	adcs	r3, r3
 8004530:	637b      	str	r3, [r7, #52]	; 0x34
 8004532:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004536:	1912      	adds	r2, r2, r4
 8004538:	eb45 0303 	adc.w	r3, r5, r3
 800453c:	f04f 0000 	mov.w	r0, #0
 8004540:	f04f 0100 	mov.w	r1, #0
 8004544:	00d9      	lsls	r1, r3, #3
 8004546:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800454a:	00d0      	lsls	r0, r2, #3
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	1911      	adds	r1, r2, r4
 8004552:	65b9      	str	r1, [r7, #88]	; 0x58
 8004554:	416b      	adcs	r3, r5
 8004556:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	461a      	mov	r2, r3
 800455e:	f04f 0300 	mov.w	r3, #0
 8004562:	1891      	adds	r1, r2, r2
 8004564:	62b9      	str	r1, [r7, #40]	; 0x28
 8004566:	415b      	adcs	r3, r3
 8004568:	62fb      	str	r3, [r7, #44]	; 0x2c
 800456a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800456e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004572:	f7fb fe85 	bl	8000280 <__aeabi_uldivmod>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4b8c      	ldr	r3, [pc, #560]	; (80047ac <UART_SetConfig+0x38c>)
 800457c:	fba3 1302 	umull	r1, r3, r3, r2
 8004580:	095b      	lsrs	r3, r3, #5
 8004582:	2164      	movs	r1, #100	; 0x64
 8004584:	fb01 f303 	mul.w	r3, r1, r3
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	3332      	adds	r3, #50	; 0x32
 800458e:	4a87      	ldr	r2, [pc, #540]	; (80047ac <UART_SetConfig+0x38c>)
 8004590:	fba2 2303 	umull	r2, r3, r2, r3
 8004594:	095b      	lsrs	r3, r3, #5
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800459c:	441e      	add	r6, r3
 800459e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045a0:	4618      	mov	r0, r3
 80045a2:	f04f 0100 	mov.w	r1, #0
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	1894      	adds	r4, r2, r2
 80045ac:	623c      	str	r4, [r7, #32]
 80045ae:	415b      	adcs	r3, r3
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
 80045b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045b6:	1812      	adds	r2, r2, r0
 80045b8:	eb41 0303 	adc.w	r3, r1, r3
 80045bc:	f04f 0400 	mov.w	r4, #0
 80045c0:	f04f 0500 	mov.w	r5, #0
 80045c4:	00dd      	lsls	r5, r3, #3
 80045c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80045ca:	00d4      	lsls	r4, r2, #3
 80045cc:	4622      	mov	r2, r4
 80045ce:	462b      	mov	r3, r5
 80045d0:	1814      	adds	r4, r2, r0
 80045d2:	653c      	str	r4, [r7, #80]	; 0x50
 80045d4:	414b      	adcs	r3, r1
 80045d6:	657b      	str	r3, [r7, #84]	; 0x54
 80045d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	461a      	mov	r2, r3
 80045de:	f04f 0300 	mov.w	r3, #0
 80045e2:	1891      	adds	r1, r2, r2
 80045e4:	61b9      	str	r1, [r7, #24]
 80045e6:	415b      	adcs	r3, r3
 80045e8:	61fb      	str	r3, [r7, #28]
 80045ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80045f2:	f7fb fe45 	bl	8000280 <__aeabi_uldivmod>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4b6c      	ldr	r3, [pc, #432]	; (80047ac <UART_SetConfig+0x38c>)
 80045fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004600:	095b      	lsrs	r3, r3, #5
 8004602:	2164      	movs	r1, #100	; 0x64
 8004604:	fb01 f303 	mul.w	r3, r1, r3
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	3332      	adds	r3, #50	; 0x32
 800460e:	4a67      	ldr	r2, [pc, #412]	; (80047ac <UART_SetConfig+0x38c>)
 8004610:	fba2 2303 	umull	r2, r3, r2, r3
 8004614:	095b      	lsrs	r3, r3, #5
 8004616:	f003 0207 	and.w	r2, r3, #7
 800461a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4432      	add	r2, r6
 8004620:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004622:	e0b9      	b.n	8004798 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004624:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004626:	461c      	mov	r4, r3
 8004628:	f04f 0500 	mov.w	r5, #0
 800462c:	4622      	mov	r2, r4
 800462e:	462b      	mov	r3, r5
 8004630:	1891      	adds	r1, r2, r2
 8004632:	6139      	str	r1, [r7, #16]
 8004634:	415b      	adcs	r3, r3
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800463c:	1912      	adds	r2, r2, r4
 800463e:	eb45 0303 	adc.w	r3, r5, r3
 8004642:	f04f 0000 	mov.w	r0, #0
 8004646:	f04f 0100 	mov.w	r1, #0
 800464a:	00d9      	lsls	r1, r3, #3
 800464c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004650:	00d0      	lsls	r0, r2, #3
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	eb12 0804 	adds.w	r8, r2, r4
 800465a:	eb43 0905 	adc.w	r9, r3, r5
 800465e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4618      	mov	r0, r3
 8004664:	f04f 0100 	mov.w	r1, #0
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	008b      	lsls	r3, r1, #2
 8004672:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004676:	0082      	lsls	r2, r0, #2
 8004678:	4640      	mov	r0, r8
 800467a:	4649      	mov	r1, r9
 800467c:	f7fb fe00 	bl	8000280 <__aeabi_uldivmod>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4b49      	ldr	r3, [pc, #292]	; (80047ac <UART_SetConfig+0x38c>)
 8004686:	fba3 2302 	umull	r2, r3, r3, r2
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	011e      	lsls	r6, r3, #4
 800468e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004690:	4618      	mov	r0, r3
 8004692:	f04f 0100 	mov.w	r1, #0
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	1894      	adds	r4, r2, r2
 800469c:	60bc      	str	r4, [r7, #8]
 800469e:	415b      	adcs	r3, r3
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046a6:	1812      	adds	r2, r2, r0
 80046a8:	eb41 0303 	adc.w	r3, r1, r3
 80046ac:	f04f 0400 	mov.w	r4, #0
 80046b0:	f04f 0500 	mov.w	r5, #0
 80046b4:	00dd      	lsls	r5, r3, #3
 80046b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80046ba:	00d4      	lsls	r4, r2, #3
 80046bc:	4622      	mov	r2, r4
 80046be:	462b      	mov	r3, r5
 80046c0:	1814      	adds	r4, r2, r0
 80046c2:	64bc      	str	r4, [r7, #72]	; 0x48
 80046c4:	414b      	adcs	r3, r1
 80046c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f04f 0100 	mov.w	r1, #0
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	008b      	lsls	r3, r1, #2
 80046dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046e0:	0082      	lsls	r2, r0, #2
 80046e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80046e6:	f7fb fdcb 	bl	8000280 <__aeabi_uldivmod>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4b2f      	ldr	r3, [pc, #188]	; (80047ac <UART_SetConfig+0x38c>)
 80046f0:	fba3 1302 	umull	r1, r3, r3, r2
 80046f4:	095b      	lsrs	r3, r3, #5
 80046f6:	2164      	movs	r1, #100	; 0x64
 80046f8:	fb01 f303 	mul.w	r3, r1, r3
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	3332      	adds	r3, #50	; 0x32
 8004702:	4a2a      	ldr	r2, [pc, #168]	; (80047ac <UART_SetConfig+0x38c>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	095b      	lsrs	r3, r3, #5
 800470a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800470e:	441e      	add	r6, r3
 8004710:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004712:	4618      	mov	r0, r3
 8004714:	f04f 0100 	mov.w	r1, #0
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	1894      	adds	r4, r2, r2
 800471e:	603c      	str	r4, [r7, #0]
 8004720:	415b      	adcs	r3, r3
 8004722:	607b      	str	r3, [r7, #4]
 8004724:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004728:	1812      	adds	r2, r2, r0
 800472a:	eb41 0303 	adc.w	r3, r1, r3
 800472e:	f04f 0400 	mov.w	r4, #0
 8004732:	f04f 0500 	mov.w	r5, #0
 8004736:	00dd      	lsls	r5, r3, #3
 8004738:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800473c:	00d4      	lsls	r4, r2, #3
 800473e:	4622      	mov	r2, r4
 8004740:	462b      	mov	r3, r5
 8004742:	eb12 0a00 	adds.w	sl, r2, r0
 8004746:	eb43 0b01 	adc.w	fp, r3, r1
 800474a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4618      	mov	r0, r3
 8004750:	f04f 0100 	mov.w	r1, #0
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	008b      	lsls	r3, r1, #2
 800475e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004762:	0082      	lsls	r2, r0, #2
 8004764:	4650      	mov	r0, sl
 8004766:	4659      	mov	r1, fp
 8004768:	f7fb fd8a 	bl	8000280 <__aeabi_uldivmod>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4b0e      	ldr	r3, [pc, #56]	; (80047ac <UART_SetConfig+0x38c>)
 8004772:	fba3 1302 	umull	r1, r3, r3, r2
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	2164      	movs	r1, #100	; 0x64
 800477a:	fb01 f303 	mul.w	r3, r1, r3
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	3332      	adds	r3, #50	; 0x32
 8004784:	4a09      	ldr	r2, [pc, #36]	; (80047ac <UART_SetConfig+0x38c>)
 8004786:	fba2 2303 	umull	r2, r3, r2, r3
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	f003 020f 	and.w	r2, r3, #15
 8004790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4432      	add	r2, r6
 8004796:	609a      	str	r2, [r3, #8]
}
 8004798:	bf00      	nop
 800479a:	377c      	adds	r7, #124	; 0x7c
 800479c:	46bd      	mov	sp, r7
 800479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a2:	bf00      	nop
 80047a4:	40011000 	.word	0x40011000
 80047a8:	40011400 	.word	0x40011400
 80047ac:	51eb851f 	.word	0x51eb851f

080047b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80047b0:	b084      	sub	sp, #16
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b084      	sub	sp, #16
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	f107 001c 	add.w	r0, r7, #28
 80047be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80047c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d122      	bne.n	800480e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80047dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80047f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d105      	bne.n	8004802 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f001 fb1c 	bl	8005e40 <USB_CoreReset>
 8004808:	4603      	mov	r3, r0
 800480a:	73fb      	strb	r3, [r7, #15]
 800480c:	e01a      	b.n	8004844 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f001 fb10 	bl	8005e40 <USB_CoreReset>
 8004820:	4603      	mov	r3, r0
 8004822:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d106      	bne.n	8004838 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	639a      	str	r2, [r3, #56]	; 0x38
 8004836:	e005      	b.n	8004844 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800483c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	2b01      	cmp	r3, #1
 8004848:	d10b      	bne.n	8004862 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f043 0206 	orr.w	r2, r3, #6
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f043 0220 	orr.w	r2, r3, #32
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004862:	7bfb      	ldrb	r3, [r7, #15]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800486e:	b004      	add	sp, #16
 8004870:	4770      	bx	lr
	...

08004874 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	4613      	mov	r3, r2
 8004880:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004882:	79fb      	ldrb	r3, [r7, #7]
 8004884:	2b02      	cmp	r3, #2
 8004886:	d165      	bne.n	8004954 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	4a41      	ldr	r2, [pc, #260]	; (8004990 <USB_SetTurnaroundTime+0x11c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d906      	bls.n	800489e <USB_SetTurnaroundTime+0x2a>
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4a40      	ldr	r2, [pc, #256]	; (8004994 <USB_SetTurnaroundTime+0x120>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d202      	bcs.n	800489e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004898:	230f      	movs	r3, #15
 800489a:	617b      	str	r3, [r7, #20]
 800489c:	e062      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	4a3c      	ldr	r2, [pc, #240]	; (8004994 <USB_SetTurnaroundTime+0x120>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d306      	bcc.n	80048b4 <USB_SetTurnaroundTime+0x40>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	4a3b      	ldr	r2, [pc, #236]	; (8004998 <USB_SetTurnaroundTime+0x124>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d202      	bcs.n	80048b4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80048ae:	230e      	movs	r3, #14
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	e057      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	4a38      	ldr	r2, [pc, #224]	; (8004998 <USB_SetTurnaroundTime+0x124>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d306      	bcc.n	80048ca <USB_SetTurnaroundTime+0x56>
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	4a37      	ldr	r2, [pc, #220]	; (800499c <USB_SetTurnaroundTime+0x128>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d202      	bcs.n	80048ca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80048c4:	230d      	movs	r3, #13
 80048c6:	617b      	str	r3, [r7, #20]
 80048c8:	e04c      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	4a33      	ldr	r2, [pc, #204]	; (800499c <USB_SetTurnaroundTime+0x128>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d306      	bcc.n	80048e0 <USB_SetTurnaroundTime+0x6c>
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	4a32      	ldr	r2, [pc, #200]	; (80049a0 <USB_SetTurnaroundTime+0x12c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d802      	bhi.n	80048e0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80048da:	230c      	movs	r3, #12
 80048dc:	617b      	str	r3, [r7, #20]
 80048de:	e041      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4a2f      	ldr	r2, [pc, #188]	; (80049a0 <USB_SetTurnaroundTime+0x12c>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d906      	bls.n	80048f6 <USB_SetTurnaroundTime+0x82>
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4a2e      	ldr	r2, [pc, #184]	; (80049a4 <USB_SetTurnaroundTime+0x130>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d802      	bhi.n	80048f6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80048f0:	230b      	movs	r3, #11
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	e036      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	4a2a      	ldr	r2, [pc, #168]	; (80049a4 <USB_SetTurnaroundTime+0x130>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d906      	bls.n	800490c <USB_SetTurnaroundTime+0x98>
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	4a29      	ldr	r2, [pc, #164]	; (80049a8 <USB_SetTurnaroundTime+0x134>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d802      	bhi.n	800490c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004906:	230a      	movs	r3, #10
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	e02b      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4a26      	ldr	r2, [pc, #152]	; (80049a8 <USB_SetTurnaroundTime+0x134>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d906      	bls.n	8004922 <USB_SetTurnaroundTime+0xae>
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	4a25      	ldr	r2, [pc, #148]	; (80049ac <USB_SetTurnaroundTime+0x138>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d202      	bcs.n	8004922 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800491c:	2309      	movs	r3, #9
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	e020      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	4a21      	ldr	r2, [pc, #132]	; (80049ac <USB_SetTurnaroundTime+0x138>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d306      	bcc.n	8004938 <USB_SetTurnaroundTime+0xc4>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	4a20      	ldr	r2, [pc, #128]	; (80049b0 <USB_SetTurnaroundTime+0x13c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d802      	bhi.n	8004938 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004932:	2308      	movs	r3, #8
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	e015      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4a1d      	ldr	r2, [pc, #116]	; (80049b0 <USB_SetTurnaroundTime+0x13c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d906      	bls.n	800494e <USB_SetTurnaroundTime+0xda>
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	4a1c      	ldr	r2, [pc, #112]	; (80049b4 <USB_SetTurnaroundTime+0x140>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d202      	bcs.n	800494e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004948:	2307      	movs	r3, #7
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	e00a      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800494e:	2306      	movs	r3, #6
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	e007      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004954:	79fb      	ldrb	r3, [r7, #7]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d102      	bne.n	8004960 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800495a:	2309      	movs	r3, #9
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	e001      	b.n	8004964 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004960:	2309      	movs	r3, #9
 8004962:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	029b      	lsls	r3, r3, #10
 8004978:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800497c:	431a      	orrs	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	00d8acbf 	.word	0x00d8acbf
 8004994:	00e4e1c0 	.word	0x00e4e1c0
 8004998:	00f42400 	.word	0x00f42400
 800499c:	01067380 	.word	0x01067380
 80049a0:	011a499f 	.word	0x011a499f
 80049a4:	01312cff 	.word	0x01312cff
 80049a8:	014ca43f 	.word	0x014ca43f
 80049ac:	016e3600 	.word	0x016e3600
 80049b0:	01a6ab1f 	.word	0x01a6ab1f
 80049b4:	01e84800 	.word	0x01e84800

080049b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f043 0201 	orr.w	r2, r3, #1
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	f023 0201 	bic.w	r2, r3, #1
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	460b      	mov	r3, r1
 8004a06:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004a18:	78fb      	ldrb	r3, [r7, #3]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d115      	bne.n	8004a4a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a2a:	2001      	movs	r0, #1
 8004a2c:	f7fc fbb2 	bl	8001194 <HAL_Delay>
      ms++;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	3301      	adds	r3, #1
 8004a34:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f001 f972 	bl	8005d20 <USB_GetMode>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d01e      	beq.n	8004a80 <USB_SetCurrentMode+0x84>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b31      	cmp	r3, #49	; 0x31
 8004a46:	d9f0      	bls.n	8004a2a <USB_SetCurrentMode+0x2e>
 8004a48:	e01a      	b.n	8004a80 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d115      	bne.n	8004a7c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	f7fc fb99 	bl	8001194 <HAL_Delay>
      ms++;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	3301      	adds	r3, #1
 8004a66:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f001 f959 	bl	8005d20 <USB_GetMode>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d005      	beq.n	8004a80 <USB_SetCurrentMode+0x84>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2b31      	cmp	r3, #49	; 0x31
 8004a78:	d9f0      	bls.n	8004a5c <USB_SetCurrentMode+0x60>
 8004a7a:	e001      	b.n	8004a80 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e005      	b.n	8004a8c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2b32      	cmp	r3, #50	; 0x32
 8004a84:	d101      	bne.n	8004a8a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a94:	b084      	sub	sp, #16
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b086      	sub	sp, #24
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004aa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004aae:	2300      	movs	r3, #0
 8004ab0:	613b      	str	r3, [r7, #16]
 8004ab2:	e009      	b.n	8004ac8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	3340      	adds	r3, #64	; 0x40
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	2200      	movs	r2, #0
 8004ac0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	613b      	str	r3, [r7, #16]
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	2b0e      	cmp	r3, #14
 8004acc:	d9f2      	bls.n	8004ab4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004ace:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d11c      	bne.n	8004b0e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ae2:	f043 0302 	orr.w	r3, r3, #2
 8004ae6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b04:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	639a      	str	r2, [r3, #56]	; 0x38
 8004b0c:	e00b      	b.n	8004b26 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b12:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	2300      	movs	r3, #0
 8004b30:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b38:	4619      	mov	r1, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b40:	461a      	mov	r2, r3
 8004b42:	680b      	ldr	r3, [r1, #0]
 8004b44:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d10c      	bne.n	8004b66 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d104      	bne.n	8004b5c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004b52:	2100      	movs	r1, #0
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f945 	bl	8004de4 <USB_SetDevSpeed>
 8004b5a:	e008      	b.n	8004b6e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f940 	bl	8004de4 <USB_SetDevSpeed>
 8004b64:	e003      	b.n	8004b6e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004b66:	2103      	movs	r1, #3
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f93b 	bl	8004de4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004b6e:	2110      	movs	r1, #16
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f8f3 	bl	8004d5c <USB_FlushTxFifo>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f90f 	bl	8004da4 <USB_FlushRxFifo>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b96:	461a      	mov	r2, r3
 8004b98:	2300      	movs	r3, #0
 8004b9a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bae:	461a      	mov	r2, r3
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	613b      	str	r3, [r7, #16]
 8004bb8:	e043      	b.n	8004c42 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bcc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bd0:	d118      	bne.n	8004c04 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10a      	bne.n	8004bee <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be4:	461a      	mov	r2, r3
 8004be6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	e013      	b.n	8004c16 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	015a      	lsls	r2, r3, #5
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004c00:	6013      	str	r3, [r2, #0]
 8004c02:	e008      	b.n	8004c16 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c10:	461a      	mov	r2, r3
 8004c12:	2300      	movs	r3, #0
 8004c14:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	015a      	lsls	r2, r3, #5
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c22:	461a      	mov	r2, r3
 8004c24:	2300      	movs	r3, #0
 8004c26:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c34:	461a      	mov	r2, r3
 8004c36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004c3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d3b7      	bcc.n	8004bba <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	613b      	str	r3, [r7, #16]
 8004c4e:	e043      	b.n	8004cd8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	015a      	lsls	r2, r3, #5
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004c62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004c66:	d118      	bne.n	8004c9a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10a      	bne.n	8004c84 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	015a      	lsls	r2, r3, #5
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4413      	add	r3, r2
 8004c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	e013      	b.n	8004cac <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	015a      	lsls	r2, r3, #5
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c90:	461a      	mov	r2, r3
 8004c92:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004c96:	6013      	str	r3, [r2, #0]
 8004c98:	e008      	b.n	8004cac <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	015a      	lsls	r2, r3, #5
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	2300      	movs	r3, #0
 8004caa:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	015a      	lsls	r2, r3, #5
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cb8:	461a      	mov	r2, r3
 8004cba:	2300      	movs	r3, #0
 8004cbc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cca:	461a      	mov	r2, r3
 8004ccc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004cd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	613b      	str	r3, [r7, #16]
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d3b7      	bcc.n	8004c50 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cf2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004d00:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d105      	bne.n	8004d14 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f043 0210 	orr.w	r2, r3, #16
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	699a      	ldr	r2, [r3, #24]
 8004d18:	4b0f      	ldr	r3, [pc, #60]	; (8004d58 <USB_DevInit+0x2c4>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	f043 0208 	orr.w	r2, r3, #8
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d107      	bne.n	8004d48 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004d40:	f043 0304 	orr.w	r3, r3, #4
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3718      	adds	r7, #24
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d54:	b004      	add	sp, #16
 8004d56:	4770      	bx	lr
 8004d58:	803c3800 	.word	0x803c3800

08004d5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004d66:	2300      	movs	r3, #0
 8004d68:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	019b      	lsls	r3, r3, #6
 8004d6e:	f043 0220 	orr.w	r2, r3, #32
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	4a08      	ldr	r2, [pc, #32]	; (8004da0 <USB_FlushTxFifo+0x44>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d901      	bls.n	8004d86 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e006      	b.n	8004d94 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	f003 0320 	and.w	r3, r3, #32
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	d0f1      	beq.n	8004d76 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	00030d40 	.word	0x00030d40

08004da4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2210      	movs	r2, #16
 8004db4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3301      	adds	r3, #1
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	4a08      	ldr	r2, [pc, #32]	; (8004de0 <USB_FlushRxFifo+0x3c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d901      	bls.n	8004dc6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e006      	b.n	8004dd4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	f003 0310 	and.w	r3, r3, #16
 8004dce:	2b10      	cmp	r3, #16
 8004dd0:	d0f1      	beq.n	8004db6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	00030d40 	.word	0x00030d40

08004de4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	78fb      	ldrb	r3, [r7, #3]
 8004dfe:	68f9      	ldr	r1, [r7, #12]
 8004e00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e04:	4313      	orrs	r3, r2
 8004e06:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b087      	sub	sp, #28
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 0306 	and.w	r3, r3, #6
 8004e2e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d102      	bne.n	8004e3c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004e36:	2300      	movs	r3, #0
 8004e38:	75fb      	strb	r3, [r7, #23]
 8004e3a:	e00a      	b.n	8004e52 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d002      	beq.n	8004e48 <USB_GetDevSpeed+0x32>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b06      	cmp	r3, #6
 8004e46:	d102      	bne.n	8004e4e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004e48:	2302      	movs	r3, #2
 8004e4a:	75fb      	strb	r3, [r7, #23]
 8004e4c:	e001      	b.n	8004e52 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004e4e:	230f      	movs	r3, #15
 8004e50:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	785b      	ldrb	r3, [r3, #1]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d13a      	bne.n	8004ef2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e82:	69da      	ldr	r2, [r3, #28]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	f003 030f 	and.w	r3, r3, #15
 8004e8c:	2101      	movs	r1, #1
 8004e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	68f9      	ldr	r1, [r7, #12]
 8004e96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d155      	bne.n	8004f60 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	015a      	lsls	r2, r3, #5
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	78db      	ldrb	r3, [r3, #3]
 8004ece:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ed0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	059b      	lsls	r3, r3, #22
 8004ed6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	0151      	lsls	r1, r2, #5
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	440a      	add	r2, r1
 8004ee2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	e036      	b.n	8004f60 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef8:	69da      	ldr	r2, [r3, #28]
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	2101      	movs	r1, #1
 8004f04:	fa01 f303 	lsl.w	r3, r1, r3
 8004f08:	041b      	lsls	r3, r3, #16
 8004f0a:	68f9      	ldr	r1, [r7, #12]
 8004f0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f10:	4313      	orrs	r3, r2
 8004f12:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d11a      	bne.n	8004f60 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	78db      	ldrb	r3, [r3, #3]
 8004f44:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004f46:	430b      	orrs	r3, r1
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	0151      	lsls	r1, r2, #5
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	440a      	add	r2, r1
 8004f52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f5e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	785b      	ldrb	r3, [r3, #1]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d161      	bne.n	8005050 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fa2:	d11f      	bne.n	8004fe4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	015a      	lsls	r2, r3, #5
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4413      	add	r3, r2
 8004fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	0151      	lsls	r1, r2, #5
 8004fb6:	68fa      	ldr	r2, [r7, #12]
 8004fb8:	440a      	add	r2, r1
 8004fba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fbe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004fc2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	015a      	lsls	r2, r3, #5
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4413      	add	r3, r2
 8004fcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	0151      	lsls	r1, r2, #5
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	440a      	add	r2, r1
 8004fda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fe2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	f003 030f 	and.w	r3, r3, #15
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	43db      	mvns	r3, r3
 8004ffe:	68f9      	ldr	r1, [r7, #12]
 8005000:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005004:	4013      	ands	r3, r2
 8005006:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800500e:	69da      	ldr	r2, [r3, #28]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	2101      	movs	r1, #1
 800501a:	fa01 f303 	lsl.w	r3, r1, r3
 800501e:	b29b      	uxth	r3, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	68f9      	ldr	r1, [r7, #12]
 8005024:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005028:	4013      	ands	r3, r2
 800502a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	4413      	add	r3, r2
 8005034:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	0159      	lsls	r1, r3, #5
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	440b      	add	r3, r1
 8005042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005046:	4619      	mov	r1, r3
 8005048:	4b35      	ldr	r3, [pc, #212]	; (8005120 <USB_DeactivateEndpoint+0x1b0>)
 800504a:	4013      	ands	r3, r2
 800504c:	600b      	str	r3, [r1, #0]
 800504e:	e060      	b.n	8005112 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	015a      	lsls	r2, r3, #5
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4413      	add	r3, r2
 8005058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005062:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005066:	d11f      	bne.n	80050a8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	015a      	lsls	r2, r3, #5
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	4413      	add	r3, r2
 8005070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	0151      	lsls	r1, r2, #5
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	440a      	add	r2, r1
 800507e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005082:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005086:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	015a      	lsls	r2, r3, #5
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	4413      	add	r3, r2
 8005090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	0151      	lsls	r1, r2, #5
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	440a      	add	r2, r1
 800509e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	f003 030f 	and.w	r3, r3, #15
 80050b8:	2101      	movs	r1, #1
 80050ba:	fa01 f303 	lsl.w	r3, r1, r3
 80050be:	041b      	lsls	r3, r3, #16
 80050c0:	43db      	mvns	r3, r3
 80050c2:	68f9      	ldr	r1, [r7, #12]
 80050c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050c8:	4013      	ands	r3, r2
 80050ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050d2:	69da      	ldr	r2, [r3, #28]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	f003 030f 	and.w	r3, r3, #15
 80050dc:	2101      	movs	r1, #1
 80050de:	fa01 f303 	lsl.w	r3, r1, r3
 80050e2:	041b      	lsls	r3, r3, #16
 80050e4:	43db      	mvns	r3, r3
 80050e6:	68f9      	ldr	r1, [r7, #12]
 80050e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050ec:	4013      	ands	r3, r2
 80050ee:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	015a      	lsls	r2, r3, #5
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4413      	add	r3, r2
 80050f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	0159      	lsls	r1, r3, #5
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	440b      	add	r3, r1
 8005106:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510a:	4619      	mov	r1, r3
 800510c:	4b05      	ldr	r3, [pc, #20]	; (8005124 <USB_DeactivateEndpoint+0x1b4>)
 800510e:	4013      	ands	r3, r2
 8005110:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	ec337800 	.word	0xec337800
 8005124:	eff37800 	.word	0xeff37800

08005128 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	; 0x28
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	4613      	mov	r3, r2
 8005134:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	781b      	ldrb	r3, [r3, #0]
 800513e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	785b      	ldrb	r3, [r3, #1]
 8005144:	2b01      	cmp	r3, #1
 8005146:	f040 815c 	bne.w	8005402 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d132      	bne.n	80051b8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	015a      	lsls	r2, r3, #5
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	4413      	add	r3, r2
 800515a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	0151      	lsls	r1, r2, #5
 8005164:	69fa      	ldr	r2, [r7, #28]
 8005166:	440a      	add	r2, r1
 8005168:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800516c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005170:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005174:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	015a      	lsls	r2, r3, #5
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	4413      	add	r3, r2
 800517e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	69ba      	ldr	r2, [r7, #24]
 8005186:	0151      	lsls	r1, r2, #5
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	440a      	add	r2, r1
 800518c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005190:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005194:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	015a      	lsls	r2, r3, #5
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	4413      	add	r3, r2
 800519e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	0151      	lsls	r1, r2, #5
 80051a8:	69fa      	ldr	r2, [r7, #28]
 80051aa:	440a      	add	r2, r1
 80051ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051b0:	0cdb      	lsrs	r3, r3, #19
 80051b2:	04db      	lsls	r3, r3, #19
 80051b4:	6113      	str	r3, [r2, #16]
 80051b6:	e074      	b.n	80052a2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	015a      	lsls	r2, r3, #5
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	4413      	add	r3, r2
 80051c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	0151      	lsls	r1, r2, #5
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	440a      	add	r2, r1
 80051ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051d2:	0cdb      	lsrs	r3, r3, #19
 80051d4:	04db      	lsls	r3, r3, #19
 80051d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	015a      	lsls	r2, r3, #5
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	4413      	add	r3, r2
 80051e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	0151      	lsls	r1, r2, #5
 80051ea:	69fa      	ldr	r2, [r7, #28]
 80051ec:	440a      	add	r2, r1
 80051ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051f2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80051f6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80051fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	015a      	lsls	r2, r3, #5
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	4413      	add	r3, r2
 8005204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005208:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	6959      	ldr	r1, [r3, #20]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	440b      	add	r3, r1
 8005214:	1e59      	subs	r1, r3, #1
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	fbb1 f3f3 	udiv	r3, r1, r3
 800521e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005220:	4b9d      	ldr	r3, [pc, #628]	; (8005498 <USB_EPStartXfer+0x370>)
 8005222:	400b      	ands	r3, r1
 8005224:	69b9      	ldr	r1, [r7, #24]
 8005226:	0148      	lsls	r0, r1, #5
 8005228:	69f9      	ldr	r1, [r7, #28]
 800522a:	4401      	add	r1, r0
 800522c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005230:	4313      	orrs	r3, r2
 8005232:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	015a      	lsls	r2, r3, #5
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	4413      	add	r3, r2
 800523c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005240:	691a      	ldr	r2, [r3, #16]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800524a:	69b9      	ldr	r1, [r7, #24]
 800524c:	0148      	lsls	r0, r1, #5
 800524e:	69f9      	ldr	r1, [r7, #28]
 8005250:	4401      	add	r1, r0
 8005252:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005256:	4313      	orrs	r3, r2
 8005258:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	78db      	ldrb	r3, [r3, #3]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d11f      	bne.n	80052a2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	0151      	lsls	r1, r2, #5
 8005274:	69fa      	ldr	r2, [r7, #28]
 8005276:	440a      	add	r2, r1
 8005278:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800527c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005280:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005282:	69bb      	ldr	r3, [r7, #24]
 8005284:	015a      	lsls	r2, r3, #5
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	4413      	add	r3, r2
 800528a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	0151      	lsls	r1, r2, #5
 8005294:	69fa      	ldr	r2, [r7, #28]
 8005296:	440a      	add	r2, r1
 8005298:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800529c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052a0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d14b      	bne.n	8005340 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d009      	beq.n	80052c4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052bc:	461a      	mov	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	78db      	ldrb	r3, [r3, #3]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d128      	bne.n	800531e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d110      	bne.n	80052fe <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	015a      	lsls	r2, r3, #5
 80052e0:	69fb      	ldr	r3, [r7, #28]
 80052e2:	4413      	add	r3, r2
 80052e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	0151      	lsls	r1, r2, #5
 80052ee:	69fa      	ldr	r2, [r7, #28]
 80052f0:	440a      	add	r2, r1
 80052f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052fa:	6013      	str	r3, [r2, #0]
 80052fc:	e00f      	b.n	800531e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	4413      	add	r3, r2
 8005306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	0151      	lsls	r1, r2, #5
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	440a      	add	r2, r1
 8005314:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800531c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	015a      	lsls	r2, r3, #5
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	4413      	add	r3, r2
 8005326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69ba      	ldr	r2, [r7, #24]
 800532e:	0151      	lsls	r1, r2, #5
 8005330:	69fa      	ldr	r2, [r7, #28]
 8005332:	440a      	add	r2, r1
 8005334:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005338:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	e12f      	b.n	80055a0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	015a      	lsls	r2, r3, #5
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	4413      	add	r3, r2
 8005348:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	69ba      	ldr	r2, [r7, #24]
 8005350:	0151      	lsls	r1, r2, #5
 8005352:	69fa      	ldr	r2, [r7, #28]
 8005354:	440a      	add	r2, r1
 8005356:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800535a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800535e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	78db      	ldrb	r3, [r3, #3]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d015      	beq.n	8005394 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	2b00      	cmp	r3, #0
 800536e:	f000 8117 	beq.w	80055a0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005378:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	f003 030f 	and.w	r3, r3, #15
 8005382:	2101      	movs	r1, #1
 8005384:	fa01 f303 	lsl.w	r3, r1, r3
 8005388:	69f9      	ldr	r1, [r7, #28]
 800538a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800538e:	4313      	orrs	r3, r2
 8005390:	634b      	str	r3, [r1, #52]	; 0x34
 8005392:	e105      	b.n	80055a0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d110      	bne.n	80053c6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	015a      	lsls	r2, r3, #5
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	4413      	add	r3, r2
 80053ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69ba      	ldr	r2, [r7, #24]
 80053b4:	0151      	lsls	r1, r2, #5
 80053b6:	69fa      	ldr	r2, [r7, #28]
 80053b8:	440a      	add	r2, r1
 80053ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80053c2:	6013      	str	r3, [r2, #0]
 80053c4:	e00f      	b.n	80053e6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	015a      	lsls	r2, r3, #5
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	4413      	add	r3, r2
 80053ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	0151      	lsls	r1, r2, #5
 80053d8:	69fa      	ldr	r2, [r7, #28]
 80053da:	440a      	add	r2, r1
 80053dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	68d9      	ldr	r1, [r3, #12]
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	781a      	ldrb	r2, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	b298      	uxth	r0, r3
 80053f4:	79fb      	ldrb	r3, [r7, #7]
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	4603      	mov	r3, r0
 80053fa:	68f8      	ldr	r0, [r7, #12]
 80053fc:	f000 fa2b 	bl	8005856 <USB_WritePacket>
 8005400:	e0ce      	b.n	80055a0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	015a      	lsls	r2, r3, #5
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	4413      	add	r3, r2
 800540a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	0151      	lsls	r1, r2, #5
 8005414:	69fa      	ldr	r2, [r7, #28]
 8005416:	440a      	add	r2, r1
 8005418:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800541c:	0cdb      	lsrs	r3, r3, #19
 800541e:	04db      	lsls	r3, r3, #19
 8005420:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	015a      	lsls	r2, r3, #5
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	4413      	add	r3, r2
 800542a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	69ba      	ldr	r2, [r7, #24]
 8005432:	0151      	lsls	r1, r2, #5
 8005434:	69fa      	ldr	r2, [r7, #28]
 8005436:	440a      	add	r2, r1
 8005438:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800543c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005440:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005444:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d126      	bne.n	800549c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	4413      	add	r3, r2
 8005456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800545a:	691a      	ldr	r2, [r3, #16]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005464:	69b9      	ldr	r1, [r7, #24]
 8005466:	0148      	lsls	r0, r1, #5
 8005468:	69f9      	ldr	r1, [r7, #28]
 800546a:	4401      	add	r1, r0
 800546c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005470:	4313      	orrs	r3, r2
 8005472:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005474:	69bb      	ldr	r3, [r7, #24]
 8005476:	015a      	lsls	r2, r3, #5
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	4413      	add	r3, r2
 800547c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	0151      	lsls	r1, r2, #5
 8005486:	69fa      	ldr	r2, [r7, #28]
 8005488:	440a      	add	r2, r1
 800548a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800548e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005492:	6113      	str	r3, [r2, #16]
 8005494:	e036      	b.n	8005504 <USB_EPStartXfer+0x3dc>
 8005496:	bf00      	nop
 8005498:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	695a      	ldr	r2, [r3, #20]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	4413      	add	r3, r2
 80054a6:	1e5a      	subs	r2, r3, #1
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	8afb      	ldrh	r3, [r7, #22]
 80054c2:	04d9      	lsls	r1, r3, #19
 80054c4:	4b39      	ldr	r3, [pc, #228]	; (80055ac <USB_EPStartXfer+0x484>)
 80054c6:	400b      	ands	r3, r1
 80054c8:	69b9      	ldr	r1, [r7, #24]
 80054ca:	0148      	lsls	r0, r1, #5
 80054cc:	69f9      	ldr	r1, [r7, #28]
 80054ce:	4401      	add	r1, r0
 80054d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80054d4:	4313      	orrs	r3, r2
 80054d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	015a      	lsls	r2, r3, #5
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	4413      	add	r3, r2
 80054e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054e4:	691a      	ldr	r2, [r3, #16]
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	8af9      	ldrh	r1, [r7, #22]
 80054ec:	fb01 f303 	mul.w	r3, r1, r3
 80054f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054f4:	69b9      	ldr	r1, [r7, #24]
 80054f6:	0148      	lsls	r0, r1, #5
 80054f8:	69f9      	ldr	r1, [r7, #28]
 80054fa:	4401      	add	r1, r0
 80054fc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005500:	4313      	orrs	r3, r2
 8005502:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005504:	79fb      	ldrb	r3, [r7, #7]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d10d      	bne.n	8005526 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d009      	beq.n	8005526 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	68d9      	ldr	r1, [r3, #12]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	015a      	lsls	r2, r3, #5
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	4413      	add	r3, r2
 800551e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005522:	460a      	mov	r2, r1
 8005524:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	78db      	ldrb	r3, [r3, #3]
 800552a:	2b01      	cmp	r3, #1
 800552c:	d128      	bne.n	8005580 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553a:	2b00      	cmp	r3, #0
 800553c:	d110      	bne.n	8005560 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	4413      	add	r3, r2
 8005546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	0151      	lsls	r1, r2, #5
 8005550:	69fa      	ldr	r2, [r7, #28]
 8005552:	440a      	add	r2, r1
 8005554:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005558:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800555c:	6013      	str	r3, [r2, #0]
 800555e:	e00f      	b.n	8005580 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	4413      	add	r3, r2
 8005568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	69ba      	ldr	r2, [r7, #24]
 8005570:	0151      	lsls	r1, r2, #5
 8005572:	69fa      	ldr	r2, [r7, #28]
 8005574:	440a      	add	r2, r1
 8005576:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800557a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800557e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	0151      	lsls	r1, r2, #5
 8005592:	69fa      	ldr	r2, [r7, #28]
 8005594:	440a      	add	r2, r1
 8005596:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800559a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800559e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	1ff80000 	.word	0x1ff80000

080055b0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	4613      	mov	r3, r2
 80055bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	785b      	ldrb	r3, [r3, #1]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	f040 80cd 	bne.w	800576c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d132      	bne.n	8005640 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	0151      	lsls	r1, r2, #5
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	440a      	add	r2, r1
 80055f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80055f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80055fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	015a      	lsls	r2, r3, #5
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	4413      	add	r3, r2
 8005606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	0151      	lsls	r1, r2, #5
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	440a      	add	r2, r1
 8005614:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005618:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800561c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	015a      	lsls	r2, r3, #5
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	4413      	add	r3, r2
 8005626:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	0151      	lsls	r1, r2, #5
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	440a      	add	r2, r1
 8005634:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005638:	0cdb      	lsrs	r3, r3, #19
 800563a:	04db      	lsls	r3, r3, #19
 800563c:	6113      	str	r3, [r2, #16]
 800563e:	e04e      	b.n	80056de <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	015a      	lsls	r2, r3, #5
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	4413      	add	r3, r2
 8005648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	0151      	lsls	r1, r2, #5
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	440a      	add	r2, r1
 8005656:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800565a:	0cdb      	lsrs	r3, r3, #19
 800565c:	04db      	lsls	r3, r3, #19
 800565e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	015a      	lsls	r2, r3, #5
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	4413      	add	r3, r2
 8005668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	0151      	lsls	r1, r2, #5
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	440a      	add	r2, r1
 8005676:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800567a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800567e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005682:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	695a      	ldr	r2, [r3, #20]
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	429a      	cmp	r2, r3
 800568e:	d903      	bls.n	8005698 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	0151      	lsls	r1, r2, #5
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	440a      	add	r2, r1
 80056ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056c4:	691a      	ldr	r2, [r3, #16]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056ce:	6939      	ldr	r1, [r7, #16]
 80056d0:	0148      	lsls	r0, r1, #5
 80056d2:	6979      	ldr	r1, [r7, #20]
 80056d4:	4401      	add	r1, r0
 80056d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80056da:	4313      	orrs	r3, r2
 80056dc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d11e      	bne.n	8005722 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d009      	beq.n	8005700 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056f8:	461a      	mov	r2, r3
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	0151      	lsls	r1, r2, #5
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	440a      	add	r2, r1
 8005716:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800571a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800571e:	6013      	str	r3, [r2, #0]
 8005720:	e092      	b.n	8005848 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	015a      	lsls	r2, r3, #5
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	4413      	add	r3, r2
 800572a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	0151      	lsls	r1, r2, #5
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	440a      	add	r2, r1
 8005738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800573c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005740:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d07e      	beq.n	8005848 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005750:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	f003 030f 	and.w	r3, r3, #15
 800575a:	2101      	movs	r1, #1
 800575c:	fa01 f303 	lsl.w	r3, r1, r3
 8005760:	6979      	ldr	r1, [r7, #20]
 8005762:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005766:	4313      	orrs	r3, r2
 8005768:	634b      	str	r3, [r1, #52]	; 0x34
 800576a:	e06d      	b.n	8005848 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	0151      	lsls	r1, r2, #5
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	440a      	add	r2, r1
 8005782:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005786:	0cdb      	lsrs	r3, r3, #19
 8005788:	04db      	lsls	r3, r3, #19
 800578a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	4413      	add	r3, r2
 8005794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	0151      	lsls	r1, r2, #5
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	440a      	add	r2, r1
 80057a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057a6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80057aa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80057ae:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	695b      	ldr	r3, [r3, #20]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d003      	beq.n	80057c0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	689a      	ldr	r2, [r3, #8]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	4413      	add	r3, r2
 80057c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	0151      	lsls	r1, r2, #5
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	440a      	add	r2, r1
 80057d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80057da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80057de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	015a      	lsls	r2, r3, #5
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ec:	691a      	ldr	r2, [r3, #16]
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057f6:	6939      	ldr	r1, [r7, #16]
 80057f8:	0148      	lsls	r0, r1, #5
 80057fa:	6979      	ldr	r1, [r7, #20]
 80057fc:	4401      	add	r1, r0
 80057fe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005802:	4313      	orrs	r3, r2
 8005804:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005806:	79fb      	ldrb	r3, [r7, #7]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d10d      	bne.n	8005828 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d009      	beq.n	8005828 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	68d9      	ldr	r1, [r3, #12]
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	4413      	add	r3, r2
 8005820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005824:	460a      	mov	r2, r1
 8005826:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	015a      	lsls	r2, r3, #5
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	4413      	add	r3, r2
 8005830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	0151      	lsls	r1, r2, #5
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	440a      	add	r2, r1
 800583e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005842:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005846:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr

08005856 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005856:	b480      	push	{r7}
 8005858:	b089      	sub	sp, #36	; 0x24
 800585a:	af00      	add	r7, sp, #0
 800585c:	60f8      	str	r0, [r7, #12]
 800585e:	60b9      	str	r1, [r7, #8]
 8005860:	4611      	mov	r1, r2
 8005862:	461a      	mov	r2, r3
 8005864:	460b      	mov	r3, r1
 8005866:	71fb      	strb	r3, [r7, #7]
 8005868:	4613      	mov	r3, r2
 800586a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005874:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005878:	2b00      	cmp	r3, #0
 800587a:	d123      	bne.n	80058c4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800587c:	88bb      	ldrh	r3, [r7, #4]
 800587e:	3303      	adds	r3, #3
 8005880:	089b      	lsrs	r3, r3, #2
 8005882:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005884:	2300      	movs	r3, #0
 8005886:	61bb      	str	r3, [r7, #24]
 8005888:	e018      	b.n	80058bc <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800588a:	79fb      	ldrb	r3, [r7, #7]
 800588c:	031a      	lsls	r2, r3, #12
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	4413      	add	r3, r2
 8005892:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005896:	461a      	mov	r2, r3
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6013      	str	r3, [r2, #0]
      pSrc++;
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	3301      	adds	r3, #1
 80058a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	3301      	adds	r3, #1
 80058a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	3301      	adds	r3, #1
 80058ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	3301      	adds	r3, #1
 80058b4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	3301      	adds	r3, #1
 80058ba:	61bb      	str	r3, [r7, #24]
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d3e2      	bcc.n	800588a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3724      	adds	r7, #36	; 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b08b      	sub	sp, #44	; 0x2c
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	60f8      	str	r0, [r7, #12]
 80058da:	60b9      	str	r1, [r7, #8]
 80058dc:	4613      	mov	r3, r2
 80058de:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80058e8:	88fb      	ldrh	r3, [r7, #6]
 80058ea:	089b      	lsrs	r3, r3, #2
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80058f8:	2300      	movs	r3, #0
 80058fa:	623b      	str	r3, [r7, #32]
 80058fc:	e014      	b.n	8005928 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005908:	601a      	str	r2, [r3, #0]
    pDest++;
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	3301      	adds	r3, #1
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	3301      	adds	r3, #1
 8005914:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	3301      	adds	r3, #1
 800591a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	3301      	adds	r3, #1
 8005920:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	3301      	adds	r3, #1
 8005926:	623b      	str	r3, [r7, #32]
 8005928:	6a3a      	ldr	r2, [r7, #32]
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	429a      	cmp	r2, r3
 800592e:	d3e6      	bcc.n	80058fe <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005930:	8bfb      	ldrh	r3, [r7, #30]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01e      	beq.n	8005974 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005936:	2300      	movs	r3, #0
 8005938:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005940:	461a      	mov	r2, r3
 8005942:	f107 0310 	add.w	r3, r7, #16
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	b2db      	uxtb	r3, r3
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	fa22 f303 	lsr.w	r3, r2, r3
 8005956:	b2da      	uxtb	r2, r3
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	701a      	strb	r2, [r3, #0]
      i++;
 800595c:	6a3b      	ldr	r3, [r7, #32]
 800595e:	3301      	adds	r3, #1
 8005960:	623b      	str	r3, [r7, #32]
      pDest++;
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	3301      	adds	r3, #1
 8005966:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005968:	8bfb      	ldrh	r3, [r7, #30]
 800596a:	3b01      	subs	r3, #1
 800596c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800596e:	8bfb      	ldrh	r3, [r7, #30]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1ea      	bne.n	800594a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005976:	4618      	mov	r0, r3
 8005978:	372c      	adds	r7, #44	; 0x2c
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005982:	b480      	push	{r7}
 8005984:	b085      	sub	sp, #20
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
 800598a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	785b      	ldrb	r3, [r3, #1]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d12c      	bne.n	80059f8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	015a      	lsls	r2, r3, #5
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4413      	add	r3, r2
 80059a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	db12      	blt.n	80059d6 <USB_EPSetStall+0x54>
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00f      	beq.n	80059d6 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	0151      	lsls	r1, r2, #5
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	440a      	add	r2, r1
 80059cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80059d4:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	015a      	lsls	r2, r3, #5
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	4413      	add	r3, r2
 80059de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	0151      	lsls	r1, r2, #5
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	440a      	add	r2, r1
 80059ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	e02b      	b.n	8005a50 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	015a      	lsls	r2, r3, #5
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4413      	add	r3, r2
 8005a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	db12      	blt.n	8005a30 <USB_EPSetStall+0xae>
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d00f      	beq.n	8005a30 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	0151      	lsls	r1, r2, #5
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	440a      	add	r2, r1
 8005a26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a2a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a2e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	015a      	lsls	r2, r3, #5
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	0151      	lsls	r1, r2, #5
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	440a      	add	r2, r1
 8005a46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005a4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr

08005a5e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a5e:	b480      	push	{r7}
 8005a60:	b085      	sub	sp, #20
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	785b      	ldrb	r3, [r3, #1]
 8005a76:	2b01      	cmp	r3, #1
 8005a78:	d128      	bne.n	8005acc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	0151      	lsls	r1, r2, #5
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	440a      	add	r2, r1
 8005a90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a94:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a98:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	78db      	ldrb	r3, [r3, #3]
 8005a9e:	2b03      	cmp	r3, #3
 8005aa0:	d003      	beq.n	8005aaa <USB_EPClearStall+0x4c>
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	78db      	ldrb	r3, [r3, #3]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d138      	bne.n	8005b1c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	0151      	lsls	r1, r2, #5
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	440a      	add	r2, r1
 8005ac0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e027      	b.n	8005b1c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	0151      	lsls	r1, r2, #5
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	440a      	add	r2, r1
 8005ae2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ae6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	78db      	ldrb	r3, [r3, #3]
 8005af0:	2b03      	cmp	r3, #3
 8005af2:	d003      	beq.n	8005afc <USB_EPClearStall+0x9e>
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	78db      	ldrb	r3, [r3, #3]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d10f      	bne.n	8005b1c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	0151      	lsls	r1, r2, #5
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	440a      	add	r2, r1
 8005b12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b1a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	460b      	mov	r3, r1
 8005b34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b48:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005b4c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	78fb      	ldrb	r3, [r7, #3]
 8005b58:	011b      	lsls	r3, r3, #4
 8005b5a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005b5e:	68f9      	ldr	r1, [r7, #12]
 8005b60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b64:	4313      	orrs	r3, r2
 8005b66:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr

08005b76 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b085      	sub	sp, #20
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005b90:	f023 0303 	bic.w	r3, r3, #3
 8005b94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ba4:	f023 0302 	bic.w	r3, r3, #2
 8005ba8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3714      	adds	r7, #20
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005bd2:	f023 0303 	bic.w	r3, r3, #3
 8005bd6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005be6:	f043 0302 	orr.w	r3, r3, #2
 8005bea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b085      	sub	sp, #20
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	699b      	ldr	r3, [r3, #24]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	4013      	ands	r3, r2
 8005c10:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c12:	68fb      	ldr	r3, [r7, #12]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	68ba      	ldr	r2, [r7, #8]
 8005c40:	4013      	ands	r3, r2
 8005c42:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	0c1b      	lsrs	r3, r3, #16
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	4013      	ands	r3, r2
 8005c76:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	b29b      	uxth	r3, r3
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	460b      	mov	r3, r1
 8005c92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005c98:	78fb      	ldrb	r3, [r7, #3]
 8005c9a:	015a      	lsls	r2, r3, #5
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	460b      	mov	r3, r1
 8005cce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ce6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005ce8:	78fb      	ldrb	r3, [r7, #3]
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf4:	01db      	lsls	r3, r3, #7
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005cfe:	78fb      	ldrb	r3, [r7, #3]
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	693a      	ldr	r2, [r7, #16]
 8005d0e:	4013      	ands	r3, r2
 8005d10:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d12:	68bb      	ldr	r3, [r7, #8]
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	371c      	adds	r7, #28
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	f003 0301 	and.w	r3, r3, #1
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d56:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005d5a:	f023 0307 	bic.w	r3, r3, #7
 8005d5e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d72:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
	...

08005d84 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	333c      	adds	r3, #60	; 0x3c
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	4a26      	ldr	r2, [pc, #152]	; (8005e3c <USB_EP0_OutStart+0xb8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d90a      	bls.n	8005dbe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005db4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005db8:	d101      	bne.n	8005dbe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e037      	b.n	8005e2e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005dd8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005ddc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005dec:	f043 0318 	orr.w	r3, r3, #24
 8005df0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e00:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005e04:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005e06:	7afb      	ldrb	r3, [r7, #11]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d10f      	bne.n	8005e2c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e12:	461a      	mov	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e26:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005e2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	371c      	adds	r7, #28
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	4f54300a 	.word	0x4f54300a

08005e40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	4a13      	ldr	r2, [pc, #76]	; (8005ea0 <USB_CoreReset+0x60>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d901      	bls.n	8005e5c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e01a      	b.n	8005e92 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	daf3      	bge.n	8005e4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	f043 0201 	orr.w	r2, r3, #1
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3301      	adds	r3, #1
 8005e78:	60fb      	str	r3, [r7, #12]
 8005e7a:	4a09      	ldr	r2, [pc, #36]	; (8005ea0 <USB_CoreReset+0x60>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d901      	bls.n	8005e84 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e006      	b.n	8005e92 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d0f1      	beq.n	8005e74 <USB_CoreReset+0x34>

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	00030d40 	.word	0x00030d40

08005ea4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005eb0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005eb4:	f002 fa5c 	bl	8008370 <USBD_static_malloc>
 8005eb8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d105      	bne.n	8005ecc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005ec8:	2302      	movs	r3, #2
 8005eca:	e066      	b.n	8005f9a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	7c1b      	ldrb	r3, [r3, #16]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d119      	bne.n	8005f10 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005edc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	2181      	movs	r1, #129	; 0x81
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f002 f920 	bl	800812a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2201      	movs	r2, #1
 8005eee:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005ef0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f002 f916 	bl	800812a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2210      	movs	r2, #16
 8005f0a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005f0e:	e016      	b.n	8005f3e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f10:	2340      	movs	r3, #64	; 0x40
 8005f12:	2202      	movs	r2, #2
 8005f14:	2181      	movs	r1, #129	; 0x81
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f002 f907 	bl	800812a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f22:	2340      	movs	r3, #64	; 0x40
 8005f24:	2202      	movs	r2, #2
 8005f26:	2101      	movs	r1, #1
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f002 f8fe 	bl	800812a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2210      	movs	r2, #16
 8005f3a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005f3e:	2308      	movs	r3, #8
 8005f40:	2203      	movs	r2, #3
 8005f42:	2182      	movs	r1, #130	; 0x82
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f002 f8f0 	bl	800812a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	7c1b      	ldrb	r3, [r3, #16]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d109      	bne.n	8005f88 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f7e:	2101      	movs	r1, #1
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f002 f9c1 	bl	8008308 <USBD_LL_PrepareReceive>
 8005f86:	e007      	b.n	8005f98 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005f8e:	2340      	movs	r3, #64	; 0x40
 8005f90:	2101      	movs	r1, #1
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f002 f9b8 	bl	8008308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b082      	sub	sp, #8
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
 8005faa:	460b      	mov	r3, r1
 8005fac:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005fae:	2181      	movs	r1, #129	; 0x81
 8005fb0:	6878      	ldr	r0, [r7, #4]
 8005fb2:	f002 f8e0 	bl	8008176 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f002 f8d9 	bl	8008176 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005fcc:	2182      	movs	r1, #130	; 0x82
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f002 f8d1 	bl	8008176 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00e      	beq.n	800600c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ffe:	4618      	mov	r0, r3
 8006000:	f002 f9c4 	bl	800838c <USBD_static_free>
    pdev->pClassData = NULL;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3708      	adds	r7, #8
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
	...

08006018 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006028:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800602e:	2300      	movs	r3, #0
 8006030:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006032:	2300      	movs	r3, #0
 8006034:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800603c:	2303      	movs	r3, #3
 800603e:	e0af      	b.n	80061a0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006048:	2b00      	cmp	r3, #0
 800604a:	d03f      	beq.n	80060cc <USBD_CDC_Setup+0xb4>
 800604c:	2b20      	cmp	r3, #32
 800604e:	f040 809f 	bne.w	8006190 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	88db      	ldrh	r3, [r3, #6]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d02e      	beq.n	80060b8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	b25b      	sxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	da16      	bge.n	8006092 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006070:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006072:	683a      	ldr	r2, [r7, #0]
 8006074:	88d2      	ldrh	r2, [r2, #6]
 8006076:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	88db      	ldrh	r3, [r3, #6]
 800607c:	2b07      	cmp	r3, #7
 800607e:	bf28      	it	cs
 8006080:	2307      	movcs	r3, #7
 8006082:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	89fa      	ldrh	r2, [r7, #14]
 8006088:	4619      	mov	r1, r3
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f001 fb19 	bl	80076c2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006090:	e085      	b.n	800619e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	785a      	ldrb	r2, [r3, #1]
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	88db      	ldrh	r3, [r3, #6]
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80060a8:	6939      	ldr	r1, [r7, #16]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	88db      	ldrh	r3, [r3, #6]
 80060ae:	461a      	mov	r2, r3
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f001 fb32 	bl	800771a <USBD_CtlPrepareRx>
      break;
 80060b6:	e072      	b.n	800619e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	7850      	ldrb	r0, [r2, #1]
 80060c4:	2200      	movs	r2, #0
 80060c6:	6839      	ldr	r1, [r7, #0]
 80060c8:	4798      	blx	r3
      break;
 80060ca:	e068      	b.n	800619e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	785b      	ldrb	r3, [r3, #1]
 80060d0:	2b0b      	cmp	r3, #11
 80060d2:	d852      	bhi.n	800617a <USBD_CDC_Setup+0x162>
 80060d4:	a201      	add	r2, pc, #4	; (adr r2, 80060dc <USBD_CDC_Setup+0xc4>)
 80060d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060da:	bf00      	nop
 80060dc:	0800610d 	.word	0x0800610d
 80060e0:	08006189 	.word	0x08006189
 80060e4:	0800617b 	.word	0x0800617b
 80060e8:	0800617b 	.word	0x0800617b
 80060ec:	0800617b 	.word	0x0800617b
 80060f0:	0800617b 	.word	0x0800617b
 80060f4:	0800617b 	.word	0x0800617b
 80060f8:	0800617b 	.word	0x0800617b
 80060fc:	0800617b 	.word	0x0800617b
 8006100:	0800617b 	.word	0x0800617b
 8006104:	08006137 	.word	0x08006137
 8006108:	08006161 	.word	0x08006161
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b03      	cmp	r3, #3
 8006116:	d107      	bne.n	8006128 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006118:	f107 030a 	add.w	r3, r7, #10
 800611c:	2202      	movs	r2, #2
 800611e:	4619      	mov	r1, r3
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f001 face 	bl	80076c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006126:	e032      	b.n	800618e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006128:	6839      	ldr	r1, [r7, #0]
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f001 fa58 	bl	80075e0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006130:	2303      	movs	r3, #3
 8006132:	75fb      	strb	r3, [r7, #23]
          break;
 8006134:	e02b      	b.n	800618e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b03      	cmp	r3, #3
 8006140:	d107      	bne.n	8006152 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006142:	f107 030d 	add.w	r3, r7, #13
 8006146:	2201      	movs	r2, #1
 8006148:	4619      	mov	r1, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f001 fab9 	bl	80076c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006150:	e01d      	b.n	800618e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006152:	6839      	ldr	r1, [r7, #0]
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f001 fa43 	bl	80075e0 <USBD_CtlError>
            ret = USBD_FAIL;
 800615a:	2303      	movs	r3, #3
 800615c:	75fb      	strb	r3, [r7, #23]
          break;
 800615e:	e016      	b.n	800618e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b03      	cmp	r3, #3
 800616a:	d00f      	beq.n	800618c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f001 fa36 	bl	80075e0 <USBD_CtlError>
            ret = USBD_FAIL;
 8006174:	2303      	movs	r3, #3
 8006176:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006178:	e008      	b.n	800618c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800617a:	6839      	ldr	r1, [r7, #0]
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f001 fa2f 	bl	80075e0 <USBD_CtlError>
          ret = USBD_FAIL;
 8006182:	2303      	movs	r3, #3
 8006184:	75fb      	strb	r3, [r7, #23]
          break;
 8006186:	e002      	b.n	800618e <USBD_CDC_Setup+0x176>
          break;
 8006188:	bf00      	nop
 800618a:	e008      	b.n	800619e <USBD_CDC_Setup+0x186>
          break;
 800618c:	bf00      	nop
      }
      break;
 800618e:	e006      	b.n	800619e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f001 fa24 	bl	80075e0 <USBD_CtlError>
      ret = USBD_FAIL;
 8006198:	2303      	movs	r3, #3
 800619a:	75fb      	strb	r3, [r7, #23]
      break;
 800619c:	bf00      	nop
  }

  return (uint8_t)ret;
 800619e:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	460b      	mov	r3, r1
 80061b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80061ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80061c6:	2303      	movs	r3, #3
 80061c8:	e04f      	b.n	800626a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80061d2:	78fa      	ldrb	r2, [r7, #3]
 80061d4:	6879      	ldr	r1, [r7, #4]
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	440b      	add	r3, r1
 80061e0:	3318      	adds	r3, #24
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d029      	beq.n	800623c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	6879      	ldr	r1, [r7, #4]
 80061ec:	4613      	mov	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	440b      	add	r3, r1
 80061f6:	3318      	adds	r3, #24
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	78f9      	ldrb	r1, [r7, #3]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	460b      	mov	r3, r1
 8006200:	00db      	lsls	r3, r3, #3
 8006202:	1a5b      	subs	r3, r3, r1
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4403      	add	r3, r0
 8006208:	3344      	adds	r3, #68	; 0x44
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006210:	fb03 f301 	mul.w	r3, r3, r1
 8006214:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006216:	2b00      	cmp	r3, #0
 8006218:	d110      	bne.n	800623c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800621a:	78fa      	ldrb	r2, [r7, #3]
 800621c:	6879      	ldr	r1, [r7, #4]
 800621e:	4613      	mov	r3, r2
 8006220:	009b      	lsls	r3, r3, #2
 8006222:	4413      	add	r3, r2
 8006224:	009b      	lsls	r3, r3, #2
 8006226:	440b      	add	r3, r1
 8006228:	3318      	adds	r3, #24
 800622a:	2200      	movs	r2, #0
 800622c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800622e:	78f9      	ldrb	r1, [r7, #3]
 8006230:	2300      	movs	r3, #0
 8006232:	2200      	movs	r2, #0
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f002 f846 	bl	80082c6 <USBD_LL_Transmit>
 800623a:	e015      	b.n	8006268 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	2200      	movs	r2, #0
 8006240:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00b      	beq.n	8006268 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006264:	78fa      	ldrb	r2, [r7, #3]
 8006266:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006272:	b580      	push	{r7, lr}
 8006274:	b084      	sub	sp, #16
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
 800627a:	460b      	mov	r3, r1
 800627c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006284:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800628c:	2b00      	cmp	r3, #0
 800628e:	d101      	bne.n	8006294 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006290:	2303      	movs	r3, #3
 8006292:	e015      	b.n	80062c0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006294:	78fb      	ldrb	r3, [r7, #3]
 8006296:	4619      	mov	r1, r3
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f002 f856 	bl	800834a <USBD_LL_GetRxDataSize>
 800629e:	4602      	mov	r2, r0
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80062ba:	4611      	mov	r1, r2
 80062bc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80062de:	2303      	movs	r3, #3
 80062e0:	e01b      	b.n	800631a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d015      	beq.n	8006318 <USBD_CDC_EP0_RxReady+0x50>
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80062f2:	2bff      	cmp	r3, #255	; 0xff
 80062f4:	d010      	beq.n	8006318 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006304:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800630c:	b292      	uxth	r2, r2
 800630e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	22ff      	movs	r2, #255	; 0xff
 8006314:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
	...

08006324 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2243      	movs	r2, #67	; 0x43
 8006330:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006332:	4b03      	ldr	r3, [pc, #12]	; (8006340 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006334:	4618      	mov	r0, r3
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	200000b8 	.word	0x200000b8

08006344 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2243      	movs	r2, #67	; 0x43
 8006350:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006352:	4b03      	ldr	r3, [pc, #12]	; (8006360 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006354:	4618      	mov	r0, r3
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	20000074 	.word	0x20000074

08006364 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2243      	movs	r2, #67	; 0x43
 8006370:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006372:	4b03      	ldr	r3, [pc, #12]	; (8006380 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006374:	4618      	mov	r0, r3
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	200000fc 	.word	0x200000fc

08006384 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	220a      	movs	r2, #10
 8006390:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006392:	4b03      	ldr	r3, [pc, #12]	; (80063a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006394:	4618      	mov	r0, r3
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	20000030 	.word	0x20000030

080063a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d101      	bne.n	80063b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e004      	b.n	80063c2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80063c0:	2300      	movs	r3, #0
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	370c      	adds	r7, #12
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b087      	sub	sp, #28
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	60f8      	str	r0, [r7, #12]
 80063d6:	60b9      	str	r1, [r7, #8]
 80063d8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80063e0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d101      	bne.n	80063ec <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e008      	b.n	80063fe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	68ba      	ldr	r2, [r7, #8]
 80063f0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	687a      	ldr	r2, [r7, #4]
 80063f8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	371c      	adds	r7, #28
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr

0800640a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800640a:	b480      	push	{r7}
 800640c:	b085      	sub	sp, #20
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800641a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d101      	bne.n	8006426 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8006422:	2303      	movs	r3, #3
 8006424:	e004      	b.n	8006430 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	683a      	ldr	r2, [r7, #0]
 800642a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800644a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800644c:	2301      	movs	r3, #1
 800644e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800645a:	2303      	movs	r3, #3
 800645c:	e01a      	b.n	8006494 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006464:	2b00      	cmp	r3, #0
 8006466:	d114      	bne.n	8006492 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	2201      	movs	r2, #1
 800646c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006486:	2181      	movs	r1, #129	; 0x81
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f001 ff1c 	bl	80082c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800648e:	2300      	movs	r3, #0
 8006490:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006492:	7bfb      	ldrb	r3, [r7, #15]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d101      	bne.n	80064ba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e016      	b.n	80064e8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	7c1b      	ldrb	r3, [r3, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d109      	bne.n	80064d6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80064c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064cc:	2101      	movs	r1, #1
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f001 ff1a 	bl	8008308 <USBD_LL_PrepareReceive>
 80064d4:	e007      	b.n	80064e6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80064dc:	2340      	movs	r3, #64	; 0x40
 80064de:	2101      	movs	r1, #1
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f001 ff11 	bl	8008308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80064e6:	2300      	movs	r3, #0
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b086      	sub	sp, #24
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	4613      	mov	r3, r2
 80064fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006504:	2303      	movs	r3, #3
 8006506:	e01f      	b.n	8006548 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	79fa      	ldrb	r2, [r7, #7]
 800653a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f001 fd8d 	bl	800805c <USBD_LL_Init>
 8006542:	4603      	mov	r3, r0
 8006544:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006546:	7dfb      	ldrb	r3, [r7, #23]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3718      	adds	r7, #24
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d101      	bne.n	8006568 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006564:	2303      	movs	r3, #3
 8006566:	e016      	b.n	8006596 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	f107 020e 	add.w	r2, r7, #14
 8006588:	4610      	mov	r0, r2
 800658a:	4798      	blx	r3
 800658c:	4602      	mov	r2, r0
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006594:	2300      	movs	r3, #0
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b082      	sub	sp, #8
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f001 fda4 	bl	80080f4 <USBD_LL_Start>
 80065ac:	4603      	mov	r3, r0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3708      	adds	r7, #8
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	460b      	mov	r3, r1
 80065d6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80065d8:	2303      	movs	r3, #3
 80065da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d009      	beq.n	80065fa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	78fa      	ldrb	r2, [r7, #3]
 80065f0:	4611      	mov	r1, r2
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	4798      	blx	r3
 80065f6:	4603      	mov	r3, r0
 80065f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80065fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b082      	sub	sp, #8
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	460b      	mov	r3, r1
 800660e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006616:	2b00      	cmp	r3, #0
 8006618:	d007      	beq.n	800662a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	78fa      	ldrb	r2, [r7, #3]
 8006624:	4611      	mov	r1, r2
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	4798      	blx	r3
  }

  return USBD_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006644:	6839      	ldr	r1, [r7, #0]
 8006646:	4618      	mov	r0, r3
 8006648:	f000 ff90 	bl	800756c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800665a:	461a      	mov	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006668:	f003 031f 	and.w	r3, r3, #31
 800666c:	2b02      	cmp	r3, #2
 800666e:	d01a      	beq.n	80066a6 <USBD_LL_SetupStage+0x72>
 8006670:	2b02      	cmp	r3, #2
 8006672:	d822      	bhi.n	80066ba <USBD_LL_SetupStage+0x86>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <USBD_LL_SetupStage+0x4a>
 8006678:	2b01      	cmp	r3, #1
 800667a:	d00a      	beq.n	8006692 <USBD_LL_SetupStage+0x5e>
 800667c:	e01d      	b.n	80066ba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fa62 	bl	8006b50 <USBD_StdDevReq>
 800668c:	4603      	mov	r3, r0
 800668e:	73fb      	strb	r3, [r7, #15]
      break;
 8006690:	e020      	b.n	80066d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006698:	4619      	mov	r1, r3
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fac6 	bl	8006c2c <USBD_StdItfReq>
 80066a0:	4603      	mov	r3, r0
 80066a2:	73fb      	strb	r3, [r7, #15]
      break;
 80066a4:	e016      	b.n	80066d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066ac:	4619      	mov	r1, r3
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 fb05 	bl	8006cbe <USBD_StdEPReq>
 80066b4:	4603      	mov	r3, r0
 80066b6:	73fb      	strb	r3, [r7, #15]
      break;
 80066b8:	e00c      	b.n	80066d4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80066c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f001 fd73 	bl	80081b4 <USBD_LL_StallEP>
 80066ce:	4603      	mov	r3, r0
 80066d0:	73fb      	strb	r3, [r7, #15]
      break;
 80066d2:	bf00      	nop
  }

  return ret;
 80066d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3710      	adds	r7, #16
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b086      	sub	sp, #24
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	60f8      	str	r0, [r7, #12]
 80066e6:	460b      	mov	r3, r1
 80066e8:	607a      	str	r2, [r7, #4]
 80066ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80066ec:	7afb      	ldrb	r3, [r7, #11]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d138      	bne.n	8006764 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80066f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006700:	2b03      	cmp	r3, #3
 8006702:	d14a      	bne.n	800679a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	689a      	ldr	r2, [r3, #8]
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	429a      	cmp	r2, r3
 800670e:	d913      	bls.n	8006738 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	1ad2      	subs	r2, r2, r3
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	4293      	cmp	r3, r2
 8006728:	bf28      	it	cs
 800672a:	4613      	movcs	r3, r2
 800672c:	461a      	mov	r2, r3
 800672e:	6879      	ldr	r1, [r7, #4]
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f001 f80f 	bl	8007754 <USBD_CtlContinueRx>
 8006736:	e030      	b.n	800679a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b03      	cmp	r3, #3
 8006742:	d10b      	bne.n	800675c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d005      	beq.n	800675c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	68f8      	ldr	r0, [r7, #12]
 800675a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f001 f80a 	bl	8007776 <USBD_CtlSendStatus>
 8006762:	e01a      	b.n	800679a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b03      	cmp	r3, #3
 800676e:	d114      	bne.n	800679a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00e      	beq.n	800679a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	7afa      	ldrb	r2, [r7, #11]
 8006786:	4611      	mov	r1, r2
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	4798      	blx	r3
 800678c:	4603      	mov	r3, r0
 800678e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006790:	7dfb      	ldrb	r3, [r7, #23]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006796:	7dfb      	ldrb	r3, [r7, #23]
 8006798:	e000      	b.n	800679c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3718      	adds	r7, #24
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	460b      	mov	r3, r1
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80067b2:	7afb      	ldrb	r3, [r7, #11]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d16b      	bne.n	8006890 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	3314      	adds	r3, #20
 80067bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d156      	bne.n	8006876 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d914      	bls.n	80067fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	1ad2      	subs	r2, r2, r3
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	461a      	mov	r2, r3
 80067e8:	6879      	ldr	r1, [r7, #4]
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f000 ff84 	bl	80076f8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067f0:	2300      	movs	r3, #0
 80067f2:	2200      	movs	r2, #0
 80067f4:	2100      	movs	r1, #0
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f001 fd86 	bl	8008308 <USBD_LL_PrepareReceive>
 80067fc:	e03b      	b.n	8006876 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	68da      	ldr	r2, [r3, #12]
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	429a      	cmp	r2, r3
 8006808:	d11c      	bne.n	8006844 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	685a      	ldr	r2, [r3, #4]
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006812:	429a      	cmp	r2, r3
 8006814:	d316      	bcc.n	8006844 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006820:	429a      	cmp	r2, r3
 8006822:	d20f      	bcs.n	8006844 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006824:	2200      	movs	r2, #0
 8006826:	2100      	movs	r1, #0
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 ff65 	bl	80076f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2200      	movs	r2, #0
 8006832:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006836:	2300      	movs	r3, #0
 8006838:	2200      	movs	r2, #0
 800683a:	2100      	movs	r1, #0
 800683c:	68f8      	ldr	r0, [r7, #12]
 800683e:	f001 fd63 	bl	8008308 <USBD_LL_PrepareReceive>
 8006842:	e018      	b.n	8006876 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800684a:	b2db      	uxtb	r3, r3
 800684c:	2b03      	cmp	r3, #3
 800684e:	d10b      	bne.n	8006868 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d005      	beq.n	8006868 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006868:	2180      	movs	r1, #128	; 0x80
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f001 fca2 	bl	80081b4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f000 ff93 	bl	800779c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800687c:	2b01      	cmp	r3, #1
 800687e:	d122      	bne.n	80068c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f7ff fe98 	bl	80065b6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800688e:	e01a      	b.n	80068c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b03      	cmp	r3, #3
 800689a:	d114      	bne.n	80068c6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068a2:	695b      	ldr	r3, [r3, #20]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d00e      	beq.n	80068c6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068ae:	695b      	ldr	r3, [r3, #20]
 80068b0:	7afa      	ldrb	r2, [r7, #11]
 80068b2:	4611      	mov	r1, r2
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	4798      	blx	r3
 80068b8:	4603      	mov	r3, r0
 80068ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80068bc:	7dfb      	ldrb	r3, [r7, #23]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80068c2:	7dfb      	ldrb	r3, [r7, #23]
 80068c4:	e000      	b.n	80068c8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80068c6:	2300      	movs	r3, #0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3718      	adds	r7, #24
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d101      	bne.n	8006904 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006900:	2303      	movs	r3, #3
 8006902:	e02f      	b.n	8006964 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00f      	beq.n	800692e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d009      	beq.n	800692e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	6852      	ldr	r2, [r2, #4]
 8006926:	b2d2      	uxtb	r2, r2
 8006928:	4611      	mov	r1, r2
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800692e:	2340      	movs	r3, #64	; 0x40
 8006930:	2200      	movs	r2, #0
 8006932:	2100      	movs	r1, #0
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f001 fbf8 	bl	800812a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2201      	movs	r2, #1
 800693e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2240      	movs	r2, #64	; 0x40
 8006946:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800694a:	2340      	movs	r3, #64	; 0x40
 800694c:	2200      	movs	r2, #0
 800694e:	2180      	movs	r1, #128	; 0x80
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f001 fbea 	bl	800812a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2201      	movs	r2, #1
 800695a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2240      	movs	r2, #64	; 0x40
 8006960:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	3708      	adds	r7, #8
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	460b      	mov	r3, r1
 8006976:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	78fa      	ldrb	r2, [r7, #3]
 800697c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800697e:	2300      	movs	r3, #0
}
 8006980:	4618      	mov	r0, r3
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800699a:	b2da      	uxtb	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2204      	movs	r2, #4
 80069a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b04      	cmp	r3, #4
 80069ca:	d106      	bne.n	80069da <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80069d2:	b2da      	uxtb	r2, r3
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80069da:	2300      	movs	r3, #0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b082      	sub	sp, #8
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e012      	b.n	8006a24 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b03      	cmp	r3, #3
 8006a08:	d10b      	bne.n	8006a22 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a10:	69db      	ldr	r3, [r3, #28]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d005      	beq.n	8006a22 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3708      	adds	r7, #8
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	460b      	mov	r3, r1
 8006a36:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e014      	b.n	8006a70 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b03      	cmp	r3, #3
 8006a50:	d10d      	bne.n	8006a6e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a58:	6a1b      	ldr	r3, [r3, #32]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d007      	beq.n	8006a6e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	78fa      	ldrb	r2, [r7, #3]
 8006a68:	4611      	mov	r1, r2
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3708      	adds	r7, #8
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	460b      	mov	r3, r1
 8006a82:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e014      	b.n	8006abc <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b03      	cmp	r3, #3
 8006a9c:	d10d      	bne.n	8006aba <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d007      	beq.n	8006aba <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab2:	78fa      	ldrb	r2, [r7, #3]
 8006ab4:	4611      	mov	r1, r2
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3708      	adds	r7, #8
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b082      	sub	sp, #8
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d009      	beq.n	8006b08 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	6852      	ldr	r2, [r2, #4]
 8006b00:	b2d2      	uxtb	r2, r2
 8006b02:	4611      	mov	r1, r2
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	4798      	blx	r3
  }

  return USBD_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b087      	sub	sp, #28
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	3301      	adds	r3, #1
 8006b28:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006b30:	8a3b      	ldrh	r3, [r7, #16]
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	b21a      	sxth	r2, r3
 8006b36:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	b21b      	sxth	r3, r3
 8006b3e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006b40:	89fb      	ldrh	r3, [r7, #14]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
	...

08006b50 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b084      	sub	sp, #16
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b66:	2b40      	cmp	r3, #64	; 0x40
 8006b68:	d005      	beq.n	8006b76 <USBD_StdDevReq+0x26>
 8006b6a:	2b40      	cmp	r3, #64	; 0x40
 8006b6c:	d853      	bhi.n	8006c16 <USBD_StdDevReq+0xc6>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00b      	beq.n	8006b8a <USBD_StdDevReq+0x3a>
 8006b72:	2b20      	cmp	r3, #32
 8006b74:	d14f      	bne.n	8006c16 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	6839      	ldr	r1, [r7, #0]
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	4798      	blx	r3
 8006b84:	4603      	mov	r3, r0
 8006b86:	73fb      	strb	r3, [r7, #15]
      break;
 8006b88:	e04a      	b.n	8006c20 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	785b      	ldrb	r3, [r3, #1]
 8006b8e:	2b09      	cmp	r3, #9
 8006b90:	d83b      	bhi.n	8006c0a <USBD_StdDevReq+0xba>
 8006b92:	a201      	add	r2, pc, #4	; (adr r2, 8006b98 <USBD_StdDevReq+0x48>)
 8006b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b98:	08006bed 	.word	0x08006bed
 8006b9c:	08006c01 	.word	0x08006c01
 8006ba0:	08006c0b 	.word	0x08006c0b
 8006ba4:	08006bf7 	.word	0x08006bf7
 8006ba8:	08006c0b 	.word	0x08006c0b
 8006bac:	08006bcb 	.word	0x08006bcb
 8006bb0:	08006bc1 	.word	0x08006bc1
 8006bb4:	08006c0b 	.word	0x08006c0b
 8006bb8:	08006be3 	.word	0x08006be3
 8006bbc:	08006bd5 	.word	0x08006bd5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006bc0:	6839      	ldr	r1, [r7, #0]
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f9de 	bl	8006f84 <USBD_GetDescriptor>
          break;
 8006bc8:	e024      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006bca:	6839      	ldr	r1, [r7, #0]
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 fb43 	bl	8007258 <USBD_SetAddress>
          break;
 8006bd2:	e01f      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006bd4:	6839      	ldr	r1, [r7, #0]
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fb82 	bl	80072e0 <USBD_SetConfig>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	73fb      	strb	r3, [r7, #15]
          break;
 8006be0:	e018      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006be2:	6839      	ldr	r1, [r7, #0]
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 fc21 	bl	800742c <USBD_GetConfig>
          break;
 8006bea:	e013      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006bec:	6839      	ldr	r1, [r7, #0]
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 fc52 	bl	8007498 <USBD_GetStatus>
          break;
 8006bf4:	e00e      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006bf6:	6839      	ldr	r1, [r7, #0]
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fc81 	bl	8007500 <USBD_SetFeature>
          break;
 8006bfe:	e009      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fc90 	bl	8007528 <USBD_ClrFeature>
          break;
 8006c08:	e004      	b.n	8006c14 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fce7 	bl	80075e0 <USBD_CtlError>
          break;
 8006c12:	bf00      	nop
      }
      break;
 8006c14:	e004      	b.n	8006c20 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006c16:	6839      	ldr	r1, [r7, #0]
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 fce1 	bl	80075e0 <USBD_CtlError>
      break;
 8006c1e:	bf00      	nop
  }

  return ret;
 8006c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop

08006c2c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c42:	2b40      	cmp	r3, #64	; 0x40
 8006c44:	d005      	beq.n	8006c52 <USBD_StdItfReq+0x26>
 8006c46:	2b40      	cmp	r3, #64	; 0x40
 8006c48:	d82f      	bhi.n	8006caa <USBD_StdItfReq+0x7e>
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <USBD_StdItfReq+0x26>
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d12b      	bne.n	8006caa <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	2b02      	cmp	r3, #2
 8006c5e:	d81d      	bhi.n	8006c9c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	889b      	ldrh	r3, [r3, #4]
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d813      	bhi.n	8006c92 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	6839      	ldr	r1, [r7, #0]
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	4798      	blx	r3
 8006c78:	4603      	mov	r3, r0
 8006c7a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	88db      	ldrh	r3, [r3, #6]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d110      	bne.n	8006ca6 <USBD_StdItfReq+0x7a>
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d10d      	bne.n	8006ca6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 fd73 	bl	8007776 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006c90:	e009      	b.n	8006ca6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006c92:	6839      	ldr	r1, [r7, #0]
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f000 fca3 	bl	80075e0 <USBD_CtlError>
          break;
 8006c9a:	e004      	b.n	8006ca6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006c9c:	6839      	ldr	r1, [r7, #0]
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fc9e 	bl	80075e0 <USBD_CtlError>
          break;
 8006ca4:	e000      	b.n	8006ca8 <USBD_StdItfReq+0x7c>
          break;
 8006ca6:	bf00      	nop
      }
      break;
 8006ca8:	e004      	b.n	8006cb4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006caa:	6839      	ldr	r1, [r7, #0]
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 fc97 	bl	80075e0 <USBD_CtlError>
      break;
 8006cb2:	bf00      	nop
  }

  return ret;
 8006cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	889b      	ldrh	r3, [r3, #4]
 8006cd0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006cda:	2b40      	cmp	r3, #64	; 0x40
 8006cdc:	d007      	beq.n	8006cee <USBD_StdEPReq+0x30>
 8006cde:	2b40      	cmp	r3, #64	; 0x40
 8006ce0:	f200 8145 	bhi.w	8006f6e <USBD_StdEPReq+0x2b0>
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00c      	beq.n	8006d02 <USBD_StdEPReq+0x44>
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	f040 8140 	bne.w	8006f6e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	4798      	blx	r3
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8006d00:	e13a      	b.n	8006f78 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	785b      	ldrb	r3, [r3, #1]
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d007      	beq.n	8006d1a <USBD_StdEPReq+0x5c>
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	f300 8129 	bgt.w	8006f62 <USBD_StdEPReq+0x2a4>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d07f      	beq.n	8006e14 <USBD_StdEPReq+0x156>
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d03c      	beq.n	8006d92 <USBD_StdEPReq+0xd4>
 8006d18:	e123      	b.n	8006f62 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d002      	beq.n	8006d2c <USBD_StdEPReq+0x6e>
 8006d26:	2b03      	cmp	r3, #3
 8006d28:	d016      	beq.n	8006d58 <USBD_StdEPReq+0x9a>
 8006d2a:	e02c      	b.n	8006d86 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d2c:	7bbb      	ldrb	r3, [r7, #14]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00d      	beq.n	8006d4e <USBD_StdEPReq+0x90>
 8006d32:	7bbb      	ldrb	r3, [r7, #14]
 8006d34:	2b80      	cmp	r3, #128	; 0x80
 8006d36:	d00a      	beq.n	8006d4e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d38:	7bbb      	ldrb	r3, [r7, #14]
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f001 fa39 	bl	80081b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d42:	2180      	movs	r1, #128	; 0x80
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f001 fa35 	bl	80081b4 <USBD_LL_StallEP>
 8006d4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d4c:	e020      	b.n	8006d90 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006d4e:	6839      	ldr	r1, [r7, #0]
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fc45 	bl	80075e0 <USBD_CtlError>
              break;
 8006d56:	e01b      	b.n	8006d90 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	885b      	ldrh	r3, [r3, #2]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10e      	bne.n	8006d7e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006d60:	7bbb      	ldrb	r3, [r7, #14]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00b      	beq.n	8006d7e <USBD_StdEPReq+0xc0>
 8006d66:	7bbb      	ldrb	r3, [r7, #14]
 8006d68:	2b80      	cmp	r3, #128	; 0x80
 8006d6a:	d008      	beq.n	8006d7e <USBD_StdEPReq+0xc0>
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	88db      	ldrh	r3, [r3, #6]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d74:	7bbb      	ldrb	r3, [r7, #14]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 fa1b 	bl	80081b4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fcf9 	bl	8007776 <USBD_CtlSendStatus>

              break;
 8006d84:	e004      	b.n	8006d90 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006d86:	6839      	ldr	r1, [r7, #0]
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f000 fc29 	bl	80075e0 <USBD_CtlError>
              break;
 8006d8e:	bf00      	nop
          }
          break;
 8006d90:	e0ec      	b.n	8006f6c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d002      	beq.n	8006da4 <USBD_StdEPReq+0xe6>
 8006d9e:	2b03      	cmp	r3, #3
 8006da0:	d016      	beq.n	8006dd0 <USBD_StdEPReq+0x112>
 8006da2:	e030      	b.n	8006e06 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006da4:	7bbb      	ldrb	r3, [r7, #14]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00d      	beq.n	8006dc6 <USBD_StdEPReq+0x108>
 8006daa:	7bbb      	ldrb	r3, [r7, #14]
 8006dac:	2b80      	cmp	r3, #128	; 0x80
 8006dae:	d00a      	beq.n	8006dc6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006db0:	7bbb      	ldrb	r3, [r7, #14]
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f001 f9fd 	bl	80081b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006dba:	2180      	movs	r1, #128	; 0x80
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f001 f9f9 	bl	80081b4 <USBD_LL_StallEP>
 8006dc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006dc4:	e025      	b.n	8006e12 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006dc6:	6839      	ldr	r1, [r7, #0]
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fc09 	bl	80075e0 <USBD_CtlError>
              break;
 8006dce:	e020      	b.n	8006e12 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	885b      	ldrh	r3, [r3, #2]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d11b      	bne.n	8006e10 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006dd8:	7bbb      	ldrb	r3, [r7, #14]
 8006dda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d004      	beq.n	8006dec <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006de2:	7bbb      	ldrb	r3, [r7, #14]
 8006de4:	4619      	mov	r1, r3
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f001 fa03 	bl	80081f2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 fcc2 	bl	8007776 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	6839      	ldr	r1, [r7, #0]
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	4798      	blx	r3
 8006e00:	4603      	mov	r3, r0
 8006e02:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006e04:	e004      	b.n	8006e10 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006e06:	6839      	ldr	r1, [r7, #0]
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fbe9 	bl	80075e0 <USBD_CtlError>
              break;
 8006e0e:	e000      	b.n	8006e12 <USBD_StdEPReq+0x154>
              break;
 8006e10:	bf00      	nop
          }
          break;
 8006e12:	e0ab      	b.n	8006f6c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d002      	beq.n	8006e26 <USBD_StdEPReq+0x168>
 8006e20:	2b03      	cmp	r3, #3
 8006e22:	d032      	beq.n	8006e8a <USBD_StdEPReq+0x1cc>
 8006e24:	e097      	b.n	8006f56 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e26:	7bbb      	ldrb	r3, [r7, #14]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d007      	beq.n	8006e3c <USBD_StdEPReq+0x17e>
 8006e2c:	7bbb      	ldrb	r3, [r7, #14]
 8006e2e:	2b80      	cmp	r3, #128	; 0x80
 8006e30:	d004      	beq.n	8006e3c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006e32:	6839      	ldr	r1, [r7, #0]
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fbd3 	bl	80075e0 <USBD_CtlError>
                break;
 8006e3a:	e091      	b.n	8006f60 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	da0b      	bge.n	8006e5c <USBD_StdEPReq+0x19e>
 8006e44:	7bbb      	ldrb	r3, [r7, #14]
 8006e46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4413      	add	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	3310      	adds	r3, #16
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	4413      	add	r3, r2
 8006e58:	3304      	adds	r3, #4
 8006e5a:	e00b      	b.n	8006e74 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e5c:	7bbb      	ldrb	r3, [r7, #14]
 8006e5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e62:	4613      	mov	r3, r2
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	4413      	add	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4413      	add	r3, r2
 8006e72:	3304      	adds	r3, #4
 8006e74:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2202      	movs	r2, #2
 8006e80:	4619      	mov	r1, r3
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fc1d 	bl	80076c2 <USBD_CtlSendData>
              break;
 8006e88:	e06a      	b.n	8006f60 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006e8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	da11      	bge.n	8006eb6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006e92:	7bbb      	ldrb	r3, [r7, #14]
 8006e94:	f003 020f 	and.w	r2, r3, #15
 8006e98:	6879      	ldr	r1, [r7, #4]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	4413      	add	r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	440b      	add	r3, r1
 8006ea4:	3324      	adds	r3, #36	; 0x24
 8006ea6:	881b      	ldrh	r3, [r3, #0]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d117      	bne.n	8006edc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006eac:	6839      	ldr	r1, [r7, #0]
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fb96 	bl	80075e0 <USBD_CtlError>
                  break;
 8006eb4:	e054      	b.n	8006f60 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
 8006eb8:	f003 020f 	and.w	r2, r3, #15
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	440b      	add	r3, r1
 8006ec8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006ecc:	881b      	ldrh	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d104      	bne.n	8006edc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006ed2:	6839      	ldr	r1, [r7, #0]
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 fb83 	bl	80075e0 <USBD_CtlError>
                  break;
 8006eda:	e041      	b.n	8006f60 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006edc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	da0b      	bge.n	8006efc <USBD_StdEPReq+0x23e>
 8006ee4:	7bbb      	ldrb	r3, [r7, #14]
 8006ee6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006eea:	4613      	mov	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4413      	add	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	3310      	adds	r3, #16
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	4413      	add	r3, r2
 8006ef8:	3304      	adds	r3, #4
 8006efa:	e00b      	b.n	8006f14 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006efc:	7bbb      	ldrb	r3, [r7, #14]
 8006efe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f02:	4613      	mov	r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	4413      	add	r3, r2
 8006f12:	3304      	adds	r3, #4
 8006f14:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006f16:	7bbb      	ldrb	r3, [r7, #14]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <USBD_StdEPReq+0x264>
 8006f1c:	7bbb      	ldrb	r3, [r7, #14]
 8006f1e:	2b80      	cmp	r3, #128	; 0x80
 8006f20:	d103      	bne.n	8006f2a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	2200      	movs	r2, #0
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	e00e      	b.n	8006f48 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006f2a:	7bbb      	ldrb	r3, [r7, #14]
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f001 f97e 	bl	8008230 <USBD_LL_IsStallEP>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	e002      	b.n	8006f48 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	2200      	movs	r2, #0
 8006f46:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 fbb7 	bl	80076c2 <USBD_CtlSendData>
              break;
 8006f54:	e004      	b.n	8006f60 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006f56:	6839      	ldr	r1, [r7, #0]
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fb41 	bl	80075e0 <USBD_CtlError>
              break;
 8006f5e:	bf00      	nop
          }
          break;
 8006f60:	e004      	b.n	8006f6c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006f62:	6839      	ldr	r1, [r7, #0]
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fb3b 	bl	80075e0 <USBD_CtlError>
          break;
 8006f6a:	bf00      	nop
      }
      break;
 8006f6c:	e004      	b.n	8006f78 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006f6e:	6839      	ldr	r1, [r7, #0]
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 fb35 	bl	80075e0 <USBD_CtlError>
      break;
 8006f76:	bf00      	nop
  }

  return ret;
 8006f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
	...

08006f84 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	885b      	ldrh	r3, [r3, #2]
 8006f9e:	0a1b      	lsrs	r3, r3, #8
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	2b06      	cmp	r3, #6
 8006fa6:	f200 8128 	bhi.w	80071fa <USBD_GetDescriptor+0x276>
 8006faa:	a201      	add	r2, pc, #4	; (adr r2, 8006fb0 <USBD_GetDescriptor+0x2c>)
 8006fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb0:	08006fcd 	.word	0x08006fcd
 8006fb4:	08006fe5 	.word	0x08006fe5
 8006fb8:	08007025 	.word	0x08007025
 8006fbc:	080071fb 	.word	0x080071fb
 8006fc0:	080071fb 	.word	0x080071fb
 8006fc4:	0800719b 	.word	0x0800719b
 8006fc8:	080071c7 	.word	0x080071c7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	7c12      	ldrb	r2, [r2, #16]
 8006fd8:	f107 0108 	add.w	r1, r7, #8
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4798      	blx	r3
 8006fe0:	60f8      	str	r0, [r7, #12]
      break;
 8006fe2:	e112      	b.n	800720a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	7c1b      	ldrb	r3, [r3, #16]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10d      	bne.n	8007008 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff4:	f107 0208 	add.w	r2, r7, #8
 8006ff8:	4610      	mov	r0, r2
 8006ffa:	4798      	blx	r3
 8006ffc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	3301      	adds	r3, #1
 8007002:	2202      	movs	r2, #2
 8007004:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007006:	e100      	b.n	800720a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800700e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007010:	f107 0208 	add.w	r2, r7, #8
 8007014:	4610      	mov	r0, r2
 8007016:	4798      	blx	r3
 8007018:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	3301      	adds	r3, #1
 800701e:	2202      	movs	r2, #2
 8007020:	701a      	strb	r2, [r3, #0]
      break;
 8007022:	e0f2      	b.n	800720a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	885b      	ldrh	r3, [r3, #2]
 8007028:	b2db      	uxtb	r3, r3
 800702a:	2b05      	cmp	r3, #5
 800702c:	f200 80ac 	bhi.w	8007188 <USBD_GetDescriptor+0x204>
 8007030:	a201      	add	r2, pc, #4	; (adr r2, 8007038 <USBD_GetDescriptor+0xb4>)
 8007032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007036:	bf00      	nop
 8007038:	08007051 	.word	0x08007051
 800703c:	08007085 	.word	0x08007085
 8007040:	080070b9 	.word	0x080070b9
 8007044:	080070ed 	.word	0x080070ed
 8007048:	08007121 	.word	0x08007121
 800704c:	08007155 	.word	0x08007155
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00b      	beq.n	8007074 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	7c12      	ldrb	r2, [r2, #16]
 8007068:	f107 0108 	add.w	r1, r7, #8
 800706c:	4610      	mov	r0, r2
 800706e:	4798      	blx	r3
 8007070:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007072:	e091      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007074:	6839      	ldr	r1, [r7, #0]
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fab2 	bl	80075e0 <USBD_CtlError>
            err++;
 800707c:	7afb      	ldrb	r3, [r7, #11]
 800707e:	3301      	adds	r3, #1
 8007080:	72fb      	strb	r3, [r7, #11]
          break;
 8007082:	e089      	b.n	8007198 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00b      	beq.n	80070a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	7c12      	ldrb	r2, [r2, #16]
 800709c:	f107 0108 	add.w	r1, r7, #8
 80070a0:	4610      	mov	r0, r2
 80070a2:	4798      	blx	r3
 80070a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070a6:	e077      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070a8:	6839      	ldr	r1, [r7, #0]
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 fa98 	bl	80075e0 <USBD_CtlError>
            err++;
 80070b0:	7afb      	ldrb	r3, [r7, #11]
 80070b2:	3301      	adds	r3, #1
 80070b4:	72fb      	strb	r3, [r7, #11]
          break;
 80070b6:	e06f      	b.n	8007198 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00b      	beq.n	80070dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	7c12      	ldrb	r2, [r2, #16]
 80070d0:	f107 0108 	add.w	r1, r7, #8
 80070d4:	4610      	mov	r0, r2
 80070d6:	4798      	blx	r3
 80070d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070da:	e05d      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070dc:	6839      	ldr	r1, [r7, #0]
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 fa7e 	bl	80075e0 <USBD_CtlError>
            err++;
 80070e4:	7afb      	ldrb	r3, [r7, #11]
 80070e6:	3301      	adds	r3, #1
 80070e8:	72fb      	strb	r3, [r7, #11]
          break;
 80070ea:	e055      	b.n	8007198 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00b      	beq.n	8007110 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	7c12      	ldrb	r2, [r2, #16]
 8007104:	f107 0108 	add.w	r1, r7, #8
 8007108:	4610      	mov	r0, r2
 800710a:	4798      	blx	r3
 800710c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800710e:	e043      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007110:	6839      	ldr	r1, [r7, #0]
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 fa64 	bl	80075e0 <USBD_CtlError>
            err++;
 8007118:	7afb      	ldrb	r3, [r7, #11]
 800711a:	3301      	adds	r3, #1
 800711c:	72fb      	strb	r3, [r7, #11]
          break;
 800711e:	e03b      	b.n	8007198 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00b      	beq.n	8007144 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007132:	695b      	ldr	r3, [r3, #20]
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	7c12      	ldrb	r2, [r2, #16]
 8007138:	f107 0108 	add.w	r1, r7, #8
 800713c:	4610      	mov	r0, r2
 800713e:	4798      	blx	r3
 8007140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007142:	e029      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007144:	6839      	ldr	r1, [r7, #0]
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fa4a 	bl	80075e0 <USBD_CtlError>
            err++;
 800714c:	7afb      	ldrb	r3, [r7, #11]
 800714e:	3301      	adds	r3, #1
 8007150:	72fb      	strb	r3, [r7, #11]
          break;
 8007152:	e021      	b.n	8007198 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00b      	beq.n	8007178 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	7c12      	ldrb	r2, [r2, #16]
 800716c:	f107 0108 	add.w	r1, r7, #8
 8007170:	4610      	mov	r0, r2
 8007172:	4798      	blx	r3
 8007174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007176:	e00f      	b.n	8007198 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 fa30 	bl	80075e0 <USBD_CtlError>
            err++;
 8007180:	7afb      	ldrb	r3, [r7, #11]
 8007182:	3301      	adds	r3, #1
 8007184:	72fb      	strb	r3, [r7, #11]
          break;
 8007186:	e007      	b.n	8007198 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007188:	6839      	ldr	r1, [r7, #0]
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fa28 	bl	80075e0 <USBD_CtlError>
          err++;
 8007190:	7afb      	ldrb	r3, [r7, #11]
 8007192:	3301      	adds	r3, #1
 8007194:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007196:	bf00      	nop
      }
      break;
 8007198:	e037      	b.n	800720a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7c1b      	ldrb	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d109      	bne.n	80071b6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071aa:	f107 0208 	add.w	r2, r7, #8
 80071ae:	4610      	mov	r0, r2
 80071b0:	4798      	blx	r3
 80071b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071b4:	e029      	b.n	800720a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fa11 	bl	80075e0 <USBD_CtlError>
        err++;
 80071be:	7afb      	ldrb	r3, [r7, #11]
 80071c0:	3301      	adds	r3, #1
 80071c2:	72fb      	strb	r3, [r7, #11]
      break;
 80071c4:	e021      	b.n	800720a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	7c1b      	ldrb	r3, [r3, #16]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10d      	bne.n	80071ea <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d6:	f107 0208 	add.w	r2, r7, #8
 80071da:	4610      	mov	r0, r2
 80071dc:	4798      	blx	r3
 80071de:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	3301      	adds	r3, #1
 80071e4:	2207      	movs	r2, #7
 80071e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071e8:	e00f      	b.n	800720a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80071ea:	6839      	ldr	r1, [r7, #0]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f9f7 	bl	80075e0 <USBD_CtlError>
        err++;
 80071f2:	7afb      	ldrb	r3, [r7, #11]
 80071f4:	3301      	adds	r3, #1
 80071f6:	72fb      	strb	r3, [r7, #11]
      break;
 80071f8:	e007      	b.n	800720a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80071fa:	6839      	ldr	r1, [r7, #0]
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 f9ef 	bl	80075e0 <USBD_CtlError>
      err++;
 8007202:	7afb      	ldrb	r3, [r7, #11]
 8007204:	3301      	adds	r3, #1
 8007206:	72fb      	strb	r3, [r7, #11]
      break;
 8007208:	bf00      	nop
  }

  if (err != 0U)
 800720a:	7afb      	ldrb	r3, [r7, #11]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d11e      	bne.n	800724e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	88db      	ldrh	r3, [r3, #6]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d016      	beq.n	8007246 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007218:	893b      	ldrh	r3, [r7, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00e      	beq.n	800723c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	88da      	ldrh	r2, [r3, #6]
 8007222:	893b      	ldrh	r3, [r7, #8]
 8007224:	4293      	cmp	r3, r2
 8007226:	bf28      	it	cs
 8007228:	4613      	movcs	r3, r2
 800722a:	b29b      	uxth	r3, r3
 800722c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800722e:	893b      	ldrh	r3, [r7, #8]
 8007230:	461a      	mov	r2, r3
 8007232:	68f9      	ldr	r1, [r7, #12]
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 fa44 	bl	80076c2 <USBD_CtlSendData>
 800723a:	e009      	b.n	8007250 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f9ce 	bl	80075e0 <USBD_CtlError>
 8007244:	e004      	b.n	8007250 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fa95 	bl	8007776 <USBD_CtlSendStatus>
 800724c:	e000      	b.n	8007250 <USBD_GetDescriptor+0x2cc>
    return;
 800724e:	bf00      	nop
  }
}
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop

08007258 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
 8007260:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	889b      	ldrh	r3, [r3, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d131      	bne.n	80072ce <USBD_SetAddress+0x76>
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	88db      	ldrh	r3, [r3, #6]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d12d      	bne.n	80072ce <USBD_SetAddress+0x76>
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	885b      	ldrh	r3, [r3, #2]
 8007276:	2b7f      	cmp	r3, #127	; 0x7f
 8007278:	d829      	bhi.n	80072ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	885b      	ldrh	r3, [r3, #2]
 800727e:	b2db      	uxtb	r3, r3
 8007280:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007284:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b03      	cmp	r3, #3
 8007290:	d104      	bne.n	800729c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007292:	6839      	ldr	r1, [r7, #0]
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f9a3 	bl	80075e0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800729a:	e01d      	b.n	80072d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	7bfa      	ldrb	r2, [r7, #15]
 80072a0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80072a4:	7bfb      	ldrb	r3, [r7, #15]
 80072a6:	4619      	mov	r1, r3
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 ffed 	bl	8008288 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fa61 	bl	8007776 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d004      	beq.n	80072c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2202      	movs	r2, #2
 80072be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072c2:	e009      	b.n	80072d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072cc:	e004      	b.n	80072d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80072ce:	6839      	ldr	r1, [r7, #0]
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f985 	bl	80075e0 <USBD_CtlError>
  }
}
 80072d6:	bf00      	nop
 80072d8:	bf00      	nop
 80072da:	3710      	adds	r7, #16
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80072ea:	2300      	movs	r3, #0
 80072ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	885b      	ldrh	r3, [r3, #2]
 80072f2:	b2da      	uxtb	r2, r3
 80072f4:	4b4c      	ldr	r3, [pc, #304]	; (8007428 <USBD_SetConfig+0x148>)
 80072f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80072f8:	4b4b      	ldr	r3, [pc, #300]	; (8007428 <USBD_SetConfig+0x148>)
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d905      	bls.n	800730c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f96c 	bl	80075e0 <USBD_CtlError>
    return USBD_FAIL;
 8007308:	2303      	movs	r3, #3
 800730a:	e088      	b.n	800741e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d002      	beq.n	800731e <USBD_SetConfig+0x3e>
 8007318:	2b03      	cmp	r3, #3
 800731a:	d025      	beq.n	8007368 <USBD_SetConfig+0x88>
 800731c:	e071      	b.n	8007402 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800731e:	4b42      	ldr	r3, [pc, #264]	; (8007428 <USBD_SetConfig+0x148>)
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d01c      	beq.n	8007360 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007326:	4b40      	ldr	r3, [pc, #256]	; (8007428 <USBD_SetConfig+0x148>)
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007330:	4b3d      	ldr	r3, [pc, #244]	; (8007428 <USBD_SetConfig+0x148>)
 8007332:	781b      	ldrb	r3, [r3, #0]
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f7ff f948 	bl	80065cc <USBD_SetClassConfig>
 800733c:	4603      	mov	r3, r0
 800733e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007340:	7bfb      	ldrb	r3, [r7, #15]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d004      	beq.n	8007350 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007346:	6839      	ldr	r1, [r7, #0]
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 f949 	bl	80075e0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800734e:	e065      	b.n	800741c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 fa10 	bl	8007776 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2203      	movs	r2, #3
 800735a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800735e:	e05d      	b.n	800741c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fa08 	bl	8007776 <USBD_CtlSendStatus>
      break;
 8007366:	e059      	b.n	800741c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007368:	4b2f      	ldr	r3, [pc, #188]	; (8007428 <USBD_SetConfig+0x148>)
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d112      	bne.n	8007396 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007378:	4b2b      	ldr	r3, [pc, #172]	; (8007428 <USBD_SetConfig+0x148>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	461a      	mov	r2, r3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007382:	4b29      	ldr	r3, [pc, #164]	; (8007428 <USBD_SetConfig+0x148>)
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	4619      	mov	r1, r3
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f7ff f93b 	bl	8006604 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f9f1 	bl	8007776 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007394:	e042      	b.n	800741c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007396:	4b24      	ldr	r3, [pc, #144]	; (8007428 <USBD_SetConfig+0x148>)
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	461a      	mov	r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d02a      	beq.n	80073fa <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	4619      	mov	r1, r3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f7ff f929 	bl	8006604 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80073b2:	4b1d      	ldr	r3, [pc, #116]	; (8007428 <USBD_SetConfig+0x148>)
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	461a      	mov	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80073bc:	4b1a      	ldr	r3, [pc, #104]	; (8007428 <USBD_SetConfig+0x148>)
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	4619      	mov	r1, r3
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f7ff f902 	bl	80065cc <USBD_SetClassConfig>
 80073c8:	4603      	mov	r3, r0
 80073ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00f      	beq.n	80073f2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80073d2:	6839      	ldr	r1, [r7, #0]
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 f903 	bl	80075e0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	4619      	mov	r1, r3
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7ff f90e 	bl	8006604 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80073f0:	e014      	b.n	800741c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f9bf 	bl	8007776 <USBD_CtlSendStatus>
      break;
 80073f8:	e010      	b.n	800741c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f9bb 	bl	8007776 <USBD_CtlSendStatus>
      break;
 8007400:	e00c      	b.n	800741c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007402:	6839      	ldr	r1, [r7, #0]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 f8eb 	bl	80075e0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800740a:	4b07      	ldr	r3, [pc, #28]	; (8007428 <USBD_SetConfig+0x148>)
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7ff f8f7 	bl	8006604 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007416:	2303      	movs	r3, #3
 8007418:	73fb      	strb	r3, [r7, #15]
      break;
 800741a:	bf00      	nop
  }

  return ret;
 800741c:	7bfb      	ldrb	r3, [r7, #15]
}
 800741e:	4618      	mov	r0, r3
 8007420:	3710      	adds	r7, #16
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20000476 	.word	0x20000476

0800742c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	88db      	ldrh	r3, [r3, #6]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d004      	beq.n	8007448 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800743e:	6839      	ldr	r1, [r7, #0]
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 f8cd 	bl	80075e0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007446:	e023      	b.n	8007490 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800744e:	b2db      	uxtb	r3, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	dc02      	bgt.n	800745a <USBD_GetConfig+0x2e>
 8007454:	2b00      	cmp	r3, #0
 8007456:	dc03      	bgt.n	8007460 <USBD_GetConfig+0x34>
 8007458:	e015      	b.n	8007486 <USBD_GetConfig+0x5a>
 800745a:	2b03      	cmp	r3, #3
 800745c:	d00b      	beq.n	8007476 <USBD_GetConfig+0x4a>
 800745e:	e012      	b.n	8007486 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	3308      	adds	r3, #8
 800746a:	2201      	movs	r2, #1
 800746c:	4619      	mov	r1, r3
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f000 f927 	bl	80076c2 <USBD_CtlSendData>
        break;
 8007474:	e00c      	b.n	8007490 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	3304      	adds	r3, #4
 800747a:	2201      	movs	r2, #1
 800747c:	4619      	mov	r1, r3
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f91f 	bl	80076c2 <USBD_CtlSendData>
        break;
 8007484:	e004      	b.n	8007490 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007486:	6839      	ldr	r1, [r7, #0]
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f8a9 	bl	80075e0 <USBD_CtlError>
        break;
 800748e:	bf00      	nop
}
 8007490:	bf00      	nop
 8007492:	3708      	adds	r7, #8
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}

08007498 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
 80074a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	3b01      	subs	r3, #1
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d81e      	bhi.n	80074ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	88db      	ldrh	r3, [r3, #6]
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d004      	beq.n	80074c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80074b8:	6839      	ldr	r1, [r7, #0]
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 f890 	bl	80075e0 <USBD_CtlError>
        break;
 80074c0:	e01a      	b.n	80074f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d005      	beq.n	80074de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	68db      	ldr	r3, [r3, #12]
 80074d6:	f043 0202 	orr.w	r2, r3, #2
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	330c      	adds	r3, #12
 80074e2:	2202      	movs	r2, #2
 80074e4:	4619      	mov	r1, r3
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f8eb 	bl	80076c2 <USBD_CtlSendData>
      break;
 80074ec:	e004      	b.n	80074f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80074ee:	6839      	ldr	r1, [r7, #0]
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 f875 	bl	80075e0 <USBD_CtlError>
      break;
 80074f6:	bf00      	nop
  }
}
 80074f8:	bf00      	nop
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	885b      	ldrh	r3, [r3, #2]
 800750e:	2b01      	cmp	r3, #1
 8007510:	d106      	bne.n	8007520 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f92b 	bl	8007776 <USBD_CtlSendStatus>
  }
}
 8007520:	bf00      	nop
 8007522:	3708      	adds	r7, #8
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007538:	b2db      	uxtb	r3, r3
 800753a:	3b01      	subs	r3, #1
 800753c:	2b02      	cmp	r3, #2
 800753e:	d80b      	bhi.n	8007558 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	885b      	ldrh	r3, [r3, #2]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d10c      	bne.n	8007562 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 f910 	bl	8007776 <USBD_CtlSendStatus>
      }
      break;
 8007556:	e004      	b.n	8007562 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007558:	6839      	ldr	r1, [r7, #0]
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 f840 	bl	80075e0 <USBD_CtlError>
      break;
 8007560:	e000      	b.n	8007564 <USBD_ClrFeature+0x3c>
      break;
 8007562:	bf00      	nop
  }
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	781a      	ldrb	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	3301      	adds	r3, #1
 8007586:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	781a      	ldrb	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	3301      	adds	r3, #1
 8007594:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f7ff fabb 	bl	8006b12 <SWAPBYTE>
 800759c:	4603      	mov	r3, r0
 800759e:	461a      	mov	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3301      	adds	r3, #1
 80075a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	3301      	adds	r3, #1
 80075ae:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f7ff faae 	bl	8006b12 <SWAPBYTE>
 80075b6:	4603      	mov	r3, r0
 80075b8:	461a      	mov	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3301      	adds	r3, #1
 80075c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	3301      	adds	r3, #1
 80075c8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f7ff faa1 	bl	8006b12 <SWAPBYTE>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	80da      	strh	r2, [r3, #6]
}
 80075d8:	bf00      	nop
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80075ea:	2180      	movs	r1, #128	; 0x80
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fde1 	bl	80081b4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80075f2:	2100      	movs	r1, #0
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fddd 	bl	80081b4 <USBD_LL_StallEP>
}
 80075fa:	bf00      	nop
 80075fc:	3708      	adds	r7, #8
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b086      	sub	sp, #24
 8007606:	af00      	add	r7, sp, #0
 8007608:	60f8      	str	r0, [r7, #12]
 800760a:	60b9      	str	r1, [r7, #8]
 800760c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800760e:	2300      	movs	r3, #0
 8007610:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d036      	beq.n	8007686 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800761c:	6938      	ldr	r0, [r7, #16]
 800761e:	f000 f836 	bl	800768e <USBD_GetLen>
 8007622:	4603      	mov	r3, r0
 8007624:	3301      	adds	r3, #1
 8007626:	b29b      	uxth	r3, r3
 8007628:	005b      	lsls	r3, r3, #1
 800762a:	b29a      	uxth	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007630:	7dfb      	ldrb	r3, [r7, #23]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	4413      	add	r3, r2
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	7812      	ldrb	r2, [r2, #0]
 800763a:	701a      	strb	r2, [r3, #0]
  idx++;
 800763c:	7dfb      	ldrb	r3, [r7, #23]
 800763e:	3301      	adds	r3, #1
 8007640:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007642:	7dfb      	ldrb	r3, [r7, #23]
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	4413      	add	r3, r2
 8007648:	2203      	movs	r2, #3
 800764a:	701a      	strb	r2, [r3, #0]
  idx++;
 800764c:	7dfb      	ldrb	r3, [r7, #23]
 800764e:	3301      	adds	r3, #1
 8007650:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007652:	e013      	b.n	800767c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007654:	7dfb      	ldrb	r3, [r7, #23]
 8007656:	68ba      	ldr	r2, [r7, #8]
 8007658:	4413      	add	r3, r2
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	7812      	ldrb	r2, [r2, #0]
 800765e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	3301      	adds	r3, #1
 8007664:	613b      	str	r3, [r7, #16]
    idx++;
 8007666:	7dfb      	ldrb	r3, [r7, #23]
 8007668:	3301      	adds	r3, #1
 800766a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800766c:	7dfb      	ldrb	r3, [r7, #23]
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	4413      	add	r3, r2
 8007672:	2200      	movs	r2, #0
 8007674:	701a      	strb	r2, [r3, #0]
    idx++;
 8007676:	7dfb      	ldrb	r3, [r7, #23]
 8007678:	3301      	adds	r3, #1
 800767a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e7      	bne.n	8007654 <USBD_GetString+0x52>
 8007684:	e000      	b.n	8007688 <USBD_GetString+0x86>
    return;
 8007686:	bf00      	nop
  }
}
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}

0800768e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800768e:	b480      	push	{r7}
 8007690:	b085      	sub	sp, #20
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007696:	2300      	movs	r3, #0
 8007698:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800769e:	e005      	b.n	80076ac <USBD_GetLen+0x1e>
  {
    len++;
 80076a0:	7bfb      	ldrb	r3, [r7, #15]
 80076a2:	3301      	adds	r3, #1
 80076a4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	3301      	adds	r3, #1
 80076aa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	781b      	ldrb	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1f5      	bne.n	80076a0 <USBD_GetLen+0x12>
  }

  return len;
 80076b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	60f8      	str	r0, [r7, #12]
 80076ca:	60b9      	str	r1, [r7, #8]
 80076cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2202      	movs	r2, #2
 80076d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	2100      	movs	r1, #0
 80076e8:	68f8      	ldr	r0, [r7, #12]
 80076ea:	f000 fdec 	bl	80082c6 <USBD_LL_Transmit>

  return USBD_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	68ba      	ldr	r2, [r7, #8]
 8007708:	2100      	movs	r1, #0
 800770a:	68f8      	ldr	r0, [r7, #12]
 800770c:	f000 fddb 	bl	80082c6 <USBD_LL_Transmit>

  return USBD_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b084      	sub	sp, #16
 800771e:	af00      	add	r7, sp, #0
 8007720:	60f8      	str	r0, [r7, #12]
 8007722:	60b9      	str	r1, [r7, #8]
 8007724:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2203      	movs	r2, #3
 800772a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	68ba      	ldr	r2, [r7, #8]
 8007742:	2100      	movs	r1, #0
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f000 fddf 	bl	8008308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800774a:	2300      	movs	r3, #0
}
 800774c:	4618      	mov	r0, r3
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	2100      	movs	r1, #0
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f000 fdce 	bl	8008308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}

08007776 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007776:	b580      	push	{r7, lr}
 8007778:	b082      	sub	sp, #8
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2204      	movs	r2, #4
 8007782:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007786:	2300      	movs	r3, #0
 8007788:	2200      	movs	r2, #0
 800778a:	2100      	movs	r1, #0
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 fd9a 	bl	80082c6 <USBD_LL_Transmit>

  return USBD_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3708      	adds	r7, #8
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b082      	sub	sp, #8
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2205      	movs	r2, #5
 80077a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077ac:	2300      	movs	r3, #0
 80077ae:	2200      	movs	r2, #0
 80077b0:	2100      	movs	r1, #0
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fda8 	bl	8008308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
	...

080077c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80077c8:	2200      	movs	r2, #0
 80077ca:	4912      	ldr	r1, [pc, #72]	; (8007814 <MX_USB_DEVICE_Init+0x50>)
 80077cc:	4812      	ldr	r0, [pc, #72]	; (8007818 <MX_USB_DEVICE_Init+0x54>)
 80077ce:	f7fe fe8f 	bl	80064f0 <USBD_Init>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d001      	beq.n	80077dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80077d8:	f7f8 ffcc 	bl	8000774 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80077dc:	490f      	ldr	r1, [pc, #60]	; (800781c <MX_USB_DEVICE_Init+0x58>)
 80077de:	480e      	ldr	r0, [pc, #56]	; (8007818 <MX_USB_DEVICE_Init+0x54>)
 80077e0:	f7fe feb6 	bl	8006550 <USBD_RegisterClass>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d001      	beq.n	80077ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80077ea:	f7f8 ffc3 	bl	8000774 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80077ee:	490c      	ldr	r1, [pc, #48]	; (8007820 <MX_USB_DEVICE_Init+0x5c>)
 80077f0:	4809      	ldr	r0, [pc, #36]	; (8007818 <MX_USB_DEVICE_Init+0x54>)
 80077f2:	f7fe fdd7 	bl	80063a4 <USBD_CDC_RegisterInterface>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80077fc:	f7f8 ffba 	bl	8000774 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007800:	4805      	ldr	r0, [pc, #20]	; (8007818 <MX_USB_DEVICE_Init+0x54>)
 8007802:	f7fe fecc 	bl	800659e <USBD_Start>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d001      	beq.n	8007810 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800780c:	f7f8 ffb2 	bl	8000774 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007810:	bf00      	nop
 8007812:	bd80      	pop	{r7, pc}
 8007814:	20000158 	.word	0x20000158
 8007818:	200006e8 	.word	0x200006e8
 800781c:	2000003c 	.word	0x2000003c
 8007820:	20000144 	.word	0x20000144

08007824 <cdcAvailable>:
uint32_t rx_out;			//read buffer
uint32_t rx_len=512;
uint8_t rx_buf[512];

uint32_t cdcAvailable(void)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
	uint32_t ret;

	ret = (rx_in - rx_out) % rx_len;
 800782a:	4b0a      	ldr	r3, [pc, #40]	; (8007854 <cdcAvailable+0x30>)
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	4b0a      	ldr	r3, [pc, #40]	; (8007858 <cdcAvailable+0x34>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	4a09      	ldr	r2, [pc, #36]	; (800785c <cdcAvailable+0x38>)
 8007836:	6812      	ldr	r2, [r2, #0]
 8007838:	fbb3 f1f2 	udiv	r1, r3, r2
 800783c:	fb02 f201 	mul.w	r2, r2, r1
 8007840:	1a9b      	subs	r3, r3, r2
 8007842:	607b      	str	r3, [r7, #4]

	return ret;
 8007844:	687b      	ldr	r3, [r7, #4]
}
 8007846:	4618      	mov	r0, r3
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	200013c4 	.word	0x200013c4
 8007858:	200009b8 	.word	0x200009b8
 800785c:	20000140 	.word	0x20000140

08007860 <cdcRead>:

uint8_t cdcRead(void)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
	uint8_t ret;
	ret = rx_buf[rx_out];
 8007866:	4b0f      	ldr	r3, [pc, #60]	; (80078a4 <cdcRead+0x44>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a0f      	ldr	r2, [pc, #60]	; (80078a8 <cdcRead+0x48>)
 800786c:	5cd3      	ldrb	r3, [r2, r3]
 800786e:	71fb      	strb	r3, [r7, #7]

	if(rx_out != rx_in)
 8007870:	4b0c      	ldr	r3, [pc, #48]	; (80078a4 <cdcRead+0x44>)
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	4b0d      	ldr	r3, [pc, #52]	; (80078ac <cdcRead+0x4c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d00b      	beq.n	8007894 <cdcRead+0x34>
	{
		rx_out = (rx_out + 1) % rx_len;
 800787c:	4b09      	ldr	r3, [pc, #36]	; (80078a4 <cdcRead+0x44>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	3301      	adds	r3, #1
 8007882:	4a0b      	ldr	r2, [pc, #44]	; (80078b0 <cdcRead+0x50>)
 8007884:	6812      	ldr	r2, [r2, #0]
 8007886:	fbb3 f1f2 	udiv	r1, r3, r2
 800788a:	fb02 f201 	mul.w	r2, r2, r1
 800788e:	1a9b      	subs	r3, r3, r2
 8007890:	4a04      	ldr	r2, [pc, #16]	; (80078a4 <cdcRead+0x44>)
 8007892:	6013      	str	r3, [r2, #0]
	}
	return ret;
 8007894:	79fb      	ldrb	r3, [r7, #7]
}
 8007896:	4618      	mov	r0, r3
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	200009b8 	.word	0x200009b8
 80078a8:	200011c4 	.word	0x200011c4
 80078ac:	200013c4 	.word	0x200013c4
 80078b0:	20000140 	.word	0x20000140

080078b4 <cdcDataIn>:

void cdcDataIn(uint8_t rx_data)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	4603      	mov	r3, r0
 80078bc:	71fb      	strb	r3, [r7, #7]
	uint32_t next_rx_in;
	next_rx_in = (rx_in + 1) % rx_len;
 80078be:	4b0f      	ldr	r3, [pc, #60]	; (80078fc <cdcDataIn+0x48>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3301      	adds	r3, #1
 80078c4:	4a0e      	ldr	r2, [pc, #56]	; (8007900 <cdcDataIn+0x4c>)
 80078c6:	6812      	ldr	r2, [r2, #0]
 80078c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80078cc:	fb02 f201 	mul.w	r2, r2, r1
 80078d0:	1a9b      	subs	r3, r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]
	rx_buf[rx_in] = rx_data;
 80078d4:	4b09      	ldr	r3, [pc, #36]	; (80078fc <cdcDataIn+0x48>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	490a      	ldr	r1, [pc, #40]	; (8007904 <cdcDataIn+0x50>)
 80078da:	79fa      	ldrb	r2, [r7, #7]
 80078dc:	54ca      	strb	r2, [r1, r3]
	if(next_rx_in != rx_out)
 80078de:	4b0a      	ldr	r3, [pc, #40]	; (8007908 <cdcDataIn+0x54>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d002      	beq.n	80078ee <cdcDataIn+0x3a>
	{
		rx_in = next_rx_in;
 80078e8:	4a04      	ldr	r2, [pc, #16]	; (80078fc <cdcDataIn+0x48>)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6013      	str	r3, [r2, #0]
	}
}
 80078ee:	bf00      	nop
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	200013c4 	.word	0x200013c4
 8007900:	20000140 	.word	0x20000140
 8007904:	200011c4 	.word	0x200011c4
 8007908:	200009b8 	.word	0x200009b8

0800790c <cdcWrite>:
uint32_t cdcWrite(uint8_t *pData, uint32_t length)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
	uint32_t pre_time;
	uint8_t ret;

	pre_time = millis();
 8007916:	f7f8 febc 	bl	8000692 <millis>
 800791a:	60f8      	str	r0, [r7, #12]
	while(1)
	{
		ret = CDC_Transmit_FS(pData, length);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	b29b      	uxth	r3, r3
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 f916 	bl	8007b54 <CDC_Transmit_FS>
 8007928:	4603      	mov	r3, r0
 800792a:	72fb      	strb	r3, [r7, #11]

		if(ret == USBD_OK)
 800792c:	7afb      	ldrb	r3, [r7, #11]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d101      	bne.n	8007936 <cdcWrite+0x2a>
		{
			return length;
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	e00e      	b.n	8007954 <cdcWrite+0x48>
		}
		else if(ret == USBD_FAIL)
 8007936:	7afb      	ldrb	r3, [r7, #11]
 8007938:	2b03      	cmp	r3, #3
 800793a:	d101      	bne.n	8007940 <cdcWrite+0x34>
		{
			return 0;
 800793c:	2300      	movs	r3, #0
 800793e:	e009      	b.n	8007954 <cdcWrite+0x48>
		}

		if(millis() - pre_time >= 100)
 8007940:	f7f8 fea7 	bl	8000692 <millis>
 8007944:	4602      	mov	r2, r0
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	2b63      	cmp	r3, #99	; 0x63
 800794c:	d800      	bhi.n	8007950 <cdcWrite+0x44>
		ret = CDC_Transmit_FS(pData, length);
 800794e:	e7e5      	b.n	800791c <cdcWrite+0x10>
		{
			break;
 8007950:	bf00      	nop
		}

	}
	return 0;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007960:	2200      	movs	r2, #0
 8007962:	4905      	ldr	r1, [pc, #20]	; (8007978 <CDC_Init_FS+0x1c>)
 8007964:	4805      	ldr	r0, [pc, #20]	; (800797c <CDC_Init_FS+0x20>)
 8007966:	f7fe fd32 	bl	80063ce <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800796a:	4905      	ldr	r1, [pc, #20]	; (8007980 <CDC_Init_FS+0x24>)
 800796c:	4803      	ldr	r0, [pc, #12]	; (800797c <CDC_Init_FS+0x20>)
 800796e:	f7fe fd4c 	bl	800640a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007972:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007974:	4618      	mov	r0, r3
 8007976:	bd80      	pop	{r7, pc}
 8007978:	20000dc4 	.word	0x20000dc4
 800797c:	200006e8 	.word	0x200006e8
 8007980:	200009bc 	.word	0x200009bc

08007984 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007984:	b480      	push	{r7}
 8007986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007988:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800798a:	4618      	mov	r0, r3
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	4603      	mov	r3, r0
 800799c:	6039      	str	r1, [r7, #0]
 800799e:	71fb      	strb	r3, [r7, #7]
 80079a0:	4613      	mov	r3, r2
 80079a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80079a4:	79fb      	ldrb	r3, [r7, #7]
 80079a6:	2b23      	cmp	r3, #35	; 0x23
 80079a8:	f200 80a3 	bhi.w	8007af2 <CDC_Control_FS+0x15e>
 80079ac:	a201      	add	r2, pc, #4	; (adr r2, 80079b4 <CDC_Control_FS+0x20>)
 80079ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b2:	bf00      	nop
 80079b4:	08007af3 	.word	0x08007af3
 80079b8:	08007af3 	.word	0x08007af3
 80079bc:	08007af3 	.word	0x08007af3
 80079c0:	08007af3 	.word	0x08007af3
 80079c4:	08007af3 	.word	0x08007af3
 80079c8:	08007af3 	.word	0x08007af3
 80079cc:	08007af3 	.word	0x08007af3
 80079d0:	08007af3 	.word	0x08007af3
 80079d4:	08007af3 	.word	0x08007af3
 80079d8:	08007af3 	.word	0x08007af3
 80079dc:	08007af3 	.word	0x08007af3
 80079e0:	08007af3 	.word	0x08007af3
 80079e4:	08007af3 	.word	0x08007af3
 80079e8:	08007af3 	.word	0x08007af3
 80079ec:	08007af3 	.word	0x08007af3
 80079f0:	08007af3 	.word	0x08007af3
 80079f4:	08007af3 	.word	0x08007af3
 80079f8:	08007af3 	.word	0x08007af3
 80079fc:	08007af3 	.word	0x08007af3
 8007a00:	08007af3 	.word	0x08007af3
 8007a04:	08007af3 	.word	0x08007af3
 8007a08:	08007af3 	.word	0x08007af3
 8007a0c:	08007af3 	.word	0x08007af3
 8007a10:	08007af3 	.word	0x08007af3
 8007a14:	08007af3 	.word	0x08007af3
 8007a18:	08007af3 	.word	0x08007af3
 8007a1c:	08007af3 	.word	0x08007af3
 8007a20:	08007af3 	.word	0x08007af3
 8007a24:	08007af3 	.word	0x08007af3
 8007a28:	08007af3 	.word	0x08007af3
 8007a2c:	08007af3 	.word	0x08007af3
 8007a30:	08007af3 	.word	0x08007af3
 8007a34:	08007a45 	.word	0x08007a45
 8007a38:	08007a9f 	.word	0x08007a9f
 8007a3c:	08007af3 	.word	0x08007af3
 8007a40:	08007af3 	.word	0x08007af3
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING: // MCU?? ????? set
    	LineCoding.bitrate 		 = (uint32_t)(pbuf[0]);
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	461a      	mov	r2, r3
 8007a4a:	4b2e      	ldr	r3, [pc, #184]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a4c:	601a      	str	r2, [r3, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[1]) << 8;
 8007a4e:	4b2d      	ldr	r3, [pc, #180]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a50:	681a      	ldr	r2, [r3, #0]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	3301      	adds	r3, #1
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	021b      	lsls	r3, r3, #8
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	4a29      	ldr	r2, [pc, #164]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a5e:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[2]) << 16;
 8007a60:	4b28      	ldr	r3, [pc, #160]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	3302      	adds	r3, #2
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	041b      	lsls	r3, r3, #16
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	4a25      	ldr	r2, [pc, #148]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a70:	6013      	str	r3, [r2, #0]
    	LineCoding.bitrate 		|= (uint32_t)(pbuf[3]) << 24;
 8007a72:	4b24      	ldr	r3, [pc, #144]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	3303      	adds	r3, #3
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	061b      	lsls	r3, r3, #24
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	4a20      	ldr	r2, [pc, #128]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a82:	6013      	str	r3, [r2, #0]
    	LineCoding.format 		 = pbuf[4];
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	791a      	ldrb	r2, [r3, #4]
 8007a88:	4b1e      	ldr	r3, [pc, #120]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a8a:	711a      	strb	r2, [r3, #4]
    	LineCoding.paritytype  = pbuf[5];
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	795a      	ldrb	r2, [r3, #5]
 8007a90:	4b1c      	ldr	r3, [pc, #112]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a92:	715a      	strb	r2, [r3, #5]
    	LineCoding.datatype 	 = pbuf[6];
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	799a      	ldrb	r2, [r3, #6]
 8007a98:	4b1a      	ldr	r3, [pc, #104]	; (8007b04 <CDC_Control_FS+0x170>)
 8007a9a:	719a      	strb	r2, [r3, #6]
    break;
 8007a9c:	e02a      	b.n	8007af4 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING: // PC?? ????? ????
    	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8007a9e:	4b19      	ldr	r3, [pc, #100]	; (8007b04 <CDC_Control_FS+0x170>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	701a      	strb	r2, [r3, #0]
    	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8007aa8:	4b16      	ldr	r3, [pc, #88]	; (8007b04 <CDC_Control_FS+0x170>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	0a1a      	lsrs	r2, r3, #8
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	b2d2      	uxtb	r2, r2
 8007ab4:	701a      	strb	r2, [r3, #0]
    	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8007ab6:	4b13      	ldr	r3, [pc, #76]	; (8007b04 <CDC_Control_FS+0x170>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	0c1a      	lsrs	r2, r3, #16
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	3302      	adds	r3, #2
 8007ac0:	b2d2      	uxtb	r2, r2
 8007ac2:	701a      	strb	r2, [r3, #0]
    	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8007ac4:	4b0f      	ldr	r3, [pc, #60]	; (8007b04 <CDC_Control_FS+0x170>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	0e1a      	lsrs	r2, r3, #24
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	3303      	adds	r3, #3
 8007ace:	b2d2      	uxtb	r2, r2
 8007ad0:	701a      	strb	r2, [r3, #0]
    	pbuf[4] = LineCoding.format;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	3304      	adds	r3, #4
 8007ad6:	4a0b      	ldr	r2, [pc, #44]	; (8007b04 <CDC_Control_FS+0x170>)
 8007ad8:	7912      	ldrb	r2, [r2, #4]
 8007ada:	701a      	strb	r2, [r3, #0]
    	pbuf[5] = LineCoding.paritytype;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	3305      	adds	r3, #5
 8007ae0:	4a08      	ldr	r2, [pc, #32]	; (8007b04 <CDC_Control_FS+0x170>)
 8007ae2:	7952      	ldrb	r2, [r2, #5]
 8007ae4:	701a      	strb	r2, [r3, #0]
    	pbuf[6] = LineCoding.datatype;
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	3306      	adds	r3, #6
 8007aea:	4a06      	ldr	r2, [pc, #24]	; (8007b04 <CDC_Control_FS+0x170>)
 8007aec:	7992      	ldrb	r2, [r2, #6]
 8007aee:	701a      	strb	r2, [r3, #0]
    break;
 8007af0:	e000      	b.n	8007af4 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007af2:	bf00      	nop
  }

  return (USBD_OK);
 8007af4:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	370c      	adds	r7, #12
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	20000dbc 	.word	0x20000dbc

08007b08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007b12:	6879      	ldr	r1, [r7, #4]
 8007b14:	480e      	ldr	r0, [pc, #56]	; (8007b50 <CDC_Receive_FS+0x48>)
 8007b16:	f7fe fc78 	bl	800640a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007b1a:	480d      	ldr	r0, [pc, #52]	; (8007b50 <CDC_Receive_FS+0x48>)
 8007b1c:	f7fe fcbe 	bl	800649c <USBD_CDC_ReceivePacket>

  for(int i = 0 ; i < *Len ; i++)
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]
 8007b24:	e009      	b.n	8007b3a <CDC_Receive_FS+0x32>
  {
  	cdcDataIn(Buf[i]);// ???? ? data in
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7ff fec0 	bl	80078b4 <cdcDataIn>
  for(int i = 0 ; i < *Len ; i++)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	3301      	adds	r3, #1
 8007b38:	60fb      	str	r3, [r7, #12]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d8f0      	bhi.n	8007b26 <CDC_Receive_FS+0x1e>
  }
  return (USBD_OK);
 8007b44:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3710      	adds	r7, #16
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	200006e8 	.word	0x200006e8

08007b54 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007b60:	2300      	movs	r3, #0
 8007b62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007b64:	4b0d      	ldr	r3, [pc, #52]	; (8007b9c <CDC_Transmit_FS+0x48>)
 8007b66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b6a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e00b      	b.n	8007b92 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007b7a:	887b      	ldrh	r3, [r7, #2]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	6879      	ldr	r1, [r7, #4]
 8007b80:	4806      	ldr	r0, [pc, #24]	; (8007b9c <CDC_Transmit_FS+0x48>)
 8007b82:	f7fe fc24 	bl	80063ce <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007b86:	4805      	ldr	r0, [pc, #20]	; (8007b9c <CDC_Transmit_FS+0x48>)
 8007b88:	f7fe fc58 	bl	800643c <USBD_CDC_TransmitPacket>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	200006e8 	.word	0x200006e8

08007ba0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b087      	sub	sp, #28
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	4613      	mov	r3, r2
 8007bac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007bb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	371c      	adds	r7, #28
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
	...

08007bc4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	4603      	mov	r3, r0
 8007bcc:	6039      	str	r1, [r7, #0]
 8007bce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	2212      	movs	r2, #18
 8007bd4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007bd6:	4b03      	ldr	r3, [pc, #12]	; (8007be4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	20000174 	.word	0x20000174

08007be8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b083      	sub	sp, #12
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	4603      	mov	r3, r0
 8007bf0:	6039      	str	r1, [r7, #0]
 8007bf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007bfa:	4b03      	ldr	r3, [pc, #12]	; (8007c08 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	20000188 	.word	0x20000188

08007c0c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	4603      	mov	r3, r0
 8007c14:	6039      	str	r1, [r7, #0]
 8007c16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007c18:	79fb      	ldrb	r3, [r7, #7]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d105      	bne.n	8007c2a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	4907      	ldr	r1, [pc, #28]	; (8007c40 <USBD_FS_ProductStrDescriptor+0x34>)
 8007c22:	4808      	ldr	r0, [pc, #32]	; (8007c44 <USBD_FS_ProductStrDescriptor+0x38>)
 8007c24:	f7ff fced 	bl	8007602 <USBD_GetString>
 8007c28:	e004      	b.n	8007c34 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007c2a:	683a      	ldr	r2, [r7, #0]
 8007c2c:	4904      	ldr	r1, [pc, #16]	; (8007c40 <USBD_FS_ProductStrDescriptor+0x34>)
 8007c2e:	4805      	ldr	r0, [pc, #20]	; (8007c44 <USBD_FS_ProductStrDescriptor+0x38>)
 8007c30:	f7ff fce7 	bl	8007602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c34:	4b02      	ldr	r3, [pc, #8]	; (8007c40 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	200013c8 	.word	0x200013c8
 8007c44:	08008d3c 	.word	0x08008d3c

08007c48 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	4603      	mov	r3, r0
 8007c50:	6039      	str	r1, [r7, #0]
 8007c52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	4904      	ldr	r1, [pc, #16]	; (8007c68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007c58:	4804      	ldr	r0, [pc, #16]	; (8007c6c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007c5a:	f7ff fcd2 	bl	8007602 <USBD_GetString>
  return USBD_StrDesc;
 8007c5e:	4b02      	ldr	r3, [pc, #8]	; (8007c68 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3708      	adds	r7, #8
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	200013c8 	.word	0x200013c8
 8007c6c:	08008d54 	.word	0x08008d54

08007c70 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b082      	sub	sp, #8
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	4603      	mov	r3, r0
 8007c78:	6039      	str	r1, [r7, #0]
 8007c7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	221a      	movs	r2, #26
 8007c80:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007c82:	f000 f843 	bl	8007d0c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007c86:	4b02      	ldr	r3, [pc, #8]	; (8007c90 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	2000018c 	.word	0x2000018c

08007c94 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b082      	sub	sp, #8
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	6039      	str	r1, [r7, #0]
 8007c9e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007ca0:	79fb      	ldrb	r3, [r7, #7]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d105      	bne.n	8007cb2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	4907      	ldr	r1, [pc, #28]	; (8007cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007caa:	4808      	ldr	r0, [pc, #32]	; (8007ccc <USBD_FS_ConfigStrDescriptor+0x38>)
 8007cac:	f7ff fca9 	bl	8007602 <USBD_GetString>
 8007cb0:	e004      	b.n	8007cbc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	4904      	ldr	r1, [pc, #16]	; (8007cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007cb6:	4805      	ldr	r0, [pc, #20]	; (8007ccc <USBD_FS_ConfigStrDescriptor+0x38>)
 8007cb8:	f7ff fca3 	bl	8007602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007cbc:	4b02      	ldr	r3, [pc, #8]	; (8007cc8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	200013c8 	.word	0x200013c8
 8007ccc:	08008d68 	.word	0x08008d68

08007cd0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	6039      	str	r1, [r7, #0]
 8007cda:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007cdc:	79fb      	ldrb	r3, [r7, #7]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d105      	bne.n	8007cee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007ce2:	683a      	ldr	r2, [r7, #0]
 8007ce4:	4907      	ldr	r1, [pc, #28]	; (8007d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007ce6:	4808      	ldr	r0, [pc, #32]	; (8007d08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007ce8:	f7ff fc8b 	bl	8007602 <USBD_GetString>
 8007cec:	e004      	b.n	8007cf8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	4904      	ldr	r1, [pc, #16]	; (8007d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007cf2:	4805      	ldr	r0, [pc, #20]	; (8007d08 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007cf4:	f7ff fc85 	bl	8007602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007cf8:	4b02      	ldr	r3, [pc, #8]	; (8007d04 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3708      	adds	r7, #8
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	200013c8 	.word	0x200013c8
 8007d08:	08008d74 	.word	0x08008d74

08007d0c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007d12:	4b0f      	ldr	r3, [pc, #60]	; (8007d50 <Get_SerialNum+0x44>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007d18:	4b0e      	ldr	r3, [pc, #56]	; (8007d54 <Get_SerialNum+0x48>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007d1e:	4b0e      	ldr	r3, [pc, #56]	; (8007d58 <Get_SerialNum+0x4c>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4413      	add	r3, r2
 8007d2a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d009      	beq.n	8007d46 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007d32:	2208      	movs	r2, #8
 8007d34:	4909      	ldr	r1, [pc, #36]	; (8007d5c <Get_SerialNum+0x50>)
 8007d36:	68f8      	ldr	r0, [r7, #12]
 8007d38:	f000 f814 	bl	8007d64 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007d3c:	2204      	movs	r2, #4
 8007d3e:	4908      	ldr	r1, [pc, #32]	; (8007d60 <Get_SerialNum+0x54>)
 8007d40:	68b8      	ldr	r0, [r7, #8]
 8007d42:	f000 f80f 	bl	8007d64 <IntToUnicode>
  }
}
 8007d46:	bf00      	nop
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	1fff7a10 	.word	0x1fff7a10
 8007d54:	1fff7a14 	.word	0x1fff7a14
 8007d58:	1fff7a18 	.word	0x1fff7a18
 8007d5c:	2000018e 	.word	0x2000018e
 8007d60:	2000019e 	.word	0x2000019e

08007d64 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b087      	sub	sp, #28
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	60f8      	str	r0, [r7, #12]
 8007d6c:	60b9      	str	r1, [r7, #8]
 8007d6e:	4613      	mov	r3, r2
 8007d70:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007d72:	2300      	movs	r3, #0
 8007d74:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007d76:	2300      	movs	r3, #0
 8007d78:	75fb      	strb	r3, [r7, #23]
 8007d7a:	e027      	b.n	8007dcc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	0f1b      	lsrs	r3, r3, #28
 8007d80:	2b09      	cmp	r3, #9
 8007d82:	d80b      	bhi.n	8007d9c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	0f1b      	lsrs	r3, r3, #28
 8007d88:	b2da      	uxtb	r2, r3
 8007d8a:	7dfb      	ldrb	r3, [r7, #23]
 8007d8c:	005b      	lsls	r3, r3, #1
 8007d8e:	4619      	mov	r1, r3
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	440b      	add	r3, r1
 8007d94:	3230      	adds	r2, #48	; 0x30
 8007d96:	b2d2      	uxtb	r2, r2
 8007d98:	701a      	strb	r2, [r3, #0]
 8007d9a:	e00a      	b.n	8007db2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	0f1b      	lsrs	r3, r3, #28
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	7dfb      	ldrb	r3, [r7, #23]
 8007da4:	005b      	lsls	r3, r3, #1
 8007da6:	4619      	mov	r1, r3
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	440b      	add	r3, r1
 8007dac:	3237      	adds	r2, #55	; 0x37
 8007dae:	b2d2      	uxtb	r2, r2
 8007db0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	011b      	lsls	r3, r3, #4
 8007db6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007db8:	7dfb      	ldrb	r3, [r7, #23]
 8007dba:	005b      	lsls	r3, r3, #1
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	4413      	add	r3, r2
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	75fb      	strb	r3, [r7, #23]
 8007dcc:	7dfa      	ldrb	r2, [r7, #23]
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d3d3      	bcc.n	8007d7c <IntToUnicode+0x18>
  }
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop
 8007dd8:	371c      	adds	r7, #28
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr
	...

08007de4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b08a      	sub	sp, #40	; 0x28
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007dec:	f107 0314 	add.w	r3, r7, #20
 8007df0:	2200      	movs	r2, #0
 8007df2:	601a      	str	r2, [r3, #0]
 8007df4:	605a      	str	r2, [r3, #4]
 8007df6:	609a      	str	r2, [r3, #8]
 8007df8:	60da      	str	r2, [r3, #12]
 8007dfa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e04:	d13a      	bne.n	8007e7c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e06:	2300      	movs	r3, #0
 8007e08:	613b      	str	r3, [r7, #16]
 8007e0a:	4b1e      	ldr	r3, [pc, #120]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e0e:	4a1d      	ldr	r2, [pc, #116]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e10:	f043 0301 	orr.w	r3, r3, #1
 8007e14:	6313      	str	r3, [r2, #48]	; 0x30
 8007e16:	4b1b      	ldr	r3, [pc, #108]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1a:	f003 0301 	and.w	r3, r3, #1
 8007e1e:	613b      	str	r3, [r7, #16]
 8007e20:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007e22:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007e26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e28:	2302      	movs	r3, #2
 8007e2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e30:	2303      	movs	r3, #3
 8007e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007e34:	230a      	movs	r3, #10
 8007e36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e38:	f107 0314 	add.w	r3, r7, #20
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4812      	ldr	r0, [pc, #72]	; (8007e88 <HAL_PCD_MspInit+0xa4>)
 8007e40:	f7f9 fb70 	bl	8001524 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007e44:	4b0f      	ldr	r3, [pc, #60]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e48:	4a0e      	ldr	r2, [pc, #56]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e4e:	6353      	str	r3, [r2, #52]	; 0x34
 8007e50:	2300      	movs	r3, #0
 8007e52:	60fb      	str	r3, [r7, #12]
 8007e54:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e58:	4a0a      	ldr	r2, [pc, #40]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e5e:	6453      	str	r3, [r2, #68]	; 0x44
 8007e60:	4b08      	ldr	r3, [pc, #32]	; (8007e84 <HAL_PCD_MspInit+0xa0>)
 8007e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2100      	movs	r1, #0
 8007e70:	2043      	movs	r0, #67	; 0x43
 8007e72:	f7f9 fa8e 	bl	8001392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007e76:	2043      	movs	r0, #67	; 0x43
 8007e78:	f7f9 faa7 	bl	80013ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007e7c:	bf00      	nop
 8007e7e:	3728      	adds	r7, #40	; 0x28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	40023800 	.word	0x40023800
 8007e88:	40020000 	.word	0x40020000

08007e8c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	f7fe fbc6 	bl	8006634 <USBD_LL_SetupStage>
}
 8007ea8:	bf00      	nop
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007ec2:	78fa      	ldrb	r2, [r7, #3]
 8007ec4:	6879      	ldr	r1, [r7, #4]
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	00db      	lsls	r3, r3, #3
 8007eca:	1a9b      	subs	r3, r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	440b      	add	r3, r1
 8007ed0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	78fb      	ldrb	r3, [r7, #3]
 8007ed8:	4619      	mov	r1, r3
 8007eda:	f7fe fc00 	bl	80066de <USBD_LL_DataOutStage>
}
 8007ede:	bf00      	nop
 8007ee0:	3708      	adds	r7, #8
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b082      	sub	sp, #8
 8007eea:	af00      	add	r7, sp, #0
 8007eec:	6078      	str	r0, [r7, #4]
 8007eee:	460b      	mov	r3, r1
 8007ef0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007ef8:	78fa      	ldrb	r2, [r7, #3]
 8007efa:	6879      	ldr	r1, [r7, #4]
 8007efc:	4613      	mov	r3, r2
 8007efe:	00db      	lsls	r3, r3, #3
 8007f00:	1a9b      	subs	r3, r3, r2
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	440b      	add	r3, r1
 8007f06:	3348      	adds	r3, #72	; 0x48
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	78fb      	ldrb	r3, [r7, #3]
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	f7fe fc49 	bl	80067a4 <USBD_LL_DataInStage>
}
 8007f12:	bf00      	nop
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b082      	sub	sp, #8
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe fd5d 	bl	80069e8 <USBD_LL_SOF>
}
 8007f2e:	bf00      	nop
 8007f30:	3708      	adds	r7, #8
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b084      	sub	sp, #16
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d001      	beq.n	8007f4e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007f4a:	f7f8 fc13 	bl	8000774 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007f54:	7bfa      	ldrb	r2, [r7, #15]
 8007f56:	4611      	mov	r1, r2
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7fe fd07 	bl	800696c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007f64:	4618      	mov	r0, r3
 8007f66:	f7fe fcb3 	bl	80068d0 <USBD_LL_Reset>
}
 8007f6a:	bf00      	nop
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
	...

08007f74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b082      	sub	sp, #8
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fe fd02 	bl	800698c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	6812      	ldr	r2, [r2, #0]
 8007f96:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007f9a:	f043 0301 	orr.w	r3, r3, #1
 8007f9e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6a1b      	ldr	r3, [r3, #32]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d005      	beq.n	8007fb4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007fa8:	4b04      	ldr	r3, [pc, #16]	; (8007fbc <HAL_PCD_SuspendCallback+0x48>)
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	4a03      	ldr	r2, [pc, #12]	; (8007fbc <HAL_PCD_SuspendCallback+0x48>)
 8007fae:	f043 0306 	orr.w	r3, r3, #6
 8007fb2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007fb4:	bf00      	nop
 8007fb6:	3708      	adds	r7, #8
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	e000ed00 	.word	0xe000ed00

08007fc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fe fcf2 	bl	80069b8 <USBD_LL_Resume>
}
 8007fd4:	bf00      	nop
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	4611      	mov	r1, r2
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7fe fd40 	bl	8006a78 <USBD_LL_IsoOUTIncomplete>
}
 8007ff8:	bf00      	nop
 8007ffa:	3708      	adds	r7, #8
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	460b      	mov	r3, r1
 800800a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008012:	78fa      	ldrb	r2, [r7, #3]
 8008014:	4611      	mov	r1, r2
 8008016:	4618      	mov	r0, r3
 8008018:	f7fe fd08 	bl	8006a2c <USBD_LL_IsoINIncomplete>
}
 800801c:	bf00      	nop
 800801e:	3708      	adds	r7, #8
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b082      	sub	sp, #8
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008032:	4618      	mov	r0, r3
 8008034:	f7fe fd46 	bl	8006ac4 <USBD_LL_DevConnected>
}
 8008038:	bf00      	nop
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800804e:	4618      	mov	r0, r3
 8008050:	f7fe fd43 	bl	8006ada <USBD_LL_DevDisconnected>
}
 8008054:	bf00      	nop
 8008056:	3708      	adds	r7, #8
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d13c      	bne.n	80080e6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800806c:	4a20      	ldr	r2, [pc, #128]	; (80080f0 <USBD_LL_Init+0x94>)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a1e      	ldr	r2, [pc, #120]	; (80080f0 <USBD_LL_Init+0x94>)
 8008078:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800807c:	4b1c      	ldr	r3, [pc, #112]	; (80080f0 <USBD_LL_Init+0x94>)
 800807e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008082:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008084:	4b1a      	ldr	r3, [pc, #104]	; (80080f0 <USBD_LL_Init+0x94>)
 8008086:	2204      	movs	r2, #4
 8008088:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800808a:	4b19      	ldr	r3, [pc, #100]	; (80080f0 <USBD_LL_Init+0x94>)
 800808c:	2202      	movs	r2, #2
 800808e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008090:	4b17      	ldr	r3, [pc, #92]	; (80080f0 <USBD_LL_Init+0x94>)
 8008092:	2200      	movs	r2, #0
 8008094:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008096:	4b16      	ldr	r3, [pc, #88]	; (80080f0 <USBD_LL_Init+0x94>)
 8008098:	2202      	movs	r2, #2
 800809a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800809c:	4b14      	ldr	r3, [pc, #80]	; (80080f0 <USBD_LL_Init+0x94>)
 800809e:	2200      	movs	r2, #0
 80080a0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80080a2:	4b13      	ldr	r3, [pc, #76]	; (80080f0 <USBD_LL_Init+0x94>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80080a8:	4b11      	ldr	r3, [pc, #68]	; (80080f0 <USBD_LL_Init+0x94>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80080ae:	4b10      	ldr	r3, [pc, #64]	; (80080f0 <USBD_LL_Init+0x94>)
 80080b0:	2200      	movs	r2, #0
 80080b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80080b4:	4b0e      	ldr	r3, [pc, #56]	; (80080f0 <USBD_LL_Init+0x94>)
 80080b6:	2200      	movs	r2, #0
 80080b8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80080ba:	480d      	ldr	r0, [pc, #52]	; (80080f0 <USBD_LL_Init+0x94>)
 80080bc:	f7f9 fbe9 	bl	8001892 <HAL_PCD_Init>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d001      	beq.n	80080ca <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80080c6:	f7f8 fb55 	bl	8000774 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80080ca:	2180      	movs	r1, #128	; 0x80
 80080cc:	4808      	ldr	r0, [pc, #32]	; (80080f0 <USBD_LL_Init+0x94>)
 80080ce:	f7fa fd46 	bl	8002b5e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80080d2:	2240      	movs	r2, #64	; 0x40
 80080d4:	2100      	movs	r1, #0
 80080d6:	4806      	ldr	r0, [pc, #24]	; (80080f0 <USBD_LL_Init+0x94>)
 80080d8:	f7fa fcfa 	bl	8002ad0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80080dc:	2280      	movs	r2, #128	; 0x80
 80080de:	2101      	movs	r1, #1
 80080e0:	4803      	ldr	r0, [pc, #12]	; (80080f0 <USBD_LL_Init+0x94>)
 80080e2:	f7fa fcf5 	bl	8002ad0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	200015c8 	.word	0x200015c8

080080f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80080fc:	2300      	movs	r3, #0
 80080fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008100:	2300      	movs	r3, #0
 8008102:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800810a:	4618      	mov	r0, r3
 800810c:	f7f9 fcde 	bl	8001acc <HAL_PCD_Start>
 8008110:	4603      	mov	r3, r0
 8008112:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008114:	7bfb      	ldrb	r3, [r7, #15]
 8008116:	4618      	mov	r0, r3
 8008118:	f000 f942 	bl	80083a0 <USBD_Get_USB_Status>
 800811c:	4603      	mov	r3, r0
 800811e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008120:	7bbb      	ldrb	r3, [r7, #14]
}
 8008122:	4618      	mov	r0, r3
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}

0800812a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800812a:	b580      	push	{r7, lr}
 800812c:	b084      	sub	sp, #16
 800812e:	af00      	add	r7, sp, #0
 8008130:	6078      	str	r0, [r7, #4]
 8008132:	4608      	mov	r0, r1
 8008134:	4611      	mov	r1, r2
 8008136:	461a      	mov	r2, r3
 8008138:	4603      	mov	r3, r0
 800813a:	70fb      	strb	r3, [r7, #3]
 800813c:	460b      	mov	r3, r1
 800813e:	70bb      	strb	r3, [r7, #2]
 8008140:	4613      	mov	r3, r2
 8008142:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008148:	2300      	movs	r3, #0
 800814a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008152:	78bb      	ldrb	r3, [r7, #2]
 8008154:	883a      	ldrh	r2, [r7, #0]
 8008156:	78f9      	ldrb	r1, [r7, #3]
 8008158:	f7fa f8c2 	bl	80022e0 <HAL_PCD_EP_Open>
 800815c:	4603      	mov	r3, r0
 800815e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008160:	7bfb      	ldrb	r3, [r7, #15]
 8008162:	4618      	mov	r0, r3
 8008164:	f000 f91c 	bl	80083a0 <USBD_Get_USB_Status>
 8008168:	4603      	mov	r3, r0
 800816a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800816c:	7bbb      	ldrb	r3, [r7, #14]
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b084      	sub	sp, #16
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
 800817e:	460b      	mov	r3, r1
 8008180:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008190:	78fa      	ldrb	r2, [r7, #3]
 8008192:	4611      	mov	r1, r2
 8008194:	4618      	mov	r0, r3
 8008196:	f7fa f90b 	bl	80023b0 <HAL_PCD_EP_Close>
 800819a:	4603      	mov	r3, r0
 800819c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800819e:	7bfb      	ldrb	r3, [r7, #15]
 80081a0:	4618      	mov	r0, r3
 80081a2:	f000 f8fd 	bl	80083a0 <USBD_Get_USB_Status>
 80081a6:	4603      	mov	r3, r0
 80081a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	460b      	mov	r3, r1
 80081be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081c0:	2300      	movs	r3, #0
 80081c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80081ce:	78fa      	ldrb	r2, [r7, #3]
 80081d0:	4611      	mov	r1, r2
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fa f9e3 	bl	800259e <HAL_PCD_EP_SetStall>
 80081d8:	4603      	mov	r3, r0
 80081da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80081dc:	7bfb      	ldrb	r3, [r7, #15]
 80081de:	4618      	mov	r0, r3
 80081e0:	f000 f8de 	bl	80083a0 <USBD_Get_USB_Status>
 80081e4:	4603      	mov	r3, r0
 80081e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b084      	sub	sp, #16
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
 80081fa:	460b      	mov	r3, r1
 80081fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008202:	2300      	movs	r3, #0
 8008204:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800820c:	78fa      	ldrb	r2, [r7, #3]
 800820e:	4611      	mov	r1, r2
 8008210:	4618      	mov	r0, r3
 8008212:	f7fa fa28 	bl	8002666 <HAL_PCD_EP_ClrStall>
 8008216:	4603      	mov	r3, r0
 8008218:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800821a:	7bfb      	ldrb	r3, [r7, #15]
 800821c:	4618      	mov	r0, r3
 800821e:	f000 f8bf 	bl	80083a0 <USBD_Get_USB_Status>
 8008222:	4603      	mov	r3, r0
 8008224:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008226:	7bbb      	ldrb	r3, [r7, #14]
}
 8008228:	4618      	mov	r0, r3
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	460b      	mov	r3, r1
 800823a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008242:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008244:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008248:	2b00      	cmp	r3, #0
 800824a:	da0b      	bge.n	8008264 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800824c:	78fb      	ldrb	r3, [r7, #3]
 800824e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008252:	68f9      	ldr	r1, [r7, #12]
 8008254:	4613      	mov	r3, r2
 8008256:	00db      	lsls	r3, r3, #3
 8008258:	1a9b      	subs	r3, r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	333e      	adds	r3, #62	; 0x3e
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	e00b      	b.n	800827c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008264:	78fb      	ldrb	r3, [r7, #3]
 8008266:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800826a:	68f9      	ldr	r1, [r7, #12]
 800826c:	4613      	mov	r3, r2
 800826e:	00db      	lsls	r3, r3, #3
 8008270:	1a9b      	subs	r3, r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	440b      	add	r3, r1
 8008276:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800827a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800827c:	4618      	mov	r0, r3
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	460b      	mov	r3, r1
 8008292:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008294:	2300      	movs	r3, #0
 8008296:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008298:	2300      	movs	r3, #0
 800829a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80082a2:	78fa      	ldrb	r2, [r7, #3]
 80082a4:	4611      	mov	r1, r2
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7f9 fff5 	bl	8002296 <HAL_PCD_SetAddress>
 80082ac:	4603      	mov	r3, r0
 80082ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082b0:	7bfb      	ldrb	r3, [r7, #15]
 80082b2:	4618      	mov	r0, r3
 80082b4:	f000 f874 	bl	80083a0 <USBD_Get_USB_Status>
 80082b8:	4603      	mov	r3, r0
 80082ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80082bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b086      	sub	sp, #24
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	60f8      	str	r0, [r7, #12]
 80082ce:	607a      	str	r2, [r7, #4]
 80082d0:	603b      	str	r3, [r7, #0]
 80082d2:	460b      	mov	r3, r1
 80082d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80082e4:	7af9      	ldrb	r1, [r7, #11]
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	f7fa f90e 	bl	800250a <HAL_PCD_EP_Transmit>
 80082ee:	4603      	mov	r3, r0
 80082f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80082f2:	7dfb      	ldrb	r3, [r7, #23]
 80082f4:	4618      	mov	r0, r3
 80082f6:	f000 f853 	bl	80083a0 <USBD_Get_USB_Status>
 80082fa:	4603      	mov	r3, r0
 80082fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80082fe:	7dbb      	ldrb	r3, [r7, #22]
}
 8008300:	4618      	mov	r0, r3
 8008302:	3718      	adds	r7, #24
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	607a      	str	r2, [r7, #4]
 8008312:	603b      	str	r3, [r7, #0]
 8008314:	460b      	mov	r3, r1
 8008316:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008318:	2300      	movs	r3, #0
 800831a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800831c:	2300      	movs	r3, #0
 800831e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008326:	7af9      	ldrb	r1, [r7, #11]
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	f7fa f88a 	bl	8002444 <HAL_PCD_EP_Receive>
 8008330:	4603      	mov	r3, r0
 8008332:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008334:	7dfb      	ldrb	r3, [r7, #23]
 8008336:	4618      	mov	r0, r3
 8008338:	f000 f832 	bl	80083a0 <USBD_Get_USB_Status>
 800833c:	4603      	mov	r3, r0
 800833e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008340:	7dbb      	ldrb	r3, [r7, #22]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3718      	adds	r7, #24
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b082      	sub	sp, #8
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
 8008352:	460b      	mov	r3, r1
 8008354:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800835c:	78fa      	ldrb	r2, [r7, #3]
 800835e:	4611      	mov	r1, r2
 8008360:	4618      	mov	r0, r3
 8008362:	f7fa f8ba 	bl	80024da <HAL_PCD_EP_GetRxCount>
 8008366:	4603      	mov	r3, r0
}
 8008368:	4618      	mov	r0, r3
 800836a:	3708      	adds	r7, #8
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008370:	b480      	push	{r7}
 8008372:	b083      	sub	sp, #12
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008378:	4b03      	ldr	r3, [pc, #12]	; (8008388 <USBD_static_malloc+0x18>)
}
 800837a:	4618      	mov	r0, r3
 800837c:	370c      	adds	r7, #12
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	20000478 	.word	0x20000478

0800838c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]

}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	4603      	mov	r3, r0
 80083a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80083ae:	79fb      	ldrb	r3, [r7, #7]
 80083b0:	2b03      	cmp	r3, #3
 80083b2:	d817      	bhi.n	80083e4 <USBD_Get_USB_Status+0x44>
 80083b4:	a201      	add	r2, pc, #4	; (adr r2, 80083bc <USBD_Get_USB_Status+0x1c>)
 80083b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ba:	bf00      	nop
 80083bc:	080083cd 	.word	0x080083cd
 80083c0:	080083d3 	.word	0x080083d3
 80083c4:	080083d9 	.word	0x080083d9
 80083c8:	080083df 	.word	0x080083df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80083cc:	2300      	movs	r3, #0
 80083ce:	73fb      	strb	r3, [r7, #15]
    break;
 80083d0:	e00b      	b.n	80083ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80083d2:	2303      	movs	r3, #3
 80083d4:	73fb      	strb	r3, [r7, #15]
    break;
 80083d6:	e008      	b.n	80083ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80083d8:	2301      	movs	r3, #1
 80083da:	73fb      	strb	r3, [r7, #15]
    break;
 80083dc:	e005      	b.n	80083ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80083de:	2303      	movs	r3, #3
 80083e0:	73fb      	strb	r3, [r7, #15]
    break;
 80083e2:	e002      	b.n	80083ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80083e4:	2303      	movs	r3, #3
 80083e6:	73fb      	strb	r3, [r7, #15]
    break;
 80083e8:	bf00      	nop
  }
  return usb_status;
 80083ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <main>:
 */

#include "main.h"

int main(void)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	af00      	add	r7, sp, #0

	hwInit();
 80083fc:	f7f8 fe48 	bl	8001090 <hwInit>
	apInit();
 8008400:	f7f8 f8ba 	bl	8000578 <apInit>

	apMain();
 8008404:	f7f8 f8c6 	bl	8000594 <apMain>
	return 0;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	bd80      	pop	{r7, pc}
	...

08008410 <__errno>:
 8008410:	4b01      	ldr	r3, [pc, #4]	; (8008418 <__errno+0x8>)
 8008412:	6818      	ldr	r0, [r3, #0]
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	200001a8 	.word	0x200001a8

0800841c <__libc_init_array>:
 800841c:	b570      	push	{r4, r5, r6, lr}
 800841e:	4d0d      	ldr	r5, [pc, #52]	; (8008454 <__libc_init_array+0x38>)
 8008420:	4c0d      	ldr	r4, [pc, #52]	; (8008458 <__libc_init_array+0x3c>)
 8008422:	1b64      	subs	r4, r4, r5
 8008424:	10a4      	asrs	r4, r4, #2
 8008426:	2600      	movs	r6, #0
 8008428:	42a6      	cmp	r6, r4
 800842a:	d109      	bne.n	8008440 <__libc_init_array+0x24>
 800842c:	4d0b      	ldr	r5, [pc, #44]	; (800845c <__libc_init_array+0x40>)
 800842e:	4c0c      	ldr	r4, [pc, #48]	; (8008460 <__libc_init_array+0x44>)
 8008430:	f000 fc68 	bl	8008d04 <_init>
 8008434:	1b64      	subs	r4, r4, r5
 8008436:	10a4      	asrs	r4, r4, #2
 8008438:	2600      	movs	r6, #0
 800843a:	42a6      	cmp	r6, r4
 800843c:	d105      	bne.n	800844a <__libc_init_array+0x2e>
 800843e:	bd70      	pop	{r4, r5, r6, pc}
 8008440:	f855 3b04 	ldr.w	r3, [r5], #4
 8008444:	4798      	blx	r3
 8008446:	3601      	adds	r6, #1
 8008448:	e7ee      	b.n	8008428 <__libc_init_array+0xc>
 800844a:	f855 3b04 	ldr.w	r3, [r5], #4
 800844e:	4798      	blx	r3
 8008450:	3601      	adds	r6, #1
 8008452:	e7f2      	b.n	800843a <__libc_init_array+0x1e>
 8008454:	08008dd8 	.word	0x08008dd8
 8008458:	08008dd8 	.word	0x08008dd8
 800845c:	08008dd8 	.word	0x08008dd8
 8008460:	08008ddc 	.word	0x08008ddc

08008464 <memset>:
 8008464:	4402      	add	r2, r0
 8008466:	4603      	mov	r3, r0
 8008468:	4293      	cmp	r3, r2
 800846a:	d100      	bne.n	800846e <memset+0xa>
 800846c:	4770      	bx	lr
 800846e:	f803 1b01 	strb.w	r1, [r3], #1
 8008472:	e7f9      	b.n	8008468 <memset+0x4>

08008474 <_vsniprintf_r>:
 8008474:	b530      	push	{r4, r5, lr}
 8008476:	1e14      	subs	r4, r2, #0
 8008478:	4605      	mov	r5, r0
 800847a:	b09b      	sub	sp, #108	; 0x6c
 800847c:	4618      	mov	r0, r3
 800847e:	da05      	bge.n	800848c <_vsniprintf_r+0x18>
 8008480:	238b      	movs	r3, #139	; 0x8b
 8008482:	602b      	str	r3, [r5, #0]
 8008484:	f04f 30ff 	mov.w	r0, #4294967295
 8008488:	b01b      	add	sp, #108	; 0x6c
 800848a:	bd30      	pop	{r4, r5, pc}
 800848c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008490:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008494:	bf14      	ite	ne
 8008496:	f104 33ff 	addne.w	r3, r4, #4294967295
 800849a:	4623      	moveq	r3, r4
 800849c:	9302      	str	r3, [sp, #8]
 800849e:	9305      	str	r3, [sp, #20]
 80084a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80084a4:	9100      	str	r1, [sp, #0]
 80084a6:	9104      	str	r1, [sp, #16]
 80084a8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80084ac:	4602      	mov	r2, r0
 80084ae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80084b0:	4669      	mov	r1, sp
 80084b2:	4628      	mov	r0, r5
 80084b4:	f000 f874 	bl	80085a0 <_svfiprintf_r>
 80084b8:	1c43      	adds	r3, r0, #1
 80084ba:	bfbc      	itt	lt
 80084bc:	238b      	movlt	r3, #139	; 0x8b
 80084be:	602b      	strlt	r3, [r5, #0]
 80084c0:	2c00      	cmp	r4, #0
 80084c2:	d0e1      	beq.n	8008488 <_vsniprintf_r+0x14>
 80084c4:	9b00      	ldr	r3, [sp, #0]
 80084c6:	2200      	movs	r2, #0
 80084c8:	701a      	strb	r2, [r3, #0]
 80084ca:	e7dd      	b.n	8008488 <_vsniprintf_r+0x14>

080084cc <vsniprintf>:
 80084cc:	b507      	push	{r0, r1, r2, lr}
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	4613      	mov	r3, r2
 80084d2:	460a      	mov	r2, r1
 80084d4:	4601      	mov	r1, r0
 80084d6:	4803      	ldr	r0, [pc, #12]	; (80084e4 <vsniprintf+0x18>)
 80084d8:	6800      	ldr	r0, [r0, #0]
 80084da:	f7ff ffcb 	bl	8008474 <_vsniprintf_r>
 80084de:	b003      	add	sp, #12
 80084e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80084e4:	200001a8 	.word	0x200001a8

080084e8 <__ssputs_r>:
 80084e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	688e      	ldr	r6, [r1, #8]
 80084ee:	429e      	cmp	r6, r3
 80084f0:	4682      	mov	sl, r0
 80084f2:	460c      	mov	r4, r1
 80084f4:	4690      	mov	r8, r2
 80084f6:	461f      	mov	r7, r3
 80084f8:	d838      	bhi.n	800856c <__ssputs_r+0x84>
 80084fa:	898a      	ldrh	r2, [r1, #12]
 80084fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008500:	d032      	beq.n	8008568 <__ssputs_r+0x80>
 8008502:	6825      	ldr	r5, [r4, #0]
 8008504:	6909      	ldr	r1, [r1, #16]
 8008506:	eba5 0901 	sub.w	r9, r5, r1
 800850a:	6965      	ldr	r5, [r4, #20]
 800850c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008510:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008514:	3301      	adds	r3, #1
 8008516:	444b      	add	r3, r9
 8008518:	106d      	asrs	r5, r5, #1
 800851a:	429d      	cmp	r5, r3
 800851c:	bf38      	it	cc
 800851e:	461d      	movcc	r5, r3
 8008520:	0553      	lsls	r3, r2, #21
 8008522:	d531      	bpl.n	8008588 <__ssputs_r+0xa0>
 8008524:	4629      	mov	r1, r5
 8008526:	f000 fb47 	bl	8008bb8 <_malloc_r>
 800852a:	4606      	mov	r6, r0
 800852c:	b950      	cbnz	r0, 8008544 <__ssputs_r+0x5c>
 800852e:	230c      	movs	r3, #12
 8008530:	f8ca 3000 	str.w	r3, [sl]
 8008534:	89a3      	ldrh	r3, [r4, #12]
 8008536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800853a:	81a3      	strh	r3, [r4, #12]
 800853c:	f04f 30ff 	mov.w	r0, #4294967295
 8008540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008544:	6921      	ldr	r1, [r4, #16]
 8008546:	464a      	mov	r2, r9
 8008548:	f000 fabe 	bl	8008ac8 <memcpy>
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008556:	81a3      	strh	r3, [r4, #12]
 8008558:	6126      	str	r6, [r4, #16]
 800855a:	6165      	str	r5, [r4, #20]
 800855c:	444e      	add	r6, r9
 800855e:	eba5 0509 	sub.w	r5, r5, r9
 8008562:	6026      	str	r6, [r4, #0]
 8008564:	60a5      	str	r5, [r4, #8]
 8008566:	463e      	mov	r6, r7
 8008568:	42be      	cmp	r6, r7
 800856a:	d900      	bls.n	800856e <__ssputs_r+0x86>
 800856c:	463e      	mov	r6, r7
 800856e:	4632      	mov	r2, r6
 8008570:	6820      	ldr	r0, [r4, #0]
 8008572:	4641      	mov	r1, r8
 8008574:	f000 fab6 	bl	8008ae4 <memmove>
 8008578:	68a3      	ldr	r3, [r4, #8]
 800857a:	6822      	ldr	r2, [r4, #0]
 800857c:	1b9b      	subs	r3, r3, r6
 800857e:	4432      	add	r2, r6
 8008580:	60a3      	str	r3, [r4, #8]
 8008582:	6022      	str	r2, [r4, #0]
 8008584:	2000      	movs	r0, #0
 8008586:	e7db      	b.n	8008540 <__ssputs_r+0x58>
 8008588:	462a      	mov	r2, r5
 800858a:	f000 fb6f 	bl	8008c6c <_realloc_r>
 800858e:	4606      	mov	r6, r0
 8008590:	2800      	cmp	r0, #0
 8008592:	d1e1      	bne.n	8008558 <__ssputs_r+0x70>
 8008594:	6921      	ldr	r1, [r4, #16]
 8008596:	4650      	mov	r0, sl
 8008598:	f000 fabe 	bl	8008b18 <_free_r>
 800859c:	e7c7      	b.n	800852e <__ssputs_r+0x46>
	...

080085a0 <_svfiprintf_r>:
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	4698      	mov	r8, r3
 80085a6:	898b      	ldrh	r3, [r1, #12]
 80085a8:	061b      	lsls	r3, r3, #24
 80085aa:	b09d      	sub	sp, #116	; 0x74
 80085ac:	4607      	mov	r7, r0
 80085ae:	460d      	mov	r5, r1
 80085b0:	4614      	mov	r4, r2
 80085b2:	d50e      	bpl.n	80085d2 <_svfiprintf_r+0x32>
 80085b4:	690b      	ldr	r3, [r1, #16]
 80085b6:	b963      	cbnz	r3, 80085d2 <_svfiprintf_r+0x32>
 80085b8:	2140      	movs	r1, #64	; 0x40
 80085ba:	f000 fafd 	bl	8008bb8 <_malloc_r>
 80085be:	6028      	str	r0, [r5, #0]
 80085c0:	6128      	str	r0, [r5, #16]
 80085c2:	b920      	cbnz	r0, 80085ce <_svfiprintf_r+0x2e>
 80085c4:	230c      	movs	r3, #12
 80085c6:	603b      	str	r3, [r7, #0]
 80085c8:	f04f 30ff 	mov.w	r0, #4294967295
 80085cc:	e0d1      	b.n	8008772 <_svfiprintf_r+0x1d2>
 80085ce:	2340      	movs	r3, #64	; 0x40
 80085d0:	616b      	str	r3, [r5, #20]
 80085d2:	2300      	movs	r3, #0
 80085d4:	9309      	str	r3, [sp, #36]	; 0x24
 80085d6:	2320      	movs	r3, #32
 80085d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80085e0:	2330      	movs	r3, #48	; 0x30
 80085e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800878c <_svfiprintf_r+0x1ec>
 80085e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085ea:	f04f 0901 	mov.w	r9, #1
 80085ee:	4623      	mov	r3, r4
 80085f0:	469a      	mov	sl, r3
 80085f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085f6:	b10a      	cbz	r2, 80085fc <_svfiprintf_r+0x5c>
 80085f8:	2a25      	cmp	r2, #37	; 0x25
 80085fa:	d1f9      	bne.n	80085f0 <_svfiprintf_r+0x50>
 80085fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008600:	d00b      	beq.n	800861a <_svfiprintf_r+0x7a>
 8008602:	465b      	mov	r3, fp
 8008604:	4622      	mov	r2, r4
 8008606:	4629      	mov	r1, r5
 8008608:	4638      	mov	r0, r7
 800860a:	f7ff ff6d 	bl	80084e8 <__ssputs_r>
 800860e:	3001      	adds	r0, #1
 8008610:	f000 80aa 	beq.w	8008768 <_svfiprintf_r+0x1c8>
 8008614:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008616:	445a      	add	r2, fp
 8008618:	9209      	str	r2, [sp, #36]	; 0x24
 800861a:	f89a 3000 	ldrb.w	r3, [sl]
 800861e:	2b00      	cmp	r3, #0
 8008620:	f000 80a2 	beq.w	8008768 <_svfiprintf_r+0x1c8>
 8008624:	2300      	movs	r3, #0
 8008626:	f04f 32ff 	mov.w	r2, #4294967295
 800862a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800862e:	f10a 0a01 	add.w	sl, sl, #1
 8008632:	9304      	str	r3, [sp, #16]
 8008634:	9307      	str	r3, [sp, #28]
 8008636:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800863a:	931a      	str	r3, [sp, #104]	; 0x68
 800863c:	4654      	mov	r4, sl
 800863e:	2205      	movs	r2, #5
 8008640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008644:	4851      	ldr	r0, [pc, #324]	; (800878c <_svfiprintf_r+0x1ec>)
 8008646:	f7f7 fdcb 	bl	80001e0 <memchr>
 800864a:	9a04      	ldr	r2, [sp, #16]
 800864c:	b9d8      	cbnz	r0, 8008686 <_svfiprintf_r+0xe6>
 800864e:	06d0      	lsls	r0, r2, #27
 8008650:	bf44      	itt	mi
 8008652:	2320      	movmi	r3, #32
 8008654:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008658:	0711      	lsls	r1, r2, #28
 800865a:	bf44      	itt	mi
 800865c:	232b      	movmi	r3, #43	; 0x2b
 800865e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008662:	f89a 3000 	ldrb.w	r3, [sl]
 8008666:	2b2a      	cmp	r3, #42	; 0x2a
 8008668:	d015      	beq.n	8008696 <_svfiprintf_r+0xf6>
 800866a:	9a07      	ldr	r2, [sp, #28]
 800866c:	4654      	mov	r4, sl
 800866e:	2000      	movs	r0, #0
 8008670:	f04f 0c0a 	mov.w	ip, #10
 8008674:	4621      	mov	r1, r4
 8008676:	f811 3b01 	ldrb.w	r3, [r1], #1
 800867a:	3b30      	subs	r3, #48	; 0x30
 800867c:	2b09      	cmp	r3, #9
 800867e:	d94e      	bls.n	800871e <_svfiprintf_r+0x17e>
 8008680:	b1b0      	cbz	r0, 80086b0 <_svfiprintf_r+0x110>
 8008682:	9207      	str	r2, [sp, #28]
 8008684:	e014      	b.n	80086b0 <_svfiprintf_r+0x110>
 8008686:	eba0 0308 	sub.w	r3, r0, r8
 800868a:	fa09 f303 	lsl.w	r3, r9, r3
 800868e:	4313      	orrs	r3, r2
 8008690:	9304      	str	r3, [sp, #16]
 8008692:	46a2      	mov	sl, r4
 8008694:	e7d2      	b.n	800863c <_svfiprintf_r+0x9c>
 8008696:	9b03      	ldr	r3, [sp, #12]
 8008698:	1d19      	adds	r1, r3, #4
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	9103      	str	r1, [sp, #12]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	bfbb      	ittet	lt
 80086a2:	425b      	neglt	r3, r3
 80086a4:	f042 0202 	orrlt.w	r2, r2, #2
 80086a8:	9307      	strge	r3, [sp, #28]
 80086aa:	9307      	strlt	r3, [sp, #28]
 80086ac:	bfb8      	it	lt
 80086ae:	9204      	strlt	r2, [sp, #16]
 80086b0:	7823      	ldrb	r3, [r4, #0]
 80086b2:	2b2e      	cmp	r3, #46	; 0x2e
 80086b4:	d10c      	bne.n	80086d0 <_svfiprintf_r+0x130>
 80086b6:	7863      	ldrb	r3, [r4, #1]
 80086b8:	2b2a      	cmp	r3, #42	; 0x2a
 80086ba:	d135      	bne.n	8008728 <_svfiprintf_r+0x188>
 80086bc:	9b03      	ldr	r3, [sp, #12]
 80086be:	1d1a      	adds	r2, r3, #4
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	9203      	str	r2, [sp, #12]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	bfb8      	it	lt
 80086c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80086cc:	3402      	adds	r4, #2
 80086ce:	9305      	str	r3, [sp, #20]
 80086d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800879c <_svfiprintf_r+0x1fc>
 80086d4:	7821      	ldrb	r1, [r4, #0]
 80086d6:	2203      	movs	r2, #3
 80086d8:	4650      	mov	r0, sl
 80086da:	f7f7 fd81 	bl	80001e0 <memchr>
 80086de:	b140      	cbz	r0, 80086f2 <_svfiprintf_r+0x152>
 80086e0:	2340      	movs	r3, #64	; 0x40
 80086e2:	eba0 000a 	sub.w	r0, r0, sl
 80086e6:	fa03 f000 	lsl.w	r0, r3, r0
 80086ea:	9b04      	ldr	r3, [sp, #16]
 80086ec:	4303      	orrs	r3, r0
 80086ee:	3401      	adds	r4, #1
 80086f0:	9304      	str	r3, [sp, #16]
 80086f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086f6:	4826      	ldr	r0, [pc, #152]	; (8008790 <_svfiprintf_r+0x1f0>)
 80086f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086fc:	2206      	movs	r2, #6
 80086fe:	f7f7 fd6f 	bl	80001e0 <memchr>
 8008702:	2800      	cmp	r0, #0
 8008704:	d038      	beq.n	8008778 <_svfiprintf_r+0x1d8>
 8008706:	4b23      	ldr	r3, [pc, #140]	; (8008794 <_svfiprintf_r+0x1f4>)
 8008708:	bb1b      	cbnz	r3, 8008752 <_svfiprintf_r+0x1b2>
 800870a:	9b03      	ldr	r3, [sp, #12]
 800870c:	3307      	adds	r3, #7
 800870e:	f023 0307 	bic.w	r3, r3, #7
 8008712:	3308      	adds	r3, #8
 8008714:	9303      	str	r3, [sp, #12]
 8008716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008718:	4433      	add	r3, r6
 800871a:	9309      	str	r3, [sp, #36]	; 0x24
 800871c:	e767      	b.n	80085ee <_svfiprintf_r+0x4e>
 800871e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008722:	460c      	mov	r4, r1
 8008724:	2001      	movs	r0, #1
 8008726:	e7a5      	b.n	8008674 <_svfiprintf_r+0xd4>
 8008728:	2300      	movs	r3, #0
 800872a:	3401      	adds	r4, #1
 800872c:	9305      	str	r3, [sp, #20]
 800872e:	4619      	mov	r1, r3
 8008730:	f04f 0c0a 	mov.w	ip, #10
 8008734:	4620      	mov	r0, r4
 8008736:	f810 2b01 	ldrb.w	r2, [r0], #1
 800873a:	3a30      	subs	r2, #48	; 0x30
 800873c:	2a09      	cmp	r2, #9
 800873e:	d903      	bls.n	8008748 <_svfiprintf_r+0x1a8>
 8008740:	2b00      	cmp	r3, #0
 8008742:	d0c5      	beq.n	80086d0 <_svfiprintf_r+0x130>
 8008744:	9105      	str	r1, [sp, #20]
 8008746:	e7c3      	b.n	80086d0 <_svfiprintf_r+0x130>
 8008748:	fb0c 2101 	mla	r1, ip, r1, r2
 800874c:	4604      	mov	r4, r0
 800874e:	2301      	movs	r3, #1
 8008750:	e7f0      	b.n	8008734 <_svfiprintf_r+0x194>
 8008752:	ab03      	add	r3, sp, #12
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	462a      	mov	r2, r5
 8008758:	4b0f      	ldr	r3, [pc, #60]	; (8008798 <_svfiprintf_r+0x1f8>)
 800875a:	a904      	add	r1, sp, #16
 800875c:	4638      	mov	r0, r7
 800875e:	f3af 8000 	nop.w
 8008762:	1c42      	adds	r2, r0, #1
 8008764:	4606      	mov	r6, r0
 8008766:	d1d6      	bne.n	8008716 <_svfiprintf_r+0x176>
 8008768:	89ab      	ldrh	r3, [r5, #12]
 800876a:	065b      	lsls	r3, r3, #25
 800876c:	f53f af2c 	bmi.w	80085c8 <_svfiprintf_r+0x28>
 8008770:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008772:	b01d      	add	sp, #116	; 0x74
 8008774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008778:	ab03      	add	r3, sp, #12
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	462a      	mov	r2, r5
 800877e:	4b06      	ldr	r3, [pc, #24]	; (8008798 <_svfiprintf_r+0x1f8>)
 8008780:	a904      	add	r1, sp, #16
 8008782:	4638      	mov	r0, r7
 8008784:	f000 f87a 	bl	800887c <_printf_i>
 8008788:	e7eb      	b.n	8008762 <_svfiprintf_r+0x1c2>
 800878a:	bf00      	nop
 800878c:	08008d9c 	.word	0x08008d9c
 8008790:	08008da6 	.word	0x08008da6
 8008794:	00000000 	.word	0x00000000
 8008798:	080084e9 	.word	0x080084e9
 800879c:	08008da2 	.word	0x08008da2

080087a0 <_printf_common>:
 80087a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087a4:	4616      	mov	r6, r2
 80087a6:	4699      	mov	r9, r3
 80087a8:	688a      	ldr	r2, [r1, #8]
 80087aa:	690b      	ldr	r3, [r1, #16]
 80087ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087b0:	4293      	cmp	r3, r2
 80087b2:	bfb8      	it	lt
 80087b4:	4613      	movlt	r3, r2
 80087b6:	6033      	str	r3, [r6, #0]
 80087b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087bc:	4607      	mov	r7, r0
 80087be:	460c      	mov	r4, r1
 80087c0:	b10a      	cbz	r2, 80087c6 <_printf_common+0x26>
 80087c2:	3301      	adds	r3, #1
 80087c4:	6033      	str	r3, [r6, #0]
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	0699      	lsls	r1, r3, #26
 80087ca:	bf42      	ittt	mi
 80087cc:	6833      	ldrmi	r3, [r6, #0]
 80087ce:	3302      	addmi	r3, #2
 80087d0:	6033      	strmi	r3, [r6, #0]
 80087d2:	6825      	ldr	r5, [r4, #0]
 80087d4:	f015 0506 	ands.w	r5, r5, #6
 80087d8:	d106      	bne.n	80087e8 <_printf_common+0x48>
 80087da:	f104 0a19 	add.w	sl, r4, #25
 80087de:	68e3      	ldr	r3, [r4, #12]
 80087e0:	6832      	ldr	r2, [r6, #0]
 80087e2:	1a9b      	subs	r3, r3, r2
 80087e4:	42ab      	cmp	r3, r5
 80087e6:	dc26      	bgt.n	8008836 <_printf_common+0x96>
 80087e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80087ec:	1e13      	subs	r3, r2, #0
 80087ee:	6822      	ldr	r2, [r4, #0]
 80087f0:	bf18      	it	ne
 80087f2:	2301      	movne	r3, #1
 80087f4:	0692      	lsls	r2, r2, #26
 80087f6:	d42b      	bmi.n	8008850 <_printf_common+0xb0>
 80087f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087fc:	4649      	mov	r1, r9
 80087fe:	4638      	mov	r0, r7
 8008800:	47c0      	blx	r8
 8008802:	3001      	adds	r0, #1
 8008804:	d01e      	beq.n	8008844 <_printf_common+0xa4>
 8008806:	6823      	ldr	r3, [r4, #0]
 8008808:	68e5      	ldr	r5, [r4, #12]
 800880a:	6832      	ldr	r2, [r6, #0]
 800880c:	f003 0306 	and.w	r3, r3, #6
 8008810:	2b04      	cmp	r3, #4
 8008812:	bf08      	it	eq
 8008814:	1aad      	subeq	r5, r5, r2
 8008816:	68a3      	ldr	r3, [r4, #8]
 8008818:	6922      	ldr	r2, [r4, #16]
 800881a:	bf0c      	ite	eq
 800881c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008820:	2500      	movne	r5, #0
 8008822:	4293      	cmp	r3, r2
 8008824:	bfc4      	itt	gt
 8008826:	1a9b      	subgt	r3, r3, r2
 8008828:	18ed      	addgt	r5, r5, r3
 800882a:	2600      	movs	r6, #0
 800882c:	341a      	adds	r4, #26
 800882e:	42b5      	cmp	r5, r6
 8008830:	d11a      	bne.n	8008868 <_printf_common+0xc8>
 8008832:	2000      	movs	r0, #0
 8008834:	e008      	b.n	8008848 <_printf_common+0xa8>
 8008836:	2301      	movs	r3, #1
 8008838:	4652      	mov	r2, sl
 800883a:	4649      	mov	r1, r9
 800883c:	4638      	mov	r0, r7
 800883e:	47c0      	blx	r8
 8008840:	3001      	adds	r0, #1
 8008842:	d103      	bne.n	800884c <_printf_common+0xac>
 8008844:	f04f 30ff 	mov.w	r0, #4294967295
 8008848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800884c:	3501      	adds	r5, #1
 800884e:	e7c6      	b.n	80087de <_printf_common+0x3e>
 8008850:	18e1      	adds	r1, r4, r3
 8008852:	1c5a      	adds	r2, r3, #1
 8008854:	2030      	movs	r0, #48	; 0x30
 8008856:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800885a:	4422      	add	r2, r4
 800885c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008860:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008864:	3302      	adds	r3, #2
 8008866:	e7c7      	b.n	80087f8 <_printf_common+0x58>
 8008868:	2301      	movs	r3, #1
 800886a:	4622      	mov	r2, r4
 800886c:	4649      	mov	r1, r9
 800886e:	4638      	mov	r0, r7
 8008870:	47c0      	blx	r8
 8008872:	3001      	adds	r0, #1
 8008874:	d0e6      	beq.n	8008844 <_printf_common+0xa4>
 8008876:	3601      	adds	r6, #1
 8008878:	e7d9      	b.n	800882e <_printf_common+0x8e>
	...

0800887c <_printf_i>:
 800887c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008880:	460c      	mov	r4, r1
 8008882:	4691      	mov	r9, r2
 8008884:	7e27      	ldrb	r7, [r4, #24]
 8008886:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008888:	2f78      	cmp	r7, #120	; 0x78
 800888a:	4680      	mov	r8, r0
 800888c:	469a      	mov	sl, r3
 800888e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008892:	d807      	bhi.n	80088a4 <_printf_i+0x28>
 8008894:	2f62      	cmp	r7, #98	; 0x62
 8008896:	d80a      	bhi.n	80088ae <_printf_i+0x32>
 8008898:	2f00      	cmp	r7, #0
 800889a:	f000 80d8 	beq.w	8008a4e <_printf_i+0x1d2>
 800889e:	2f58      	cmp	r7, #88	; 0x58
 80088a0:	f000 80a3 	beq.w	80089ea <_printf_i+0x16e>
 80088a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088ac:	e03a      	b.n	8008924 <_printf_i+0xa8>
 80088ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088b2:	2b15      	cmp	r3, #21
 80088b4:	d8f6      	bhi.n	80088a4 <_printf_i+0x28>
 80088b6:	a001      	add	r0, pc, #4	; (adr r0, 80088bc <_printf_i+0x40>)
 80088b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80088bc:	08008915 	.word	0x08008915
 80088c0:	08008929 	.word	0x08008929
 80088c4:	080088a5 	.word	0x080088a5
 80088c8:	080088a5 	.word	0x080088a5
 80088cc:	080088a5 	.word	0x080088a5
 80088d0:	080088a5 	.word	0x080088a5
 80088d4:	08008929 	.word	0x08008929
 80088d8:	080088a5 	.word	0x080088a5
 80088dc:	080088a5 	.word	0x080088a5
 80088e0:	080088a5 	.word	0x080088a5
 80088e4:	080088a5 	.word	0x080088a5
 80088e8:	08008a35 	.word	0x08008a35
 80088ec:	08008959 	.word	0x08008959
 80088f0:	08008a17 	.word	0x08008a17
 80088f4:	080088a5 	.word	0x080088a5
 80088f8:	080088a5 	.word	0x080088a5
 80088fc:	08008a57 	.word	0x08008a57
 8008900:	080088a5 	.word	0x080088a5
 8008904:	08008959 	.word	0x08008959
 8008908:	080088a5 	.word	0x080088a5
 800890c:	080088a5 	.word	0x080088a5
 8008910:	08008a1f 	.word	0x08008a1f
 8008914:	680b      	ldr	r3, [r1, #0]
 8008916:	1d1a      	adds	r2, r3, #4
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	600a      	str	r2, [r1, #0]
 800891c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008920:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008924:	2301      	movs	r3, #1
 8008926:	e0a3      	b.n	8008a70 <_printf_i+0x1f4>
 8008928:	6825      	ldr	r5, [r4, #0]
 800892a:	6808      	ldr	r0, [r1, #0]
 800892c:	062e      	lsls	r6, r5, #24
 800892e:	f100 0304 	add.w	r3, r0, #4
 8008932:	d50a      	bpl.n	800894a <_printf_i+0xce>
 8008934:	6805      	ldr	r5, [r0, #0]
 8008936:	600b      	str	r3, [r1, #0]
 8008938:	2d00      	cmp	r5, #0
 800893a:	da03      	bge.n	8008944 <_printf_i+0xc8>
 800893c:	232d      	movs	r3, #45	; 0x2d
 800893e:	426d      	negs	r5, r5
 8008940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008944:	485e      	ldr	r0, [pc, #376]	; (8008ac0 <_printf_i+0x244>)
 8008946:	230a      	movs	r3, #10
 8008948:	e019      	b.n	800897e <_printf_i+0x102>
 800894a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800894e:	6805      	ldr	r5, [r0, #0]
 8008950:	600b      	str	r3, [r1, #0]
 8008952:	bf18      	it	ne
 8008954:	b22d      	sxthne	r5, r5
 8008956:	e7ef      	b.n	8008938 <_printf_i+0xbc>
 8008958:	680b      	ldr	r3, [r1, #0]
 800895a:	6825      	ldr	r5, [r4, #0]
 800895c:	1d18      	adds	r0, r3, #4
 800895e:	6008      	str	r0, [r1, #0]
 8008960:	0628      	lsls	r0, r5, #24
 8008962:	d501      	bpl.n	8008968 <_printf_i+0xec>
 8008964:	681d      	ldr	r5, [r3, #0]
 8008966:	e002      	b.n	800896e <_printf_i+0xf2>
 8008968:	0669      	lsls	r1, r5, #25
 800896a:	d5fb      	bpl.n	8008964 <_printf_i+0xe8>
 800896c:	881d      	ldrh	r5, [r3, #0]
 800896e:	4854      	ldr	r0, [pc, #336]	; (8008ac0 <_printf_i+0x244>)
 8008970:	2f6f      	cmp	r7, #111	; 0x6f
 8008972:	bf0c      	ite	eq
 8008974:	2308      	moveq	r3, #8
 8008976:	230a      	movne	r3, #10
 8008978:	2100      	movs	r1, #0
 800897a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800897e:	6866      	ldr	r6, [r4, #4]
 8008980:	60a6      	str	r6, [r4, #8]
 8008982:	2e00      	cmp	r6, #0
 8008984:	bfa2      	ittt	ge
 8008986:	6821      	ldrge	r1, [r4, #0]
 8008988:	f021 0104 	bicge.w	r1, r1, #4
 800898c:	6021      	strge	r1, [r4, #0]
 800898e:	b90d      	cbnz	r5, 8008994 <_printf_i+0x118>
 8008990:	2e00      	cmp	r6, #0
 8008992:	d04d      	beq.n	8008a30 <_printf_i+0x1b4>
 8008994:	4616      	mov	r6, r2
 8008996:	fbb5 f1f3 	udiv	r1, r5, r3
 800899a:	fb03 5711 	mls	r7, r3, r1, r5
 800899e:	5dc7      	ldrb	r7, [r0, r7]
 80089a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089a4:	462f      	mov	r7, r5
 80089a6:	42bb      	cmp	r3, r7
 80089a8:	460d      	mov	r5, r1
 80089aa:	d9f4      	bls.n	8008996 <_printf_i+0x11a>
 80089ac:	2b08      	cmp	r3, #8
 80089ae:	d10b      	bne.n	80089c8 <_printf_i+0x14c>
 80089b0:	6823      	ldr	r3, [r4, #0]
 80089b2:	07df      	lsls	r7, r3, #31
 80089b4:	d508      	bpl.n	80089c8 <_printf_i+0x14c>
 80089b6:	6923      	ldr	r3, [r4, #16]
 80089b8:	6861      	ldr	r1, [r4, #4]
 80089ba:	4299      	cmp	r1, r3
 80089bc:	bfde      	ittt	le
 80089be:	2330      	movle	r3, #48	; 0x30
 80089c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80089c8:	1b92      	subs	r2, r2, r6
 80089ca:	6122      	str	r2, [r4, #16]
 80089cc:	f8cd a000 	str.w	sl, [sp]
 80089d0:	464b      	mov	r3, r9
 80089d2:	aa03      	add	r2, sp, #12
 80089d4:	4621      	mov	r1, r4
 80089d6:	4640      	mov	r0, r8
 80089d8:	f7ff fee2 	bl	80087a0 <_printf_common>
 80089dc:	3001      	adds	r0, #1
 80089de:	d14c      	bne.n	8008a7a <_printf_i+0x1fe>
 80089e0:	f04f 30ff 	mov.w	r0, #4294967295
 80089e4:	b004      	add	sp, #16
 80089e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ea:	4835      	ldr	r0, [pc, #212]	; (8008ac0 <_printf_i+0x244>)
 80089ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	680e      	ldr	r6, [r1, #0]
 80089f4:	061f      	lsls	r7, r3, #24
 80089f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80089fa:	600e      	str	r6, [r1, #0]
 80089fc:	d514      	bpl.n	8008a28 <_printf_i+0x1ac>
 80089fe:	07d9      	lsls	r1, r3, #31
 8008a00:	bf44      	itt	mi
 8008a02:	f043 0320 	orrmi.w	r3, r3, #32
 8008a06:	6023      	strmi	r3, [r4, #0]
 8008a08:	b91d      	cbnz	r5, 8008a12 <_printf_i+0x196>
 8008a0a:	6823      	ldr	r3, [r4, #0]
 8008a0c:	f023 0320 	bic.w	r3, r3, #32
 8008a10:	6023      	str	r3, [r4, #0]
 8008a12:	2310      	movs	r3, #16
 8008a14:	e7b0      	b.n	8008978 <_printf_i+0xfc>
 8008a16:	6823      	ldr	r3, [r4, #0]
 8008a18:	f043 0320 	orr.w	r3, r3, #32
 8008a1c:	6023      	str	r3, [r4, #0]
 8008a1e:	2378      	movs	r3, #120	; 0x78
 8008a20:	4828      	ldr	r0, [pc, #160]	; (8008ac4 <_printf_i+0x248>)
 8008a22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a26:	e7e3      	b.n	80089f0 <_printf_i+0x174>
 8008a28:	065e      	lsls	r6, r3, #25
 8008a2a:	bf48      	it	mi
 8008a2c:	b2ad      	uxthmi	r5, r5
 8008a2e:	e7e6      	b.n	80089fe <_printf_i+0x182>
 8008a30:	4616      	mov	r6, r2
 8008a32:	e7bb      	b.n	80089ac <_printf_i+0x130>
 8008a34:	680b      	ldr	r3, [r1, #0]
 8008a36:	6826      	ldr	r6, [r4, #0]
 8008a38:	6960      	ldr	r0, [r4, #20]
 8008a3a:	1d1d      	adds	r5, r3, #4
 8008a3c:	600d      	str	r5, [r1, #0]
 8008a3e:	0635      	lsls	r5, r6, #24
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	d501      	bpl.n	8008a48 <_printf_i+0x1cc>
 8008a44:	6018      	str	r0, [r3, #0]
 8008a46:	e002      	b.n	8008a4e <_printf_i+0x1d2>
 8008a48:	0671      	lsls	r1, r6, #25
 8008a4a:	d5fb      	bpl.n	8008a44 <_printf_i+0x1c8>
 8008a4c:	8018      	strh	r0, [r3, #0]
 8008a4e:	2300      	movs	r3, #0
 8008a50:	6123      	str	r3, [r4, #16]
 8008a52:	4616      	mov	r6, r2
 8008a54:	e7ba      	b.n	80089cc <_printf_i+0x150>
 8008a56:	680b      	ldr	r3, [r1, #0]
 8008a58:	1d1a      	adds	r2, r3, #4
 8008a5a:	600a      	str	r2, [r1, #0]
 8008a5c:	681e      	ldr	r6, [r3, #0]
 8008a5e:	6862      	ldr	r2, [r4, #4]
 8008a60:	2100      	movs	r1, #0
 8008a62:	4630      	mov	r0, r6
 8008a64:	f7f7 fbbc 	bl	80001e0 <memchr>
 8008a68:	b108      	cbz	r0, 8008a6e <_printf_i+0x1f2>
 8008a6a:	1b80      	subs	r0, r0, r6
 8008a6c:	6060      	str	r0, [r4, #4]
 8008a6e:	6863      	ldr	r3, [r4, #4]
 8008a70:	6123      	str	r3, [r4, #16]
 8008a72:	2300      	movs	r3, #0
 8008a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a78:	e7a8      	b.n	80089cc <_printf_i+0x150>
 8008a7a:	6923      	ldr	r3, [r4, #16]
 8008a7c:	4632      	mov	r2, r6
 8008a7e:	4649      	mov	r1, r9
 8008a80:	4640      	mov	r0, r8
 8008a82:	47d0      	blx	sl
 8008a84:	3001      	adds	r0, #1
 8008a86:	d0ab      	beq.n	80089e0 <_printf_i+0x164>
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	079b      	lsls	r3, r3, #30
 8008a8c:	d413      	bmi.n	8008ab6 <_printf_i+0x23a>
 8008a8e:	68e0      	ldr	r0, [r4, #12]
 8008a90:	9b03      	ldr	r3, [sp, #12]
 8008a92:	4298      	cmp	r0, r3
 8008a94:	bfb8      	it	lt
 8008a96:	4618      	movlt	r0, r3
 8008a98:	e7a4      	b.n	80089e4 <_printf_i+0x168>
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	4632      	mov	r2, r6
 8008a9e:	4649      	mov	r1, r9
 8008aa0:	4640      	mov	r0, r8
 8008aa2:	47d0      	blx	sl
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	d09b      	beq.n	80089e0 <_printf_i+0x164>
 8008aa8:	3501      	adds	r5, #1
 8008aaa:	68e3      	ldr	r3, [r4, #12]
 8008aac:	9903      	ldr	r1, [sp, #12]
 8008aae:	1a5b      	subs	r3, r3, r1
 8008ab0:	42ab      	cmp	r3, r5
 8008ab2:	dcf2      	bgt.n	8008a9a <_printf_i+0x21e>
 8008ab4:	e7eb      	b.n	8008a8e <_printf_i+0x212>
 8008ab6:	2500      	movs	r5, #0
 8008ab8:	f104 0619 	add.w	r6, r4, #25
 8008abc:	e7f5      	b.n	8008aaa <_printf_i+0x22e>
 8008abe:	bf00      	nop
 8008ac0:	08008dad 	.word	0x08008dad
 8008ac4:	08008dbe 	.word	0x08008dbe

08008ac8 <memcpy>:
 8008ac8:	440a      	add	r2, r1
 8008aca:	4291      	cmp	r1, r2
 8008acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ad0:	d100      	bne.n	8008ad4 <memcpy+0xc>
 8008ad2:	4770      	bx	lr
 8008ad4:	b510      	push	{r4, lr}
 8008ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ade:	4291      	cmp	r1, r2
 8008ae0:	d1f9      	bne.n	8008ad6 <memcpy+0xe>
 8008ae2:	bd10      	pop	{r4, pc}

08008ae4 <memmove>:
 8008ae4:	4288      	cmp	r0, r1
 8008ae6:	b510      	push	{r4, lr}
 8008ae8:	eb01 0402 	add.w	r4, r1, r2
 8008aec:	d902      	bls.n	8008af4 <memmove+0x10>
 8008aee:	4284      	cmp	r4, r0
 8008af0:	4623      	mov	r3, r4
 8008af2:	d807      	bhi.n	8008b04 <memmove+0x20>
 8008af4:	1e43      	subs	r3, r0, #1
 8008af6:	42a1      	cmp	r1, r4
 8008af8:	d008      	beq.n	8008b0c <memmove+0x28>
 8008afa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008afe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b02:	e7f8      	b.n	8008af6 <memmove+0x12>
 8008b04:	4402      	add	r2, r0
 8008b06:	4601      	mov	r1, r0
 8008b08:	428a      	cmp	r2, r1
 8008b0a:	d100      	bne.n	8008b0e <memmove+0x2a>
 8008b0c:	bd10      	pop	{r4, pc}
 8008b0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b16:	e7f7      	b.n	8008b08 <memmove+0x24>

08008b18 <_free_r>:
 8008b18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b1a:	2900      	cmp	r1, #0
 8008b1c:	d048      	beq.n	8008bb0 <_free_r+0x98>
 8008b1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b22:	9001      	str	r0, [sp, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f1a1 0404 	sub.w	r4, r1, #4
 8008b2a:	bfb8      	it	lt
 8008b2c:	18e4      	addlt	r4, r4, r3
 8008b2e:	f000 f8d3 	bl	8008cd8 <__malloc_lock>
 8008b32:	4a20      	ldr	r2, [pc, #128]	; (8008bb4 <_free_r+0x9c>)
 8008b34:	9801      	ldr	r0, [sp, #4]
 8008b36:	6813      	ldr	r3, [r2, #0]
 8008b38:	4615      	mov	r5, r2
 8008b3a:	b933      	cbnz	r3, 8008b4a <_free_r+0x32>
 8008b3c:	6063      	str	r3, [r4, #4]
 8008b3e:	6014      	str	r4, [r2, #0]
 8008b40:	b003      	add	sp, #12
 8008b42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b46:	f000 b8cd 	b.w	8008ce4 <__malloc_unlock>
 8008b4a:	42a3      	cmp	r3, r4
 8008b4c:	d90b      	bls.n	8008b66 <_free_r+0x4e>
 8008b4e:	6821      	ldr	r1, [r4, #0]
 8008b50:	1862      	adds	r2, r4, r1
 8008b52:	4293      	cmp	r3, r2
 8008b54:	bf04      	itt	eq
 8008b56:	681a      	ldreq	r2, [r3, #0]
 8008b58:	685b      	ldreq	r3, [r3, #4]
 8008b5a:	6063      	str	r3, [r4, #4]
 8008b5c:	bf04      	itt	eq
 8008b5e:	1852      	addeq	r2, r2, r1
 8008b60:	6022      	streq	r2, [r4, #0]
 8008b62:	602c      	str	r4, [r5, #0]
 8008b64:	e7ec      	b.n	8008b40 <_free_r+0x28>
 8008b66:	461a      	mov	r2, r3
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	b10b      	cbz	r3, 8008b70 <_free_r+0x58>
 8008b6c:	42a3      	cmp	r3, r4
 8008b6e:	d9fa      	bls.n	8008b66 <_free_r+0x4e>
 8008b70:	6811      	ldr	r1, [r2, #0]
 8008b72:	1855      	adds	r5, r2, r1
 8008b74:	42a5      	cmp	r5, r4
 8008b76:	d10b      	bne.n	8008b90 <_free_r+0x78>
 8008b78:	6824      	ldr	r4, [r4, #0]
 8008b7a:	4421      	add	r1, r4
 8008b7c:	1854      	adds	r4, r2, r1
 8008b7e:	42a3      	cmp	r3, r4
 8008b80:	6011      	str	r1, [r2, #0]
 8008b82:	d1dd      	bne.n	8008b40 <_free_r+0x28>
 8008b84:	681c      	ldr	r4, [r3, #0]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	6053      	str	r3, [r2, #4]
 8008b8a:	4421      	add	r1, r4
 8008b8c:	6011      	str	r1, [r2, #0]
 8008b8e:	e7d7      	b.n	8008b40 <_free_r+0x28>
 8008b90:	d902      	bls.n	8008b98 <_free_r+0x80>
 8008b92:	230c      	movs	r3, #12
 8008b94:	6003      	str	r3, [r0, #0]
 8008b96:	e7d3      	b.n	8008b40 <_free_r+0x28>
 8008b98:	6825      	ldr	r5, [r4, #0]
 8008b9a:	1961      	adds	r1, r4, r5
 8008b9c:	428b      	cmp	r3, r1
 8008b9e:	bf04      	itt	eq
 8008ba0:	6819      	ldreq	r1, [r3, #0]
 8008ba2:	685b      	ldreq	r3, [r3, #4]
 8008ba4:	6063      	str	r3, [r4, #4]
 8008ba6:	bf04      	itt	eq
 8008ba8:	1949      	addeq	r1, r1, r5
 8008baa:	6021      	streq	r1, [r4, #0]
 8008bac:	6054      	str	r4, [r2, #4]
 8008bae:	e7c7      	b.n	8008b40 <_free_r+0x28>
 8008bb0:	b003      	add	sp, #12
 8008bb2:	bd30      	pop	{r4, r5, pc}
 8008bb4:	20000698 	.word	0x20000698

08008bb8 <_malloc_r>:
 8008bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bba:	1ccd      	adds	r5, r1, #3
 8008bbc:	f025 0503 	bic.w	r5, r5, #3
 8008bc0:	3508      	adds	r5, #8
 8008bc2:	2d0c      	cmp	r5, #12
 8008bc4:	bf38      	it	cc
 8008bc6:	250c      	movcc	r5, #12
 8008bc8:	2d00      	cmp	r5, #0
 8008bca:	4606      	mov	r6, r0
 8008bcc:	db01      	blt.n	8008bd2 <_malloc_r+0x1a>
 8008bce:	42a9      	cmp	r1, r5
 8008bd0:	d903      	bls.n	8008bda <_malloc_r+0x22>
 8008bd2:	230c      	movs	r3, #12
 8008bd4:	6033      	str	r3, [r6, #0]
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bda:	f000 f87d 	bl	8008cd8 <__malloc_lock>
 8008bde:	4921      	ldr	r1, [pc, #132]	; (8008c64 <_malloc_r+0xac>)
 8008be0:	680a      	ldr	r2, [r1, #0]
 8008be2:	4614      	mov	r4, r2
 8008be4:	b99c      	cbnz	r4, 8008c0e <_malloc_r+0x56>
 8008be6:	4f20      	ldr	r7, [pc, #128]	; (8008c68 <_malloc_r+0xb0>)
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	b923      	cbnz	r3, 8008bf6 <_malloc_r+0x3e>
 8008bec:	4621      	mov	r1, r4
 8008bee:	4630      	mov	r0, r6
 8008bf0:	f000 f862 	bl	8008cb8 <_sbrk_r>
 8008bf4:	6038      	str	r0, [r7, #0]
 8008bf6:	4629      	mov	r1, r5
 8008bf8:	4630      	mov	r0, r6
 8008bfa:	f000 f85d 	bl	8008cb8 <_sbrk_r>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d123      	bne.n	8008c4a <_malloc_r+0x92>
 8008c02:	230c      	movs	r3, #12
 8008c04:	6033      	str	r3, [r6, #0]
 8008c06:	4630      	mov	r0, r6
 8008c08:	f000 f86c 	bl	8008ce4 <__malloc_unlock>
 8008c0c:	e7e3      	b.n	8008bd6 <_malloc_r+0x1e>
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	1b5b      	subs	r3, r3, r5
 8008c12:	d417      	bmi.n	8008c44 <_malloc_r+0x8c>
 8008c14:	2b0b      	cmp	r3, #11
 8008c16:	d903      	bls.n	8008c20 <_malloc_r+0x68>
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	441c      	add	r4, r3
 8008c1c:	6025      	str	r5, [r4, #0]
 8008c1e:	e004      	b.n	8008c2a <_malloc_r+0x72>
 8008c20:	6863      	ldr	r3, [r4, #4]
 8008c22:	42a2      	cmp	r2, r4
 8008c24:	bf0c      	ite	eq
 8008c26:	600b      	streq	r3, [r1, #0]
 8008c28:	6053      	strne	r3, [r2, #4]
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f000 f85a 	bl	8008ce4 <__malloc_unlock>
 8008c30:	f104 000b 	add.w	r0, r4, #11
 8008c34:	1d23      	adds	r3, r4, #4
 8008c36:	f020 0007 	bic.w	r0, r0, #7
 8008c3a:	1ac2      	subs	r2, r0, r3
 8008c3c:	d0cc      	beq.n	8008bd8 <_malloc_r+0x20>
 8008c3e:	1a1b      	subs	r3, r3, r0
 8008c40:	50a3      	str	r3, [r4, r2]
 8008c42:	e7c9      	b.n	8008bd8 <_malloc_r+0x20>
 8008c44:	4622      	mov	r2, r4
 8008c46:	6864      	ldr	r4, [r4, #4]
 8008c48:	e7cc      	b.n	8008be4 <_malloc_r+0x2c>
 8008c4a:	1cc4      	adds	r4, r0, #3
 8008c4c:	f024 0403 	bic.w	r4, r4, #3
 8008c50:	42a0      	cmp	r0, r4
 8008c52:	d0e3      	beq.n	8008c1c <_malloc_r+0x64>
 8008c54:	1a21      	subs	r1, r4, r0
 8008c56:	4630      	mov	r0, r6
 8008c58:	f000 f82e 	bl	8008cb8 <_sbrk_r>
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	d1dd      	bne.n	8008c1c <_malloc_r+0x64>
 8008c60:	e7cf      	b.n	8008c02 <_malloc_r+0x4a>
 8008c62:	bf00      	nop
 8008c64:	20000698 	.word	0x20000698
 8008c68:	2000069c 	.word	0x2000069c

08008c6c <_realloc_r>:
 8008c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6e:	4607      	mov	r7, r0
 8008c70:	4614      	mov	r4, r2
 8008c72:	460e      	mov	r6, r1
 8008c74:	b921      	cbnz	r1, 8008c80 <_realloc_r+0x14>
 8008c76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	f7ff bf9c 	b.w	8008bb8 <_malloc_r>
 8008c80:	b922      	cbnz	r2, 8008c8c <_realloc_r+0x20>
 8008c82:	f7ff ff49 	bl	8008b18 <_free_r>
 8008c86:	4625      	mov	r5, r4
 8008c88:	4628      	mov	r0, r5
 8008c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c8c:	f000 f830 	bl	8008cf0 <_malloc_usable_size_r>
 8008c90:	42a0      	cmp	r0, r4
 8008c92:	d20f      	bcs.n	8008cb4 <_realloc_r+0x48>
 8008c94:	4621      	mov	r1, r4
 8008c96:	4638      	mov	r0, r7
 8008c98:	f7ff ff8e 	bl	8008bb8 <_malloc_r>
 8008c9c:	4605      	mov	r5, r0
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d0f2      	beq.n	8008c88 <_realloc_r+0x1c>
 8008ca2:	4631      	mov	r1, r6
 8008ca4:	4622      	mov	r2, r4
 8008ca6:	f7ff ff0f 	bl	8008ac8 <memcpy>
 8008caa:	4631      	mov	r1, r6
 8008cac:	4638      	mov	r0, r7
 8008cae:	f7ff ff33 	bl	8008b18 <_free_r>
 8008cb2:	e7e9      	b.n	8008c88 <_realloc_r+0x1c>
 8008cb4:	4635      	mov	r5, r6
 8008cb6:	e7e7      	b.n	8008c88 <_realloc_r+0x1c>

08008cb8 <_sbrk_r>:
 8008cb8:	b538      	push	{r3, r4, r5, lr}
 8008cba:	4d06      	ldr	r5, [pc, #24]	; (8008cd4 <_sbrk_r+0x1c>)
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	4608      	mov	r0, r1
 8008cc2:	602b      	str	r3, [r5, #0]
 8008cc4:	f7f7 fdc2 	bl	800084c <_sbrk>
 8008cc8:	1c43      	adds	r3, r0, #1
 8008cca:	d102      	bne.n	8008cd2 <_sbrk_r+0x1a>
 8008ccc:	682b      	ldr	r3, [r5, #0]
 8008cce:	b103      	cbz	r3, 8008cd2 <_sbrk_r+0x1a>
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	bd38      	pop	{r3, r4, r5, pc}
 8008cd4:	200019d0 	.word	0x200019d0

08008cd8 <__malloc_lock>:
 8008cd8:	4801      	ldr	r0, [pc, #4]	; (8008ce0 <__malloc_lock+0x8>)
 8008cda:	f000 b811 	b.w	8008d00 <__retarget_lock_acquire_recursive>
 8008cde:	bf00      	nop
 8008ce0:	200019d8 	.word	0x200019d8

08008ce4 <__malloc_unlock>:
 8008ce4:	4801      	ldr	r0, [pc, #4]	; (8008cec <__malloc_unlock+0x8>)
 8008ce6:	f000 b80c 	b.w	8008d02 <__retarget_lock_release_recursive>
 8008cea:	bf00      	nop
 8008cec:	200019d8 	.word	0x200019d8

08008cf0 <_malloc_usable_size_r>:
 8008cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cf4:	1f18      	subs	r0, r3, #4
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	bfbc      	itt	lt
 8008cfa:	580b      	ldrlt	r3, [r1, r0]
 8008cfc:	18c0      	addlt	r0, r0, r3
 8008cfe:	4770      	bx	lr

08008d00 <__retarget_lock_acquire_recursive>:
 8008d00:	4770      	bx	lr

08008d02 <__retarget_lock_release_recursive>:
 8008d02:	4770      	bx	lr

08008d04 <_init>:
 8008d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d06:	bf00      	nop
 8008d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d0a:	bc08      	pop	{r3}
 8008d0c:	469e      	mov	lr, r3
 8008d0e:	4770      	bx	lr

08008d10 <_fini>:
 8008d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d12:	bf00      	nop
 8008d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d16:	bc08      	pop	{r3}
 8008d18:	469e      	mov	lr, r3
 8008d1a:	4770      	bx	lr
