
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F9)
	S12= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F15)
	S18= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S30= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F28)
	S31= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F29)
	S32= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F31)
	S34= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F32)
	S35= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F33)
	S36= IR_EX.Out=>FU.IR_EX                                    Premise(F34)
	S37= IR_MEM.Out=>FU.IR_MEM                                  Premise(F35)
	S38= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F36)
	S39= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F37)
	S40= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F38)
	S41= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F39)
	S42= ALU.Out=>FU.InEX                                       Premise(F40)
	S43= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F41)
	S44= ALUOut_MEM.Out=>FU.InMEM                               Premise(F42)
	S45= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F43)
	S46= IMMU.Addr=>IAddrReg.In                                 Premise(F44)
	S47= PC.Out=>ICache.IEA                                     Premise(F45)
	S48= ICache.IEA=addr                                        Path(S5,S47)
	S49= ICache.Hit=ICacheHit(addr)                             ICache-Search(S48)
	S50= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S48,S3)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S49,S23)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S49,S33)
	S53= ICache.Out=>ICacheReg.In                               Premise(F46)
	S54= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S50,S53)
	S55= PC.Out=>IMMU.IEA                                       Premise(F47)
	S56= IMMU.IEA=addr                                          Path(S5,S55)
	S57= CP0.ASID=>IMMU.PID                                     Premise(F48)
	S58= IMMU.PID=pid                                           Path(S4,S57)
	S59= IMMU.Addr={pid,addr}                                   IMMU-Search(S58,S56)
	S60= IAddrReg.In={pid,addr}                                 Path(S59,S46)
	S61= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S58,S56)
	S62= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S61,S24)
	S63= IR_MEM.Out=>IR_DMMU1.In                                Premise(F49)
	S64= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F50)
	S65= ICache.Out=>IR_ID.In                                   Premise(F51)
	S66= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S50,S65)
	S67= ICache.Out=>IR_IMMU.In                                 Premise(F52)
	S68= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S50,S67)
	S69= IR_EX.Out=>IR_MEM.In                                   Premise(F53)
	S70= IR_DMMU2.Out=>IR_WB.In                                 Premise(F54)
	S71= IR_MEM.Out=>IR_WB.In                                   Premise(F55)
	S72= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F56)
	S73= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F57)
	S74= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F58)
	S75= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F59)
	S76= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F60)
	S77= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F61)
	S78= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F62)
	S79= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F63)
	S80= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F64)
	S81= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F65)
	S82= IR_EX.Out31_26=>CU_EX.Op                               Premise(F66)
	S83= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F67)
	S84= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F68)
	S85= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F69)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F70)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F71)
	S88= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F72)
	S89= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F73)
	S90= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F74)
	S91= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F75)
	S92= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F76)
	S93= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F77)
	S94= IR_WB.Out31_26=>CU_WB.Op                               Premise(F78)
	S95= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F79)
	S96= CtrlA_EX=0                                             Premise(F80)
	S97= CtrlB_EX=0                                             Premise(F81)
	S98= CtrlALUOut_MEM=0                                       Premise(F82)
	S99= CtrlALUOut_DMMU1=0                                     Premise(F83)
	S100= CtrlALUOut_DMMU2=0                                    Premise(F84)
	S101= CtrlALUOut_WB=0                                       Premise(F85)
	S102= CtrlA_MEM=0                                           Premise(F86)
	S103= CtrlA_WB=0                                            Premise(F87)
	S104= CtrlB_MEM=0                                           Premise(F88)
	S105= CtrlB_WB=0                                            Premise(F89)
	S106= CtrlICache=0                                          Premise(F90)
	S107= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S106)
	S108= CtrlIMMU=0                                            Premise(F91)
	S109= CtrlIR_DMMU1=0                                        Premise(F92)
	S110= CtrlIR_DMMU2=0                                        Premise(F93)
	S111= CtrlIR_EX=0                                           Premise(F94)
	S112= CtrlIR_ID=1                                           Premise(F95)
	S113= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S66,S112)
	S114= CtrlIR_IMMU=0                                         Premise(F96)
	S115= CtrlIR_MEM=0                                          Premise(F97)
	S116= CtrlIR_WB=0                                           Premise(F98)
	S117= CtrlGPR=0                                             Premise(F99)
	S118= CtrlIAddrReg=0                                        Premise(F100)
	S119= CtrlPC=0                                              Premise(F101)
	S120= CtrlPCInc=1                                           Premise(F102)
	S121= PC[Out]=addr+4                                        PC-Inc(S1,S119,S120)
	S122= PC[CIA]=addr                                          PC-Inc(S1,S119,S120)
	S123= CtrlIMem=0                                            Premise(F103)
	S124= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S123)
	S125= CtrlICacheReg=0                                       Premise(F104)
	S126= CtrlASIDIn=0                                          Premise(F105)
	S127= CtrlCP0=0                                             Premise(F106)
	S128= CP0[ASID]=pid                                         CP0-Hold(S0,S127)
	S129= CtrlEPCIn=0                                           Premise(F107)
	S130= CtrlExCodeIn=0                                        Premise(F108)
	S131= CtrlIRMux=0                                           Premise(F109)
	S132= GPR[rS]=a                                             Premise(F110)
	S133= GPR[rT]=b                                             Premise(F111)

ID	S134= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S113)
	S135= IR_ID.Out31_26=0                                      IR-Out(S113)
	S136= IR_ID.Out25_21=rS                                     IR-Out(S113)
	S137= IR_ID.Out20_16=rT                                     IR-Out(S113)
	S138= IR_ID.Out15_11=rD                                     IR-Out(S113)
	S139= IR_ID.Out10_6=0                                       IR-Out(S113)
	S140= IR_ID.Out5_0=37                                       IR-Out(S113)
	S141= PC.Out=addr+4                                         PC-Out(S121)
	S142= PC.CIA=addr                                           PC-Out(S122)
	S143= PC.CIA31_28=addr[31:28]                               PC-Out(S122)
	S144= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S145= A_EX.Out=>ALU.A                                       Premise(F218)
	S146= B_EX.Out=>ALU.B                                       Premise(F219)
	S147= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F220)
	S148= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F221)
	S149= ALU.Out=>ALUOut_MEM.In                                Premise(F222)
	S150= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F223)
	S151= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F224)
	S152= A_MEM.Out=>A_WB.In                                    Premise(F225)
	S153= B_MEM.Out=>B_WB.In                                    Premise(F226)
	S154= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F227)
	S155= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F228)
	S156= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F229)
	S157= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F230)
	S158= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F231)
	S159= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F232)
	S160= FU.Bub_IF=>CU_IF.Bub                                  Premise(F233)
	S161= FU.Halt_IF=>CU_IF.Halt                                Premise(F234)
	S162= ICache.Hit=>CU_IF.ICacheHit                           Premise(F235)
	S163= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F236)
	S164= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F237)
	S165= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F238)
	S166= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F239)
	S167= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F240)
	S168= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F241)
	S169= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F242)
	S170= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F243)
	S171= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F244)
	S172= ICache.Hit=>FU.ICacheHit                              Premise(F245)
	S173= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F246)
	S174= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F247)
	S175= IR_EX.Out=>FU.IR_EX                                   Premise(F248)
	S176= IR_MEM.Out=>FU.IR_MEM                                 Premise(F249)
	S177= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F250)
	S178= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F251)
	S179= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F252)
	S180= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F253)
	S181= ALU.Out=>FU.InEX                                      Premise(F254)
	S182= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F255)
	S183= ALUOut_MEM.Out=>FU.InMEM                              Premise(F256)
	S184= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F257)
	S185= IMMU.Addr=>IAddrReg.In                                Premise(F258)
	S186= PC.Out=>ICache.IEA                                    Premise(F259)
	S187= ICache.IEA=addr+4                                     Path(S141,S186)
	S188= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S187)
	S189= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S188,S162)
	S190= FU.ICacheHit=ICacheHit(addr+4)                        Path(S188,S172)
	S191= ICache.Out=>ICacheReg.In                              Premise(F260)
	S192= PC.Out=>IMMU.IEA                                      Premise(F261)
	S193= IMMU.IEA=addr+4                                       Path(S141,S192)
	S194= CP0.ASID=>IMMU.PID                                    Premise(F262)
	S195= IMMU.PID=pid                                          Path(S144,S194)
	S196= IMMU.Addr={pid,addr+4}                                IMMU-Search(S195,S193)
	S197= IAddrReg.In={pid,addr+4}                              Path(S196,S185)
	S198= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S195,S193)
	S199= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S198,S163)
	S200= IR_MEM.Out=>IR_DMMU1.In                               Premise(F263)
	S201= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F264)
	S202= ICache.Out=>IR_ID.In                                  Premise(F265)
	S203= ICache.Out=>IR_IMMU.In                                Premise(F266)
	S204= IR_EX.Out=>IR_MEM.In                                  Premise(F267)
	S205= IR_DMMU2.Out=>IR_WB.In                                Premise(F268)
	S206= IR_MEM.Out=>IR_WB.In                                  Premise(F269)
	S207= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F270)
	S208= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F271)
	S209= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F272)
	S210= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F273)
	S211= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F274)
	S212= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F275)
	S213= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F276)
	S214= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F277)
	S215= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F278)
	S216= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F279)
	S217= IR_EX.Out31_26=>CU_EX.Op                              Premise(F280)
	S218= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F281)
	S219= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F282)
	S220= CU_ID.IRFunc1=rT                                      Path(S137,S219)
	S221= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F283)
	S222= CU_ID.IRFunc2=rS                                      Path(S136,S221)
	S223= IR_ID.Out31_26=>CU_ID.Op                              Premise(F284)
	S224= CU_ID.Op=0                                            Path(S135,S223)
	S225= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F285)
	S226= CU_ID.IRFunc=37                                       Path(S140,S225)
	S227= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F286)
	S228= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F287)
	S229= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F288)
	S230= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F289)
	S231= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F290)
	S232= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F291)
	S233= IR_WB.Out31_26=>CU_WB.Op                              Premise(F292)
	S234= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F293)
	S235= CtrlA_EX=1                                            Premise(F294)
	S236= CtrlB_EX=1                                            Premise(F295)
	S237= CtrlALUOut_MEM=0                                      Premise(F296)
	S238= CtrlALUOut_DMMU1=0                                    Premise(F297)
	S239= CtrlALUOut_DMMU2=0                                    Premise(F298)
	S240= CtrlALUOut_WB=0                                       Premise(F299)
	S241= CtrlA_MEM=0                                           Premise(F300)
	S242= CtrlA_WB=0                                            Premise(F301)
	S243= CtrlB_MEM=0                                           Premise(F302)
	S244= CtrlB_WB=0                                            Premise(F303)
	S245= CtrlICache=0                                          Premise(F304)
	S246= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S107,S245)
	S247= CtrlIMMU=0                                            Premise(F305)
	S248= CtrlIR_DMMU1=0                                        Premise(F306)
	S249= CtrlIR_DMMU2=0                                        Premise(F307)
	S250= CtrlIR_EX=1                                           Premise(F308)
	S251= CtrlIR_ID=0                                           Premise(F309)
	S252= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S113,S251)
	S253= CtrlIR_IMMU=0                                         Premise(F310)
	S254= CtrlIR_MEM=0                                          Premise(F311)
	S255= CtrlIR_WB=0                                           Premise(F312)
	S256= CtrlGPR=0                                             Premise(F313)
	S257= GPR[rS]=a                                             GPR-Hold(S132,S256)
	S258= GPR[rT]=b                                             GPR-Hold(S133,S256)
	S259= CtrlIAddrReg=0                                        Premise(F314)
	S260= CtrlPC=0                                              Premise(F315)
	S261= CtrlPCInc=0                                           Premise(F316)
	S262= PC[CIA]=addr                                          PC-Hold(S122,S261)
	S263= PC[Out]=addr+4                                        PC-Hold(S121,S260,S261)
	S264= CtrlIMem=0                                            Premise(F317)
	S265= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S124,S264)
	S266= CtrlICacheReg=0                                       Premise(F318)
	S267= CtrlASIDIn=0                                          Premise(F319)
	S268= CtrlCP0=0                                             Premise(F320)
	S269= CP0[ASID]=pid                                         CP0-Hold(S128,S268)
	S270= CtrlEPCIn=0                                           Premise(F321)
	S271= CtrlExCodeIn=0                                        Premise(F322)
	S272= CtrlIRMux=0                                           Premise(F323)

EX	S273= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S252)
	S274= IR_ID.Out31_26=0                                      IR-Out(S252)
	S275= IR_ID.Out25_21=rS                                     IR-Out(S252)
	S276= IR_ID.Out20_16=rT                                     IR-Out(S252)
	S277= IR_ID.Out15_11=rD                                     IR-Out(S252)
	S278= IR_ID.Out10_6=0                                       IR-Out(S252)
	S279= IR_ID.Out5_0=37                                       IR-Out(S252)
	S280= PC.CIA=addr                                           PC-Out(S262)
	S281= PC.CIA31_28=addr[31:28]                               PC-Out(S262)
	S282= PC.Out=addr+4                                         PC-Out(S263)
	S283= CP0.ASID=pid                                          CP0-Read-ASID(S269)
	S284= A_EX.Out=>ALU.A                                       Premise(F324)
	S285= B_EX.Out=>ALU.B                                       Premise(F325)
	S286= ALU.Func=6'b000001                                    Premise(F326)
	S287= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F327)
	S288= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F328)
	S289= ALU.Out=>ALUOut_MEM.In                                Premise(F329)
	S290= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F330)
	S291= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F331)
	S292= A_MEM.Out=>A_WB.In                                    Premise(F332)
	S293= B_MEM.Out=>B_WB.In                                    Premise(F333)
	S294= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F334)
	S295= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F335)
	S296= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F336)
	S297= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F337)
	S298= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F338)
	S299= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F339)
	S300= FU.Bub_IF=>CU_IF.Bub                                  Premise(F340)
	S301= FU.Halt_IF=>CU_IF.Halt                                Premise(F341)
	S302= ICache.Hit=>CU_IF.ICacheHit                           Premise(F342)
	S303= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F343)
	S304= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F344)
	S305= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F345)
	S306= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F346)
	S307= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F347)
	S308= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F348)
	S309= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F349)
	S310= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F350)
	S311= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F351)
	S312= ICache.Hit=>FU.ICacheHit                              Premise(F352)
	S313= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F353)
	S314= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F354)
	S315= IR_EX.Out=>FU.IR_EX                                   Premise(F355)
	S316= IR_MEM.Out=>FU.IR_MEM                                 Premise(F356)
	S317= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F357)
	S318= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F358)
	S319= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F359)
	S320= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F360)
	S321= ALU.Out=>FU.InEX                                      Premise(F361)
	S322= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F362)
	S323= ALUOut_MEM.Out=>FU.InMEM                              Premise(F363)
	S324= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F364)
	S325= IMMU.Addr=>IAddrReg.In                                Premise(F365)
	S326= PC.Out=>ICache.IEA                                    Premise(F366)
	S327= ICache.IEA=addr+4                                     Path(S282,S326)
	S328= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S327)
	S329= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S328,S302)
	S330= FU.ICacheHit=ICacheHit(addr+4)                        Path(S328,S312)
	S331= ICache.Out=>ICacheReg.In                              Premise(F367)
	S332= PC.Out=>IMMU.IEA                                      Premise(F368)
	S333= IMMU.IEA=addr+4                                       Path(S282,S332)
	S334= CP0.ASID=>IMMU.PID                                    Premise(F369)
	S335= IMMU.PID=pid                                          Path(S283,S334)
	S336= IMMU.Addr={pid,addr+4}                                IMMU-Search(S335,S333)
	S337= IAddrReg.In={pid,addr+4}                              Path(S336,S325)
	S338= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S335,S333)
	S339= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S338,S303)
	S340= IR_MEM.Out=>IR_DMMU1.In                               Premise(F370)
	S341= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F371)
	S342= ICache.Out=>IR_ID.In                                  Premise(F372)
	S343= ICache.Out=>IR_IMMU.In                                Premise(F373)
	S344= IR_EX.Out=>IR_MEM.In                                  Premise(F374)
	S345= IR_DMMU2.Out=>IR_WB.In                                Premise(F375)
	S346= IR_MEM.Out=>IR_WB.In                                  Premise(F376)
	S347= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F377)
	S348= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F378)
	S349= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F379)
	S350= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F380)
	S351= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F381)
	S352= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F382)
	S353= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F383)
	S354= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F384)
	S355= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F385)
	S356= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F386)
	S357= IR_EX.Out31_26=>CU_EX.Op                              Premise(F387)
	S358= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F388)
	S359= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F389)
	S360= CU_ID.IRFunc1=rT                                      Path(S276,S359)
	S361= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F390)
	S362= CU_ID.IRFunc2=rS                                      Path(S275,S361)
	S363= IR_ID.Out31_26=>CU_ID.Op                              Premise(F391)
	S364= CU_ID.Op=0                                            Path(S274,S363)
	S365= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F392)
	S366= CU_ID.IRFunc=37                                       Path(S279,S365)
	S367= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F393)
	S368= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F394)
	S369= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F395)
	S370= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F396)
	S371= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F397)
	S372= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F398)
	S373= IR_WB.Out31_26=>CU_WB.Op                              Premise(F399)
	S374= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F400)
	S375= CtrlA_EX=0                                            Premise(F401)
	S376= CtrlB_EX=0                                            Premise(F402)
	S377= CtrlALUOut_MEM=1                                      Premise(F403)
	S378= CtrlALUOut_DMMU1=0                                    Premise(F404)
	S379= CtrlALUOut_DMMU2=0                                    Premise(F405)
	S380= CtrlALUOut_WB=0                                       Premise(F406)
	S381= CtrlA_MEM=0                                           Premise(F407)
	S382= CtrlA_WB=0                                            Premise(F408)
	S383= CtrlB_MEM=0                                           Premise(F409)
	S384= CtrlB_WB=0                                            Premise(F410)
	S385= CtrlICache=0                                          Premise(F411)
	S386= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S246,S385)
	S387= CtrlIMMU=0                                            Premise(F412)
	S388= CtrlIR_DMMU1=0                                        Premise(F413)
	S389= CtrlIR_DMMU2=0                                        Premise(F414)
	S390= CtrlIR_EX=0                                           Premise(F415)
	S391= CtrlIR_ID=0                                           Premise(F416)
	S392= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S252,S391)
	S393= CtrlIR_IMMU=0                                         Premise(F417)
	S394= CtrlIR_MEM=1                                          Premise(F418)
	S395= CtrlIR_WB=0                                           Premise(F419)
	S396= CtrlGPR=0                                             Premise(F420)
	S397= GPR[rS]=a                                             GPR-Hold(S257,S396)
	S398= GPR[rT]=b                                             GPR-Hold(S258,S396)
	S399= CtrlIAddrReg=0                                        Premise(F421)
	S400= CtrlPC=0                                              Premise(F422)
	S401= CtrlPCInc=0                                           Premise(F423)
	S402= PC[CIA]=addr                                          PC-Hold(S262,S401)
	S403= PC[Out]=addr+4                                        PC-Hold(S263,S400,S401)
	S404= CtrlIMem=0                                            Premise(F424)
	S405= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S265,S404)
	S406= CtrlICacheReg=0                                       Premise(F425)
	S407= CtrlASIDIn=0                                          Premise(F426)
	S408= CtrlCP0=0                                             Premise(F427)
	S409= CP0[ASID]=pid                                         CP0-Hold(S269,S408)
	S410= CtrlEPCIn=0                                           Premise(F428)
	S411= CtrlExCodeIn=0                                        Premise(F429)
	S412= CtrlIRMux=0                                           Premise(F430)

MEM	S413= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S392)
	S414= IR_ID.Out31_26=0                                      IR-Out(S392)
	S415= IR_ID.Out25_21=rS                                     IR-Out(S392)
	S416= IR_ID.Out20_16=rT                                     IR-Out(S392)
	S417= IR_ID.Out15_11=rD                                     IR-Out(S392)
	S418= IR_ID.Out10_6=0                                       IR-Out(S392)
	S419= IR_ID.Out5_0=37                                       IR-Out(S392)
	S420= PC.CIA=addr                                           PC-Out(S402)
	S421= PC.CIA31_28=addr[31:28]                               PC-Out(S402)
	S422= PC.Out=addr+4                                         PC-Out(S403)
	S423= CP0.ASID=pid                                          CP0-Read-ASID(S409)
	S424= A_EX.Out=>ALU.A                                       Premise(F431)
	S425= B_EX.Out=>ALU.B                                       Premise(F432)
	S426= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F433)
	S427= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F434)
	S428= ALU.Out=>ALUOut_MEM.In                                Premise(F435)
	S429= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F436)
	S430= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F437)
	S431= A_MEM.Out=>A_WB.In                                    Premise(F438)
	S432= B_MEM.Out=>B_WB.In                                    Premise(F439)
	S433= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F440)
	S434= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F441)
	S435= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F442)
	S436= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F443)
	S437= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F444)
	S438= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F445)
	S439= FU.Bub_IF=>CU_IF.Bub                                  Premise(F446)
	S440= FU.Halt_IF=>CU_IF.Halt                                Premise(F447)
	S441= ICache.Hit=>CU_IF.ICacheHit                           Premise(F448)
	S442= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F449)
	S443= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F450)
	S444= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F451)
	S445= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F452)
	S446= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F453)
	S447= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F454)
	S448= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F455)
	S449= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F456)
	S450= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F457)
	S451= ICache.Hit=>FU.ICacheHit                              Premise(F458)
	S452= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F459)
	S453= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F460)
	S454= IR_EX.Out=>FU.IR_EX                                   Premise(F461)
	S455= IR_MEM.Out=>FU.IR_MEM                                 Premise(F462)
	S456= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F463)
	S457= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F464)
	S458= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F465)
	S459= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F466)
	S460= ALU.Out=>FU.InEX                                      Premise(F467)
	S461= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F468)
	S462= ALUOut_MEM.Out=>FU.InMEM                              Premise(F469)
	S463= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F470)
	S464= IMMU.Addr=>IAddrReg.In                                Premise(F471)
	S465= PC.Out=>ICache.IEA                                    Premise(F472)
	S466= ICache.IEA=addr+4                                     Path(S422,S465)
	S467= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S466)
	S468= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S467,S441)
	S469= FU.ICacheHit=ICacheHit(addr+4)                        Path(S467,S451)
	S470= ICache.Out=>ICacheReg.In                              Premise(F473)
	S471= PC.Out=>IMMU.IEA                                      Premise(F474)
	S472= IMMU.IEA=addr+4                                       Path(S422,S471)
	S473= CP0.ASID=>IMMU.PID                                    Premise(F475)
	S474= IMMU.PID=pid                                          Path(S423,S473)
	S475= IMMU.Addr={pid,addr+4}                                IMMU-Search(S474,S472)
	S476= IAddrReg.In={pid,addr+4}                              Path(S475,S464)
	S477= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S474,S472)
	S478= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S477,S442)
	S479= IR_MEM.Out=>IR_DMMU1.In                               Premise(F476)
	S480= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F477)
	S481= ICache.Out=>IR_ID.In                                  Premise(F478)
	S482= ICache.Out=>IR_IMMU.In                                Premise(F479)
	S483= IR_EX.Out=>IR_MEM.In                                  Premise(F480)
	S484= IR_DMMU2.Out=>IR_WB.In                                Premise(F481)
	S485= IR_MEM.Out=>IR_WB.In                                  Premise(F482)
	S486= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F483)
	S487= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F484)
	S488= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F485)
	S489= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F486)
	S490= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F487)
	S491= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F488)
	S492= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F489)
	S493= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F490)
	S494= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F491)
	S495= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F492)
	S496= IR_EX.Out31_26=>CU_EX.Op                              Premise(F493)
	S497= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F494)
	S498= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F495)
	S499= CU_ID.IRFunc1=rT                                      Path(S416,S498)
	S500= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F496)
	S501= CU_ID.IRFunc2=rS                                      Path(S415,S500)
	S502= IR_ID.Out31_26=>CU_ID.Op                              Premise(F497)
	S503= CU_ID.Op=0                                            Path(S414,S502)
	S504= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F498)
	S505= CU_ID.IRFunc=37                                       Path(S419,S504)
	S506= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F499)
	S507= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F500)
	S508= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F501)
	S509= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F502)
	S510= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F503)
	S511= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F504)
	S512= IR_WB.Out31_26=>CU_WB.Op                              Premise(F505)
	S513= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F506)
	S514= CtrlA_EX=0                                            Premise(F507)
	S515= CtrlB_EX=0                                            Premise(F508)
	S516= CtrlALUOut_MEM=0                                      Premise(F509)
	S517= CtrlALUOut_DMMU1=1                                    Premise(F510)
	S518= CtrlALUOut_DMMU2=0                                    Premise(F511)
	S519= CtrlALUOut_WB=1                                       Premise(F512)
	S520= CtrlA_MEM=0                                           Premise(F513)
	S521= CtrlA_WB=1                                            Premise(F514)
	S522= CtrlB_MEM=0                                           Premise(F515)
	S523= CtrlB_WB=1                                            Premise(F516)
	S524= CtrlICache=0                                          Premise(F517)
	S525= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S386,S524)
	S526= CtrlIMMU=0                                            Premise(F518)
	S527= CtrlIR_DMMU1=1                                        Premise(F519)
	S528= CtrlIR_DMMU2=0                                        Premise(F520)
	S529= CtrlIR_EX=0                                           Premise(F521)
	S530= CtrlIR_ID=0                                           Premise(F522)
	S531= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S392,S530)
	S532= CtrlIR_IMMU=0                                         Premise(F523)
	S533= CtrlIR_MEM=0                                          Premise(F524)
	S534= CtrlIR_WB=1                                           Premise(F525)
	S535= CtrlGPR=0                                             Premise(F526)
	S536= GPR[rS]=a                                             GPR-Hold(S397,S535)
	S537= GPR[rT]=b                                             GPR-Hold(S398,S535)
	S538= CtrlIAddrReg=0                                        Premise(F527)
	S539= CtrlPC=0                                              Premise(F528)
	S540= CtrlPCInc=0                                           Premise(F529)
	S541= PC[CIA]=addr                                          PC-Hold(S402,S540)
	S542= PC[Out]=addr+4                                        PC-Hold(S403,S539,S540)
	S543= CtrlIMem=0                                            Premise(F530)
	S544= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S405,S543)
	S545= CtrlICacheReg=0                                       Premise(F531)
	S546= CtrlASIDIn=0                                          Premise(F532)
	S547= CtrlCP0=0                                             Premise(F533)
	S548= CP0[ASID]=pid                                         CP0-Hold(S409,S547)
	S549= CtrlEPCIn=0                                           Premise(F534)
	S550= CtrlExCodeIn=0                                        Premise(F535)
	S551= CtrlIRMux=0                                           Premise(F536)

WB	S552= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S531)
	S553= IR_ID.Out31_26=0                                      IR-Out(S531)
	S554= IR_ID.Out25_21=rS                                     IR-Out(S531)
	S555= IR_ID.Out20_16=rT                                     IR-Out(S531)
	S556= IR_ID.Out15_11=rD                                     IR-Out(S531)
	S557= IR_ID.Out10_6=0                                       IR-Out(S531)
	S558= IR_ID.Out5_0=37                                       IR-Out(S531)
	S559= PC.CIA=addr                                           PC-Out(S541)
	S560= PC.CIA31_28=addr[31:28]                               PC-Out(S541)
	S561= PC.Out=addr+4                                         PC-Out(S542)
	S562= CP0.ASID=pid                                          CP0-Read-ASID(S548)
	S563= A_EX.Out=>ALU.A                                       Premise(F749)
	S564= B_EX.Out=>ALU.B                                       Premise(F750)
	S565= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F751)
	S566= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F752)
	S567= ALU.Out=>ALUOut_MEM.In                                Premise(F753)
	S568= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F754)
	S569= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F755)
	S570= A_MEM.Out=>A_WB.In                                    Premise(F756)
	S571= B_MEM.Out=>B_WB.In                                    Premise(F757)
	S572= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F758)
	S573= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F759)
	S574= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F760)
	S575= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F761)
	S576= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F762)
	S577= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F763)
	S578= FU.Bub_IF=>CU_IF.Bub                                  Premise(F764)
	S579= FU.Halt_IF=>CU_IF.Halt                                Premise(F765)
	S580= ICache.Hit=>CU_IF.ICacheHit                           Premise(F766)
	S581= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F767)
	S582= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F768)
	S583= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F769)
	S584= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F770)
	S585= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F771)
	S586= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F772)
	S587= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F773)
	S588= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F774)
	S589= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F775)
	S590= ICache.Hit=>FU.ICacheHit                              Premise(F776)
	S591= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F777)
	S592= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F778)
	S593= IR_EX.Out=>FU.IR_EX                                   Premise(F779)
	S594= IR_MEM.Out=>FU.IR_MEM                                 Premise(F780)
	S595= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F781)
	S596= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F782)
	S597= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F783)
	S598= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F784)
	S599= ALU.Out=>FU.InEX                                      Premise(F785)
	S600= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F786)
	S601= ALUOut_MEM.Out=>FU.InMEM                              Premise(F787)
	S602= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F788)
	S603= IMMU.Addr=>IAddrReg.In                                Premise(F789)
	S604= PC.Out=>ICache.IEA                                    Premise(F790)
	S605= ICache.IEA=addr+4                                     Path(S561,S604)
	S606= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S605)
	S607= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S606,S580)
	S608= FU.ICacheHit=ICacheHit(addr+4)                        Path(S606,S590)
	S609= ICache.Out=>ICacheReg.In                              Premise(F791)
	S610= PC.Out=>IMMU.IEA                                      Premise(F792)
	S611= IMMU.IEA=addr+4                                       Path(S561,S610)
	S612= CP0.ASID=>IMMU.PID                                    Premise(F793)
	S613= IMMU.PID=pid                                          Path(S562,S612)
	S614= IMMU.Addr={pid,addr+4}                                IMMU-Search(S613,S611)
	S615= IAddrReg.In={pid,addr+4}                              Path(S614,S603)
	S616= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S613,S611)
	S617= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S616,S581)
	S618= IR_MEM.Out=>IR_DMMU1.In                               Premise(F794)
	S619= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F795)
	S620= ICache.Out=>IR_ID.In                                  Premise(F796)
	S621= ICache.Out=>IR_IMMU.In                                Premise(F797)
	S622= IR_EX.Out=>IR_MEM.In                                  Premise(F798)
	S623= IR_DMMU2.Out=>IR_WB.In                                Premise(F799)
	S624= IR_MEM.Out=>IR_WB.In                                  Premise(F800)
	S625= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F801)
	S626= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F802)
	S627= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F803)
	S628= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F804)
	S629= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F805)
	S630= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F806)
	S631= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F807)
	S632= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F808)
	S633= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F809)
	S634= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F810)
	S635= IR_EX.Out31_26=>CU_EX.Op                              Premise(F811)
	S636= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F812)
	S637= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F813)
	S638= CU_ID.IRFunc1=rT                                      Path(S555,S637)
	S639= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F814)
	S640= CU_ID.IRFunc2=rS                                      Path(S554,S639)
	S641= IR_ID.Out31_26=>CU_ID.Op                              Premise(F815)
	S642= CU_ID.Op=0                                            Path(S553,S641)
	S643= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F816)
	S644= CU_ID.IRFunc=37                                       Path(S558,S643)
	S645= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F817)
	S646= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F818)
	S647= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F819)
	S648= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F820)
	S649= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F821)
	S650= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F822)
	S651= IR_WB.Out31_26=>CU_WB.Op                              Premise(F823)
	S652= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F824)
	S653= CtrlA_EX=0                                            Premise(F825)
	S654= CtrlB_EX=0                                            Premise(F826)
	S655= CtrlALUOut_MEM=0                                      Premise(F827)
	S656= CtrlALUOut_DMMU1=0                                    Premise(F828)
	S657= CtrlALUOut_DMMU2=0                                    Premise(F829)
	S658= CtrlALUOut_WB=0                                       Premise(F830)
	S659= CtrlA_MEM=0                                           Premise(F831)
	S660= CtrlA_WB=0                                            Premise(F832)
	S661= CtrlB_MEM=0                                           Premise(F833)
	S662= CtrlB_WB=0                                            Premise(F834)
	S663= CtrlICache=0                                          Premise(F835)
	S664= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S525,S663)
	S665= CtrlIMMU=0                                            Premise(F836)
	S666= CtrlIR_DMMU1=0                                        Premise(F837)
	S667= CtrlIR_DMMU2=0                                        Premise(F838)
	S668= CtrlIR_EX=0                                           Premise(F839)
	S669= CtrlIR_ID=0                                           Premise(F840)
	S670= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S531,S669)
	S671= CtrlIR_IMMU=0                                         Premise(F841)
	S672= CtrlIR_MEM=0                                          Premise(F842)
	S673= CtrlIR_WB=0                                           Premise(F843)
	S674= CtrlGPR=1                                             Premise(F844)
	S675= CtrlIAddrReg=0                                        Premise(F845)
	S676= CtrlPC=0                                              Premise(F846)
	S677= CtrlPCInc=0                                           Premise(F847)
	S678= PC[CIA]=addr                                          PC-Hold(S541,S677)
	S679= PC[Out]=addr+4                                        PC-Hold(S542,S676,S677)
	S680= CtrlIMem=0                                            Premise(F848)
	S681= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S544,S680)
	S682= CtrlICacheReg=0                                       Premise(F849)
	S683= CtrlASIDIn=0                                          Premise(F850)
	S684= CtrlCP0=0                                             Premise(F851)
	S685= CP0[ASID]=pid                                         CP0-Hold(S548,S684)
	S686= CtrlEPCIn=0                                           Premise(F852)
	S687= CtrlExCodeIn=0                                        Premise(F853)
	S688= CtrlIRMux=0                                           Premise(F854)

POST	S664= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S525,S663)
	S670= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S531,S669)
	S678= PC[CIA]=addr                                          PC-Hold(S541,S677)
	S679= PC[Out]=addr+4                                        PC-Hold(S542,S676,S677)
	S681= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S544,S680)
	S685= CP0[ASID]=pid                                         CP0-Hold(S548,S684)

