# gllm-kernels

**High-Performance Compute Backend** â€” The computational engine for `gllm`.

> **ğŸš¨ TABULA RASA (2026-02)**: This project has been reset. All legacy code has been removed to enforce strict architectural compliance.

---

## ä¼˜å…ˆçº§é“å¾‹ï¼ˆPRIORITY HIERARCHYï¼‰

| ä¼˜å…ˆçº§ | åŸåˆ™ | å«ä¹‰ |
|--------|------|------|
| **P0 ğŸ”´ æ€§èƒ½æœ€å¤§åŒ–** | æ¯æ¡æŒ‡ä»¤ã€æ¯ä¸ªå¯„å­˜å™¨ã€æ¯è¡Œ Cache éƒ½ä¸å¯æµªè´¹ | ä¸åŒ ISA å¿…é¡»æœ‰ç»“æ„ä¸åŒçš„æœ€ä¼˜å¾®å†…æ ¸ï¼›ç¦æ­¢"ä¸€ä»½é€šç”¨ä»£ç é€‚é…æ‰€æœ‰ç¡¬ä»¶" |
| **P1 ğŸŸ¡ ä»£ç é‡æœ€å°‘** | å®é©±åŠ¨æ‰¹é‡ç”Ÿæˆï¼Œæœç»æ‰‹å†™ 1700+ å‡½æ•° | åœ¨ P0 ä¸å—æŸçš„å‰æä¸‹ï¼Œé€šè¿‡å®æ¨¡æ¿ + æ‰¹é‡å±•å¼€æœ€å¤§åŒ–ä»£ç å¤ç”¨ |
| **P2 ğŸŸ¢ å¯ç»´æŠ¤æ€§** | æ–°å¢ ISA/é‡åŒ–æ ¼å¼/ç®—å­çš„å˜æ›´è·¯å¾„æ¸…æ™° | éµå¾ª `SPEC/03 Â§8.9` æ£€æŸ¥æ¸…å• |
| **P3 âšª ç¼–è¯‘é€Ÿåº¦** | å¯æ¥å—è¾ƒé•¿ç¼–è¯‘æ—¶é—´ | ä½¿ç”¨ Fat LTO + codegen-units=1 è¿½æ±‚æè‡´è¿è¡Œæ€§èƒ½ |

> **æ ¸å¿ƒåˆ¤æ–­å‡†åˆ™**ï¼šå½“ä»£ç ç®€æ´æ€§ä¸æ€§èƒ½å†²çªæ—¶ï¼Œ**æ°¸è¿œé€‰æ‹©æ€§èƒ½**ã€‚å®æ¨¡æ¿çš„å­˜åœ¨æ˜¯ä¸ºäº†é¿å…æ‰‹å†™é‡å¤ä»£ç ï¼Œè€Œä¸æ˜¯ä¸ºäº†ç»Ÿä¸€ä¸åŒç¡¬ä»¶çš„ç®—æ³•é€»è¾‘ã€‚

---

## SPEC å¯¼èˆªï¼ˆSingle Source of Truthï¼‰

| æ–‡ä»¶ | å†…å®¹ | æ ¸å¿ƒç« èŠ‚ |
|------|------|----------|
| `SPEC/01-REQUIREMENTS.md` | åŠŸèƒ½éœ€æ±‚æ¸…å• | REQ-ARCH / REQ-BACKEND / REQ-QUANT / REQ-OPS |
| `SPEC/02-ARCHITECTURE.md` | æ ¸å¿ƒæ¶æ„è®¾è®¡ | ARCH-GPU-PURE / ARCH-GENERIC-CORE / ARCH-CPU-SIMD |
| `SPEC/03-DATA-STRUCTURE.md` | **ç®—å­å…¨æ¸…å• + å®é©±åŠ¨åˆ†å‘æ¶æ„** | **Â§1 ä¸‰å±‚åˆ†å‘** / **Â§8 å®æ¶æ„** / **Â§8.9 ç»´æŠ¤æ¸…å•** |
| `SPEC/DOCS/quantization/` | é‡åŒ–å†…æ ¸è¯¦ç»†è®¾è®¡ | æ¨¡æ¿åŒ– CUDA / æ³›å‹ Rust é‡åŒ– |

---

## Technology Stack (Strict)

| Component | Technology | Constraint |
|-----------|------------|------------|
| **Language** | Rust (1.93.0+) | **Pure Rust Only** (No C/C++ build scripts) |
| **GPU API** | CUDA Driver API | Via `cudarc` (No Runtime API `libcudart.so`) |
| **CPU Kernels** | è‡ªç ”æ³›å‹å®ç° | **ç¦æ­¢å¤–éƒ¨ BLAS ä¾èµ–**ï¼ˆæ—  faer/OpenBLAS/MKLï¼‰ |
| **Kernel Dist** | AOT Binary | Embed `.cubin` (sm_80/86/89/90/90a/100). **No PTX/JIT**. |

---

## ğŸš¨ å…ƒç¼–ç¨‹/å®ç¼–ç¨‹æ ¸å¿ƒæœºåˆ¶ï¼ˆFROZEN â€” ARCH-METAPROGRAMMINGï¼‰

> **ğŸ“Œ æƒå¨è®¾è®¡**ï¼š`SPEC/03-DATA-STRUCTURE.md` Â§8

### ä¸ºä»€ä¹ˆå¿…é¡»ç”¨å®

ç®—å­ç»„åˆçŸ©é˜µï¼š**71 ç®—å­æ¨¡æ¿ Ã— 8 ISA Ã— 3 ç²¾åº¦ + 18 é‡åŒ–æ ¼å¼ â‰ˆ 1,824 ä¸ªå‡½æ•°å®ä¾‹**ã€‚
æ‰‹å†™ä¸å¯èƒ½ï¼ŒTrait æ³›å‹æ— æ³•è¡¨è¾¾"ç®—æ³•éšç¡¬ä»¶å˜åŒ–"çš„éœ€æ±‚ï¼ˆè§ä¸‹æ–‡ Â§ISA å·®å¼‚ï¼‰ï¼Œå› æ­¤å¿…é¡»ç”¨å®ã€‚

### å››å±‚å®æ¶æ„ (ARCH-MACRO-LAYERS)

```
Layer 1: simd_primitive!     â€” ç¡¬ä»¶åŸè¯­æ˜ å°„è¡¨ï¼ˆæ¯ ISA Ã— ç²¾åº¦ 22 ä¸ªæ“ä½œï¼‰
            â†“ è¢«è°ƒç”¨
Layer 2: define_xxx!         â€” ç®—å­é€»è¾‘æ¨¡æ¿ï¼ˆå¯å¼•ç”¨ ISA å¸¸é‡è°ƒæ•´åˆ†å—/å±•å¼€ç­–ç•¥ï¼‰
            â†“ è¢«è°ƒç”¨
Layer 3: quant_primitive!    â€” é‡åŒ–ç‰¹åŒ–åŸè¯­ï¼ˆä½è§£åŒ…/ç æœ¬æŸ¥è¡¨/On-the-fly è§£é‡åŒ–ï¼‰
         decode_block!       â€” å—è§£ç å®ï¼ˆæ¯ç§é‡åŒ–æ ¼å¼çš„è§£ç é€»è¾‘ï¼‰
            â†“ è¢«è°ƒç”¨
Layer 4: expand_all_xxx!     â€” æ‰¹é‡å±•å¼€ï¼ˆä¸€æ¬¡æ€§ç”Ÿæˆå…¨é‡ ISA Ã— ç²¾åº¦ Ã— é‡åŒ–æ ¼å¼å®ä¾‹ï¼‰
```

**å±‚çº§è°ƒç”¨è§„åˆ™**ï¼š
- âœ… ä¸Šå±‚å¯ä»¥è°ƒç”¨ä¸‹å±‚
- âŒ ç¦æ­¢è·¨å±‚è°ƒç”¨ï¼ˆå¦‚ Layer 4 ç›´æ¥è°ƒç”¨ Layer 1ï¼‰
- âŒ ç¦æ­¢åœ¨ç®—å­æ¨¡æ¿ä¸­ç›´æ¥ä½¿ç”¨è£¸ Intrinsicï¼ˆå¿…é¡»é€šè¿‡ `simd_primitive!`ï¼‰

### ç®—å­åˆ†ç±»åˆ†å‘ (MACRO-DISPATCH)

> **ğŸ“Œ è¯¦ç»†åˆ†ç±»é€»è¾‘**ï¼š`SPEC/03 Â§8.2`

| åˆ†ç±» | æƒé‡å‚æ•° | è¾“å‡ºç±»å‹ | å±•å¼€ç»´åº¦ | ç¤ºä¾‹ |
|------|----------|----------|----------|------|
| **è¡¨ A** (çº¯æµ®ç‚¹) | æ—  æˆ– `&[E]` | `E` / `&mut [E]` | ISA Ã— ç²¾åº¦ | silu, gemm, flash_attention |
| **è¡¨ B** (è§£é‡åŒ–) | `&[u8]` | å›ºå®š `&mut [f32]` | ISA | dequant_q4_k |
| **è¡¨ C** (é‡åŒ–è®¡ç®—) | `&[u8]` / `&[i8]` | `E` / `&mut [E]` | ISA Ã— ç²¾åº¦ Ã— æ ¼å¼ | gemv_q4, awq_matmul |
| **è¡¨ D** (é‡åŒ–èåˆ) | `&[u8]` | `&mut [E]` | ISA Ã— ç²¾åº¦ Ã— æ ¼å¼ | fused_ffn_q4 |

### ç¦æ­¢é¡¹

- âŒ ç¦æ­¢åœ¨çƒ­è·¯å¾„ (Hot Path) ä½¿ç”¨ `match quant_type` æˆ– `TypeId` åšè¿è¡Œæ—¶åˆ†å‘
- âŒ ç¦æ­¢ä½¿ç”¨ `dyn Trait` åŠ¨æ€åˆ†å‘ï¼ˆISA å…¥å£å¤„çš„ `OnceLock` åˆ†å‘é™¤å¤–ï¼‰
- âŒ ç¦æ­¢è„±ç¦»å®ä½“ç³»æ‰‹å†™å•ä½“ç®—å­ï¼ˆæç«¯çƒ­ç‚¹æ‰‹å†™è¦†å†™é™¤å¤–ï¼Œè§ Â§8.7.4ï¼‰

---

## ğŸš¨ ISA å·®å¼‚æ€§ä¸æ€§èƒ½æœ€å¤§åŒ–åŸåˆ™ï¼ˆFROZEN â€” ARCH-ISA-PERFï¼‰

> **æ ¸å¿ƒç«‹åœº**ï¼šä¸åŒ ISA çš„æœ€ä¼˜ç®—æ³•**ç»“æ„ä¸åŒ**ï¼Œä¸ä»…ä»…æ˜¯"æ¢æŒ‡ä»¤"ã€‚

### ä¸ºä»€ä¹ˆ Trait æ³›å‹ä¸èƒ½æ›¿ä»£å®

| å·®å¼‚ç»´åº¦ | AVX2 (16Ã—256b) | AVX-512 (32Ã—512b) | NEON (32Ã—128b) |
|----------|----------------|-------------------|----------------|
| **GEMM æœ€ä¼˜å¾®å†…æ ¸** | 6Ã—16 (12 ç´¯åŠ å™¨) | 14Ã—32 (28 ç´¯åŠ å™¨) | 8Ã—12 (24 ç´¯åŠ å™¨) |
| **æ°´å¹³æ±‚å’Œ** | æ‰‹åŠ¨ shuffle 4 æ­¥ | åŸç”Ÿ `reduce_add` | åŸç”Ÿ `vaddvq` |
| **f16 è®¡ç®—** | F16C è½¬æ¢â†’f32 FMA | AVX512-FP16 **åŸç”Ÿ FMA** | NEON FP16 **åŸç”Ÿ FMA** |
| **INT8 ç‚¹ç§¯** | æ— åŸç”Ÿæ”¯æŒ | VNNI `vpdpbusd` | `sdot` |
| **bf16 ç‚¹ç§¯** | ä½è½¬æ¢â†’f32 | `dpbf16_ps` åŸç”Ÿ | ä½è½¬æ¢â†’f32 |
| **é¢„å–è·ç¦»** | 256B ahead | 512B ahead | 128B ahead |

**å…³é”®æ´å¯Ÿ**ï¼š
- `fn gemm_impl<S: SimdOps>()` ä¸€ä¸ªæ³›å‹å‡½æ•°**æ— æ³•åŒæ—¶**å¯¹ AVX2 ç”¨ 6Ã—16 å¾®å†…æ ¸ã€å¯¹ AVX-512 ç”¨ 14Ã—32 å¾®å†…æ ¸ã€‚
- f16 åœ¨ AVX-512 FP16 æ‰©å±•ä¸Šå¯ä»¥å®Œå…¨è·³è¿‡ f32 è½¬æ¢ï¼Œè¿™æ˜¯**ç®—æ³•è·¯å¾„ä¸åŒ**ï¼Œä¸æ˜¯å‚æ•°ä¸åŒã€‚
- å® `define_gemm!(avx512, f32)` å¯ä»¥å±•å¼€ä¸ºä¸ `define_gemm!(avx2, f32)` **ç»“æ„å®Œå…¨ä¸åŒ**çš„ä»£ç ã€‚

### å®æ¨¡æ¿ä¸­çš„ ISA æ„ŸçŸ¥æœºåˆ¶

```rust
macro_rules! define_gemm {
    ($isa:ident, $elem:ty) => {
        // é€šè¿‡ simd_primitive! è·å– ISA ç‰¹å®šå¸¸é‡
        const LANES: usize = simd_primitive!($isa, $elem, lanes);
        const NUM_REGS: usize = simd_primitive!($isa, $elem, num_regs);

        // åˆ†å—å› å­æ ¹æ® ISA å¯„å­˜å™¨æ•°é‡å’Œ SIMD å®½åº¦è‡ªåŠ¨è°ƒæ•´
        const TILE_M: usize = NUM_REGS / 2;     // ä¸€åŠå¯„å­˜å™¨åšç´¯åŠ å™¨
        const TILE_N: usize = LANES * 2;         // 2 ä¸ª SIMD å‘é‡å®½

        #[inline(always)]
        pub fn gemm(/* ... */) {
            // å¾ªç¯ç»“æ„ç”± TILE_M/TILE_N å†³å®š
            // ç¼–è¯‘å™¨åœ¨å¸¸é‡æŠ˜å åå®Œå…¨å±•å¼€å†…å±‚å¾ªç¯
        }
    };
}
```

### æç«¯çƒ­ç‚¹æ‰‹å†™è¦†å†™è§„åˆ™

å¯¹äº GEMMã€FlashAttention ç­‰æ ¸å¿ƒçƒ­ç‚¹ï¼Œå…è®¸åœ¨å®ç”Ÿæˆçš„åŸºçº¿ä¹‹ä¸Šæ‰‹å†™è¦†å†™ï¼š

```rust
mod avx512_f32 {
    define_gemm!(avx512, f32);  // å®ç”Ÿæˆçš„åŸºçº¿

    // æ‰‹å†™è¦†å†™ï¼ˆæ›´æ¿€è¿›çš„å¯„å­˜å™¨é˜»å¡ + é¢„å–ï¼‰
    // ä»…åœ¨åŸºå‡†æµ‹è¯•è¯æ˜æ‰‹å†™æ¯”å®ç”Ÿæˆå¿« >10% æ—¶å…è®¸
    #[inline(always)]
    pub fn gemm_optimized(/* ... */) { /* ... */ }
}
```

> **ğŸ“Œ è¦†å†™è§„åˆ™**ï¼š`SPEC/03 Â§8.7.4`

---

## ğŸš¨ ä¸‰å±‚é›¶æˆæœ¬åˆ†å‘æ¶æ„ï¼ˆFROZEN â€” ARCH-DISPATCHï¼‰

> **ğŸ“Œ æƒå¨è®¾è®¡**ï¼š`SPEC/03 Â§1`

```
Layer 1: Backend    â†’ ç”¨æˆ·æŒ‡å®šï¼ˆCpuBackend / CudaBackendï¼‰     â€” ç¼–è¯‘æ—¶æ³›å‹ï¼Œé›¶å¼€é”€
Layer 2: ISA        â†’ å¯åŠ¨æ—¶ä¸€æ¬¡æ£€æµ‹ï¼ˆScalar/AVX2/AVX-512/NEONï¼‰â€” OnceLockï¼Œä¸€æ¬¡æ€§
Layer 3: Precision  â†’ ç¼–è¯‘æ—¶æ³›å‹å•æ€åŒ–ï¼ˆ<E: Element>ï¼‰          â€” é›¶å¼€é”€
```

ISA æ£€æµ‹åªåœ¨ç¨‹åºå¯åŠ¨æ—¶å‘ç”Ÿä¸€æ¬¡ï¼Œä¹‹åæ•´æ£µç®—å­æ ‘éƒ½æ˜¯é™æ€ç¡®å®šçš„ã€‚

---

## ğŸš¨ CPU å†…æ ¸è‡ªç ”æ¶æ„ï¼ˆFROZEN â€” ARCH-CPU-SELF-IMPLï¼‰

### æ ¸å¿ƒåŸåˆ™

**è‡ªç ”ä¼˜äºä¾èµ–**ï¼šCPU å†…æ ¸æ˜¯ gllm-kernels çš„æ ¸å¿ƒèŒè´£ï¼Œå¿…é¡»è‡ªå·±å®ç°ã€‚

### ç¦æ­¢çš„å¤–éƒ¨ä¾èµ–

```rust
// âŒ ç¦æ­¢ï¼šä»»ä½•å¤–éƒ¨ BLAS/æ•°å­¦åº“
use faer::matmul;      // ç¦æ­¢
use openblas::*;        // ç¦æ­¢
use mkl::*;             // ç¦æ­¢
use ndarray::linalg::*; // ç¦æ­¢
```

### æ€§èƒ½ä¼˜åŒ–è¦æ±‚

| ä¼˜åŒ–æŠ€æœ¯ | é€‚ç”¨ç®—å­ | è¯´æ˜ |
|----------|----------|------|
| **å¯„å­˜å™¨é˜»å¡** | GEMM, GEMV | å¾®å†…æ ¸å°ºå¯¸é€‚é… ISA å¯„å­˜å™¨æ–‡ä»¶ |
| **Cache åˆ†å—** | GEMM, Flash Attention | L1/L2/L3 åˆ†çº§åˆ†å— |
| **SIMD è¿è¡Œæ—¶æ£€æµ‹** | å…¨éƒ¨ | `OnceLock` + `is_x86_feature_detected!` |
| **è½¯ä»¶é¢„å–** | GEMM, é‡åŒ– GEMV | `_mm_prefetch` / `__builtin_prefetch` |
| **æ•°å€¼ç¨³å®š** | Softmax, RMSNorm | Online æœ€å¤§å€¼è·Ÿè¸ªï¼Œé¿å… overflow |
| **On-the-fly è§£é‡åŒ–** | é‡åŒ– GEMV/GEMM | å¯„å­˜å™¨å†…è§£åŒ…â†’FMAï¼Œä¸ç”Ÿæˆä¸­é—´ f32 çŸ©é˜µ |

---

## ğŸš¨ Backend Trait æ³›å‹è®¾è®¡ï¼ˆFROZEN â€” ARCH-GENERIC-COREï¼‰

> **ğŸ“Œ æƒå¨è®¾è®¡**ï¼š`SPEC/02-ARCHITECTURE.md` Â§0

### Element Traitï¼ˆblanket implementationï¼‰

```rust
pub trait Element: Copy + Send + Sync + Default + 'static {
    const ZERO: Self;
    const ONE: Self;
    fn from_f32(v: f32) -> Self;
    fn to_f32(self) -> f32;
    fn mul_add(self, a: Self, b: Self) -> Self;
    // ... å®Œæ•´å®šä¹‰è§ SPEC/03 Â§2.1
}
```

### Backend + Kernels Trait

```rust
pub trait Backend: Send + Sync + 'static {
    type Kernels<E: Element>: Kernels<E>;
    fn init<E: Element>() -> Self::Kernels<E>;
}

pub trait Kernels<E: Element>: Send + Sync {
    // 71 ä¸ªç®—å­ç­¾å â€” è§ SPEC/03 Â§2.3
}
```

### ç¦æ­¢çš„å®ç°æ–¹å¼

```rust
// âŒ ä¸ºæ¯ä¸ªç²¾åº¦åˆ†åˆ«å®ç°
impl Backend<f32> for CpuBackend { ... }
impl Backend<f16> for CpuBackend { ... }

// âŒ æ‰‹åŠ¨åˆ—ä¸¾ç±»å‹
impl Element for f32 { ... }

// âŒ è¿è¡Œæ—¶ç±»å‹æšä¸¾åˆ†å‘
match dtype { DType::F32 => ..., DType::F16 => ... }
```

---

## Core Architecture (FROZEN)

### 1. L3 GPU-Pure Architecture (ARCH-GPU-PURE)

> **ğŸ“Œ è¯¦ç»†è®¾è®¡**ï¼š`SPEC/02` Â§1

- **Weights**: Uploaded once to GPU memory
- **KV Cache**: Permanently resident on GPU
- **Logits**: Generated and sampled on GPU
- **Data Transfer**: Only 8 bytes/step (TokenID in â†’ TokenID out)
- **Violation**: Any `Vec<f32>` transfer during generation loop is a critical bug

### 2. Quantization Kernel Template (ARCH-QUANT-TEMPLATE)

> **ğŸ“Œ è¯¦ç»†è®¾è®¡**ï¼š`SPEC/DOCS/quantization/`

- CUDA: C++ `template<int BITS>` ç»Ÿä¸€å®ç°ï¼Œç¼–è¯‘æ—¶å®ä¾‹åŒ–
- CPU: å® `define_quant_gemv!($isa, $elem, $quant_fmt, $block_size)` æ‰¹é‡å±•å¼€
- **Violation**: ä¸ºæ¯ç§ä½å®½å•ç‹¬ç¼–å†™å†…æ ¸

### 3. Fused-First Architecture (ARCH-FUSED-FIRST)

- è°ƒåº¦å±‚**ä¼˜å…ˆé€‰æ‹©èåˆç®—å­**ï¼Œä»…åœ¨æ— æ³•åŒ¹é…èåˆæ¨¡å¼æ—¶é™çº§ä½¿ç”¨åŸå­ç®—å­
- ONNX Loader å¿…é¡»å®ç° Graph Pattern Matchingï¼Œä¸¥ç¦ naive 1:1 ç¿»è¯‘

### 4. Build & Distribution

- **No `build.rs` compilation**: No `cc` crate, no `nvcc`
- **Pre-compiled Kernels**: `.cubin` checked into repo (`src/cuda_kernels/kernels/`)
- **Embed**: `include_bytes!("kernels/kernels_smXX.cubin")`

---

## Directory Structure

```
src/
â”œâ”€â”€ lib.rs                  # Crate å…¥å£
â”œâ”€â”€ element.rs              # Element trait å®šä¹‰
â”œâ”€â”€ backend.rs              # Backend/Kernels trait + auto_select_backend()
â”œâ”€â”€ quant_types.rs           # QuantType æšä¸¾ + å—å¸¸é‡
â”‚
â”œâ”€â”€ macros/                 # ğŸš¨ å®æ¶æ„æ ¸å¿ƒ
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ simd_primitive.rs   # Layer 1: ISA åŸè¯­æ˜ å°„è¡¨
â”‚   â”œâ”€â”€ operator_templates.rs # Layer 2: ç®—å­é€»è¾‘æ¨¡æ¿
â”‚   â”œâ”€â”€ quant_primitive.rs  # Layer 3: é‡åŒ–ç‰¹åŒ–åŸè¯­
â”‚   â””â”€â”€ expand.rs           # Layer 4: æ‰¹é‡å±•å¼€
â”‚
â”œâ”€â”€ cpu_kernels/            # CPU åç«¯å®ç°
â”‚   â”œâ”€â”€ mod.rs              # CpuKernels ç»“æ„ + ISA æ£€æµ‹
â”‚   â”œâ”€â”€ scalar/             # Scalar å›é€€å®ç°
â”‚   â”œâ”€â”€ avx2/               # AVX2 ä¼˜åŒ–å®ç°
â”‚   â”œâ”€â”€ avx512/             # AVX-512 ä¼˜åŒ–å®ç°
â”‚   â””â”€â”€ neon/               # NEON ä¼˜åŒ–å®ç°
â”‚
â”œâ”€â”€ cuda_kernels/           # CUDA åç«¯å®ç°
â”‚   â”œâ”€â”€ mod.rs              # CudaKernels ç»“æ„ + CUBIN åŠ è½½
â”‚   â””â”€â”€ kernels/            # *.cubin æ–‡ä»¶ (Git tracked)
â”‚
â””â”€â”€ codebooks.rs            # IQ é‡åŒ–ç æœ¬å¸¸é‡
```

---

## Common Commands

```bash
cargo check                           # ç±»å‹æ£€æŸ¥
cargo test                            # è¿è¡Œæµ‹è¯•
cargo bench                           # æ€§èƒ½åŸºå‡†æµ‹è¯•
RUSTFLAGS="-C target-cpu=native" cargo bench  # å¯ç”¨æœ¬æœº ISA
```

## Cargo Profile (Release)

```toml
[profile.release]
lto = "fat"
codegen-units = 1
panic = "abort"
```
