// Seed: 4025366756
module module_0 (
    id_1
);
  inout logic [7:0] id_1;
  assign id_1[-1] = -1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_9;
  module_0 modCall_1 (id_6);
  wire id_11;
  assign id_6[-1] = id_1;
  parameter id_12 = 1;
endmodule
