# RC6_sv

The systemverilog code of an integrated circuit.

**AGENDA**
+ [Description](https://github.com/SingularityKChen/RC6_sv/blob/SingularityKChen-patch-1/README.md#description)
+ [Parameters](https://github.com/SingularityKChen/RC6_sv/blob/SingularityKChen-patch-1/README.md#paremeters)
+ [The structure of DUT](https://github.com/SingularityKChen/RC6_sv/blob/SingularityKChen-patch-1/README.md#the-structure-of-dut)
+ [The structure of TestBench](https://github.com/SingularityKChen/RC6_sv/blob/SingularityKChen-patch-1/README.md#the-structure-of-testbench)
+ [Some Useful References](https://github.com/SingularityKChen/RC6_sv/blob/SingularityKChen-patch-1/README.md#some-useful-references)
***

***
## Description

## Parameters

## The structure of DUT

## The structure of TestBench

## Some Useful References
