
*** Running vivado
    with args -log HardwareXCorr_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HardwareXCorr_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source HardwareXCorr_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 454.977 ; gain = 159.457
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top HardwareXCorr_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_AddressFixer_0_0/HardwareXCorr_AddressFixer_0_0.dcp' for cell 'HardwareXCorr_i/AddressFixer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_BRAMMUX_0_0/HardwareXCorr_BRAMMUX_0_0.dcp' for cell 'HardwareXCorr_i/BRAMMUX_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_CC_0_0/HardwareXCorr_CC_0_0.dcp' for cell 'HardwareXCorr_i/CC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_0/HardwareXCorr_blk_mem_gen_0_0.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_1/HardwareXCorr_blk_mem_gen_0_1.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_2/HardwareXCorr_blk_mem_gen_8_2.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_3/HardwareXCorr_blk_mem_gen_8_3.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_2/HardwareXCorr_blk_mem_gen_0_2.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_3/HardwareXCorr_blk_mem_gen_0_3.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_0/HardwareXCorr_blk_mem_gen_4_0.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_1/HardwareXCorr_blk_mem_gen_4_1.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_2/HardwareXCorr_blk_mem_gen_4_2.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_3/HardwareXCorr_blk_mem_gen_4_3.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_0/HardwareXCorr_blk_mem_gen_8_0.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_1/HardwareXCorr_blk_mem_gen_8_1.dcp' for cell 'HardwareXCorr_i/blk_mem_gen_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk100khz_0_0/HardwareXCorr_clk100khz_0_0.dcp' for cell 'HardwareXCorr_i/clk100khz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0.dcp' for cell 'HardwareXCorr_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_dds_compiler_1_0/HardwareXCorr_dds_compiler_1_0.dcp' for cell 'HardwareXCorr_i/dds_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_waveParser_0_0/HardwareXCorr_waveParser_0_0.dcp' for cell 'HardwareXCorr_i/waveParser_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 926.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, HardwareXCorr_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk_0 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HardwareXCorr_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_board.xdc] for cell 'HardwareXCorr_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_board.xdc] for cell 'HardwareXCorr_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0.xdc] for cell 'HardwareXCorr_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1490.273 ; gain = 447.172
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0.xdc] for cell 'HardwareXCorr_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'second'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JamesWilliamson/Downloads/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1490.273 ; gain = 995.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1490.273 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11d9d2175

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1507.738 ; gain = 17.465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191e98396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159c9966a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 22 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15bf78c38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 111 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG HardwareXCorr_i/clk100khz_0/inst/clk100k_BUFG_inst to drive 93 load(s) on clock net HardwareXCorr_i/clk100khz_0/inst/clk100k_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 73 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b1ed9c54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 196480899

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.350 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 196480899

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1832.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |              10  |              22  |                                              0  |
|  Sweep                        |               0  |             111  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1832.824 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 196480899

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1832.824 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 22 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 24 Total Ports: 50
Ending PowerOpt Patch Enables Task | Checksum: cb0380b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1927.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: cb0380b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1927.055 ; gain = 94.230

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb0380b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1927.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10029ef3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1927.055 ; gain = 436.781
INFO: [runtcl-4] Executing : report_drc -file HardwareXCorr_wrapper_drc_opted.rpt -pb HardwareXCorr_wrapper_drc_opted.pb -rpx HardwareXCorr_wrapper_drc_opted.rpx
Command: report_drc -file HardwareXCorr_wrapper_drc_opted.rpt -pb HardwareXCorr_wrapper_drc_opted.pb -rpx HardwareXCorr_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ae6596bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1927.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a77a3a27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a30c1fe8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a30c1fe8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2a30c1fe8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cb7b896f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 216038b41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 216038b41

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20d63796b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 4, total 14, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 14 nets or LUTs. Breaked 14 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 60 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[11]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[10]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[2]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[6]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[3]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[7]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[1]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[5]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[9]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[0]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[4]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net HardwareXCorr_i/BRAMMUX_0/inst/Ref0[8]. Net driver HardwareXCorr_i/BRAMMUX_0/inst/Ref0_reg[8] was replaced.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[7]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net HardwareXCorr_i/CC_0/inst/wave03Address[11]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 14 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell HardwareXCorr_i/blk_mem_gen_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 84 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |              0  |                    14  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           22  |              0  |                    24  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           84  |              0  |                    14  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          120  |              0  |                    52  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 108dbeac7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1860526bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1860526bd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125890943

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135179a5f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1668d2136

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16cbb51ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a28785ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1842c9001

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fa61e75a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cf8f4a7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d00f7642

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d00f7642

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fefb5671

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-1295.605 |
Phase 1 Physical Synthesis Initialization | Checksum: 239a69bcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 239a69bcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fefb5671

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.368. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2629c3f7c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.055 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2629c3f7c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2629c3f7c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2629c3f7c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2629c3f7c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2469e5984

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000
Ending Placer Task | Checksum: 1ca7aeabf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file HardwareXCorr_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HardwareXCorr_wrapper_utilization_placed.rpt -pb HardwareXCorr_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HardwareXCorr_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.40s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-1295.605 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a87dc8eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-1295.605 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000
Phase 2 DSP Register Optimization | Checksum: 1a87dc8eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.368 | TNS=-1295.605 |
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1__0[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.199 | TNS=-1288.845 |
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net HardwareXCorr_i/CC_0/inst/product1[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.181 | TNS=-1284.641 |
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product11_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/waveParser_0/inst/doutb[7]_alias_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1__0[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product11_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/waveParser_0/inst/doutb[7]_alias_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.181 | TNS=-1284.641 |
Phase 3 Critical Path Optimization | Checksum: 1a87dc8eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1927.055 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.181 | TNS=-1284.641 |
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1__0[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[59]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[55]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[51]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[47]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[43]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[23]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[19]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[15]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[11]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product11_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/waveParser_0/inst/doutb[7]_alias_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1__0[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/clk_wiz_0/inst/clk_out1_HardwareXCorr_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[31]_i_7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product1_reg[63]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/CC_0/inst/product11_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net HardwareXCorr_i/waveParser_0/inst/doutb[7]_alias_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.181 | TNS=-1284.641 |
Phase 4 Critical Path Optimization | Checksum: 1a87dc8eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1927.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.181 | TNS=-1284.641 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.187  |         10.964  |            0  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total          |          0.187  |         10.964  |            0  |              0  |                     2  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1927.055 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16e906d88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1927.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: af466b0c ConstDB: 0 ShapeSum: 6c1c3766 RouteDB: 0
Post Restoration Checksum: NetGraph: 86b6e98b | NumContArr: e6b16a9f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 18672a9d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.660 ; gain = 3.605

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18672a9d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.660 ; gain = 3.605

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18672a9d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1930.660 ; gain = 3.605
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12c5029e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1933.691 ; gain = 6.637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.092| TNS=-1271.950| WHS=-0.070 | THS=-1.522 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00237079 %
  Global Horizontal Routing Utilization  = 0.00670795 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1809
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1798
  Number of Partially Routed Nets     = 11
  Number of Node Overlaps             = 9

Phase 2 Router Initialization | Checksum: 8fd6834d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.855 ; gain = 11.801

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8fd6834d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.855 ; gain = 11.801
Phase 3 Initial Routing | Checksum: db022e03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1940.562 ; gain = 13.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.982 | TNS=-1449.417| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23107ab67

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1940.562 ; gain = 13.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.041| TNS=-1453.398| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c60e0ccc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1940.562 ; gain = 13.508
Phase 4 Rip-up And Reroute | Checksum: c60e0ccc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1940.562 ; gain = 13.508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 8c20a8ed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1940.562 ; gain = 13.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.903 | TNS=-1424.480| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c7900386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c7900386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121
Phase 5 Delay and Skew Optimization | Checksum: c7900386

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16f19c9f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.903 | TNS=-1375.776| WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f19c9f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121
Phase 6 Post Hold Fix | Checksum: 16f19c9f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.4024 %
  Global Horizontal Routing Utilization  = 2.41615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 152e39cd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152e39cd0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b3de49b7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.903 | TNS=-1375.776| WHS=0.173  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b3de49b7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10248c6f7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1955.176 ; gain = 28.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
253 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1955.176 ; gain = 28.121
INFO: [runtcl-4] Executing : report_drc -file HardwareXCorr_wrapper_drc_routed.rpt -pb HardwareXCorr_wrapper_drc_routed.pb -rpx HardwareXCorr_wrapper_drc_routed.rpx
Command: report_drc -file HardwareXCorr_wrapper_drc_routed.rpt -pb HardwareXCorr_wrapper_drc_routed.pb -rpx HardwareXCorr_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HardwareXCorr_wrapper_methodology_drc_routed.rpt -pb HardwareXCorr_wrapper_methodology_drc_routed.pb -rpx HardwareXCorr_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file HardwareXCorr_wrapper_methodology_drc_routed.rpt -pb HardwareXCorr_wrapper_methodology_drc_routed.pb -rpx HardwareXCorr_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HardwareXCorr_wrapper_power_routed.rpt -pb HardwareXCorr_wrapper_power_summary_routed.pb -rpx HardwareXCorr_wrapper_power_routed.rpx
Command: report_power -file HardwareXCorr_wrapper_power_routed.rpt -pb HardwareXCorr_wrapper_power_summary_routed.pb -rpx HardwareXCorr_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
263 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HardwareXCorr_wrapper_route_status.rpt -pb HardwareXCorr_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file HardwareXCorr_wrapper_timing_summary_routed.rpt -pb HardwareXCorr_wrapper_timing_summary_routed.pb -rpx HardwareXCorr_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file HardwareXCorr_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HardwareXCorr_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HardwareXCorr_wrapper_bus_skew_routed.rpt -pb HardwareXCorr_wrapper_bus_skew_routed.pb -rpx HardwareXCorr_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1984.695 ; gain = 2.137
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/impl_1/HardwareXCorr_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 19:02:28 2024...
