============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:47 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         175  5691.202 357885.228 363576.430 
  TOP                        175  5691.202 346010.212 351701.414 
    stoch2bin                 63  2522.837 126182.426 128705.262 
    genblk1[3].genblk1.sng    28   795.202  46663.974  47459.176 
      ctr                     18   716.363  41285.656  42002.019 
    genblk1[0].genblk1.sng    27   775.449  56564.021  57339.470 
      ctr                     17   696.609  51258.706  51955.315 
    genblk1[1].genblk1.sng    27   775.449  55954.117  56729.566 
      ctr                     17   696.609  50512.417  51209.027 
    genblk1[2].genblk1.sng    27   775.449  54889.164  55664.613 
      ctr                     17   696.609  49937.178  50633.788 

