xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
oscil.v,verilog,xil_defaultlib,../../../../../../../../../../verilog_lab/Oscilloscope/Oscilloscope.srcs/sources_1/new/oscil.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_oscil_0_0.v,verilog,xil_defaultlib,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_oscil_0_0/sim/design_1_oscil_0_0.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_3,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_15,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1.v,verilog,xil_defaultlib,../../bd/design_1/sim/design_1.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
design_1_wrapper.v,verilog,xil_defaultlib,../../../../../../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,incdir="../../../../../verilog_lab/Oscilloscope/Oscilloscope.gen/sources_1/bd/design_1/ipshared/3242"
glbl.v,Verilog,xil_defaultlib,glbl.v
