<?xml version="1.0" ?>
<architecture>
   <models>
      <model name="io">
         <input_ports>
            <port name="outpad"/>
         </input_ports>
         <output_ports>
            <port name="inpad"/>
         </output_ports>
      </model>
      <model name="single_port_ram">
         <input_ports>
            <port name="clk" is_clock="1"/>
            <port name="we" clock="clk"/>
            <port name="data" clock="clk"/>
            <port name="addr" clock="clk"/>
         </input_ports>
         <output_ports>
            <port name="out" clock="clk"/>
         </output_ports>
      </model>  
    <!-- NoC router adapter primitives-->
    <model name="noc_router_adapter_block">
      <input_ports>
        <!-- Master Interface-->
        <port name="master_tready" clock="clk"/>
        <!-- Slave Interface-->
        <port name="slave_tvalid" clock="clk"/>
        <port name="slave_tdata" clock="clk"/>
        <port name="slave_tstrb" clock="clk"/>
        <port name="slave_tkeep" clock="clk"/>
        <port name="slave_tid" clock="clk"/>
        <port name="slave_tdest" clock="clk"/>
        <port name="slave_tuser" clock="clk"/>
        <port name="slave_tlast" clock="clk"/>
        <!-- clk signal-->
        <port name="clk" is_clock="1"/>
        <!-- reset signal-->
        <port name="reset" clock="clk"/>
      </input_ports>
      <output_ports>
        <!-- Master Interface-->
        <port name="master_tvalid" clock="clk"/>
        <port name="master_tdata" clock="clk"/>
        <port name="master_tstrb" clock="clk"/>
        <port name="master_tkeep" clock="clk"/>
        <port name="master_tid" clock="clk"/>
        <port name="master_tdest" clock="clk"/>
        <port name="master_tuser" clock="clk"/>
        <port name="master_tlast" clock="clk"/>
        <!-- Slave Interface-->
        <port name="slave_tready" clock="clk"/>
      </output_ports>
    </model> 
    
   </models>
   <tiles>
      <tile name="io" area="0">
         <sub_tile name="io" capacity="8">
            <equivalent_sites>
               <site pb_type="io"/>
            </equivalent_sites>
            <input name="outpad" num_pins="1"/>
            <output name="inpad" num_pins="1"/>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="custom">
               <loc side="left">io.outpad io.inpad</loc>
               <loc side="top">io.outpad io.inpad</loc>
               <loc side="right">io.outpad io.inpad</loc>
               <loc side="bottom">io.outpad io.inpad</loc>
            </pinlocations>
         </sub_tile>
      </tile>
      <tile name="clb" area="53894">
         <sub_tile name="clb">
            <equivalent_sites>
               <site pb_type="clb"/>
            </equivalent_sites>
            <input name="I" num_pins="40" equivalent="full"/>
            <output name="O" num_pins="20" equivalent="none"/>
            <clock name="clk" num_pins="1"/>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="spread"/>
         </sub_tile>
      </tile> 
      <tile name="single_port_ram" width="1" height="1" area="0">
         <sub_tile name="single_port_ram">
            <equivalent_sites>
               <site pb_type="single_port_ram"/>
            </equivalent_sites>
            <input name="we" num_pins="1"/>
            <input name="data" num_pins="40"/>
            <input name="addr" num_pins="9"/>
            <output name="out" num_pins="40"/>
            <clock name="clk" num_pins="1"/>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="spread"/>
         </sub_tile>
      </tile> 
    <!-- below we specify a NoC router tile. Not sure about the area (might need to update this) Look into making this block bigger for large number of ports. Also put the master and slave ports on seperate sides-->
    <tile name="noc_router_adapter" width="5" height="5" area="0">
      <sub_tile name="noc_router_adapter">
        <!-- We need to have a sub tile definition for each physical tile-->
        <equivalent_sites>
          <site pb_type="noc_router_adapter" pin_mapping="direct"/>
        </equivalent_sites>
        <!-- Pin sizes can change, if they do then it should be updated here as well.-->
        <!-- Master Interface-->
        <input name="master_tready" num_pins="1"/>
        <!-- Slave Interface-->
        <input name="slave_tvalid" num_pins="1"/>
        <input name="slave_tdata" num_pins="512"/>
        <input name="slave_tstrb" num_pins="64"/>
        <input name="slave_tkeep" num_pins="64"/>
        <input name="slave_tid" num_pins="8"/>
        <input name="slave_tdest" num_pins="8"/>
        <input name="slave_tuser" num_pins="32"/>
        <input name="slave_tlast" num_pins="1"/>
        <!-- clk signal-->
        <clock name="clk" num_pins="1"/>
        <!-- reset signal-->
        <input name="reset" num_pins="1"/>
        <!-- Master Interface-->
        <output name="master_tvalid" num_pins="1"/>
        <output name="master_tdata" num_pins="512"/>
        <output name="master_tstrb" num_pins="64"/>
        <output name="master_tkeep" num_pins="64"/>
        <output name="master_tid" num_pins="8"/>
        <output name="master_tdest" num_pins="8"/>
        <output name="master_tuser" num_pins="32"/>
        <output name="master_tlast" num_pins="1"/>
        <!-- Slave Interface-->
        <output name="slave_tready" num_pins="1"/>
        <!-- router-to-router connections -->
        <input name="channel_in_ip"  num_pins="280"/>  
        <input name="flow_ctrl_in_op"  num_pins="12"/>   
        <output name="channel_out_op"  num_pins="280"/>  
        <output name="flow_ctrl_out_ip"  num_pins="12"/>  
		<!-- Based on the info of the M144K block we can calculate the Fc values as follows:
				The pins are going to be located on the left anf bottom sides of the block. The
				master signal pins will be on the left and the slave pins will located on the bottom
				of the tile. So half of the pins on the left and the other half on the bottom,
				
				Based on the explanation above, each pin can only connect on one side of the tile. And
				all the output/input pins are mostly located on one side of the tile.
				So all we have to do is take the ratio of the input and output pins to the M144k block
				and multiply this with the Fc values :
				Fc_in: 0.055
                Fc_out: 0.075
                
                So for the current case we have 67 input pins and 67 output pins:
                Fc in: 67/416 * 0.055  = 0.0089
                Fc out: 67/123 * 0.075 = 0.041
                
                JUst keep this the same to memory block
               -->
        <fc in_type="frac" in_val="0.055" out_type="frac" out_val="0.075">
          <fc_override port_name="channel_in_ip" fc_type="frac" fc_val="0"/>
          <fc_override port_name="flow_ctrl_in_op" fc_type="frac" fc_val="0"/>
          <fc_override port_name="channel_out_op" fc_type="frac" fc_val="0"/>
          <fc_override port_name="flow_ctrl_out_ip" fc_type="frac" fc_val="0"/>
        </fc>
        <!-- In a mesh topology, the hard NoC links can connect to all sides of the tile. So we want
			to reduce the pin spread of the ports connected to the FPGA fabric. So we will seperate
			the master and slave interfaces and spread the master ports on the bottom half of the left side of the
			tile. The slave ports will be spread on the left half of the bottom side of the tile.-->
       <pinlocations pattern="custom">
          <loc side="left" xoffset="0" yoffset="0"> noc_router_adapter.master_tready noc_router_adapter.master_tvalid noc_router_adapter.master_tdata[511:0] noc_router_adapter.clk noc_router_adapter.reset</loc>
          <loc side="left" xoffset="0" yoffset="1"> noc_router_adapter.master_tstrb[63:0] noc_router_adapter.master_tkeep[63:0] noc_router_adapter.master_tid[7:0] noc_router_adapter.master_tdest[7:0] noc_router_adapter.master_tuser[31:0] noc_router_adapter.master_tlast</loc>
          <loc side="bottom" xoffset="0" yoffset="0"> noc_router_adapter.slave_tready noc_router_adapter.slave_tvalid noc_router_adapter.slave_tdata[511:0]</loc>
          <loc side="bottom" xoffset="1" yoffset="0"> noc_router_adapter.slave_tstrb[63:0] noc_router_adapter.slave_tkeep[63:0] noc_router_adapter.slave_tid[7:0] noc_router_adapter.slave_tdest[7:0] noc_router_adapter.slave_tuser[31:0] noc_router_adapter.slave_tlast</loc>
          
          <loc side="top"    xoffset="4" yoffset="0"> noc_router_adapter.channel_in_ip[69:0]    noc_router_adapter.flow_ctrl_in_op[2:0]  noc_router_adapter.channel_out_op[69:0]    noc_router_adapter.flow_ctrl_out_ip[2:0] </loc>
          <loc side="right"  xoffset="0" yoffset="4"> noc_router_adapter.channel_in_ip[139:70]  noc_router_adapter.flow_ctrl_in_op[5:3]  noc_router_adapter.channel_out_op[139:70]  noc_router_adapter.flow_ctrl_out_ip[5:3] </loc>
          <loc side="bottom" xoffset="4" yoffset="0"> noc_router_adapter.channel_in_ip[209:140] noc_router_adapter.flow_ctrl_in_op[8:6]  noc_router_adapter.channel_out_op[209:140] noc_router_adapter.flow_ctrl_out_ip[8:6] </loc>
          <loc side="left"   xoffset="0" yoffset="4"> noc_router_adapter.channel_in_ip[279:210] noc_router_adapter.flow_ctrl_in_op[11:9] noc_router_adapter.channel_out_op[279:210] noc_router_adapter.flow_ctrl_out_ip[11:9]</loc>
        </pinlocations>
      </sub_tile>
    </tile>
   </tiles>
   <!-- Physical descriptions begin -->
   <!-- <layout tileable="true"> -->
   <layout>
    <auto_layout aspect_ratio="1.0">
         <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
         <perimeter type="io" priority="100"/>
         <corners type="EMPTY" priority="101"/>
         <!--Fill with 'clb'-->
         <!-- <fill type="io" priority="10"/> -->
      <row type="clb" starty="((H/2) - (H/4))" priority="30"/>

      <single type="router" x="((1*W-3)/6)" y="((1*H-3)/6)" priority="50"/>
      <single type="router" x="((2*W-3)/3)" y="((1*H-3)/6)" priority="50"/>
      <single type="router" x="((5*W-3)/6)" y="((1*H-3)/6)" priority="50"/>

      <single type="router" x="((1*W-3)/6)" y="((2*H-3)/3)" priority="50"/>
      <single type="router" x="((2*W-3)/3)" y="((2*H-3)/3)" priority="50"/>
      <single type="router" x="((5*W-3)/6)" y="((2*H-3)/3)" priority="50"/>

      <single type="router" x="((1*W-3)/6)" y="((5*H-3)/6)" priority="50"/>
      <single type="router" x="((2*W-3)/3)" y="((5*H-3)/6)" priority="50"/>
      <single type="router" x="((5*W-3)/6)" y="((5*H-3)/6)" priority="50"/>

    </auto_layout>

    <fixed_layout name="large" width="70" height="70">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
      <perimeter type="io" priority="100"/>
      <corners type="EMPTY" priority="101"/>

      <fill type="clb" priority="10"/>

      <col type="single_port_ram" startx="8" priority="30"/>
      <col type="single_port_ram" startx="23" priority="30"/>
      <col type="single_port_ram" startx="38" priority="30"/>
      <col type="single_port_ram" startx="53" priority="30"/>


      <single type="noc_router_adapter" x="10" y="10" priority="50"/>
      <single type="noc_router_adapter" x="10" y="25" priority="50"/>
      <single type="noc_router_adapter" x="10" y="40" priority="50"/>
      <single type="noc_router_adapter" x="10" y="55" priority="50"/>

      <single type="noc_router_adapter" x="25" y="10" priority="50"/>
      <single type="noc_router_adapter" x="25" y="25" priority="50"/>
      <single type="noc_router_adapter" x="25" y="40" priority="50"/>
      <single type="noc_router_adapter" x="25" y="55" priority="50"/>

      <single type="noc_router_adapter" x="40" y="10" priority="50"/>
      <single type="noc_router_adapter" x="40" y="25" priority="50"/>
      <single type="noc_router_adapter" x="40" y="40" priority="50"/>
      <single type="noc_router_adapter" x="40" y="55" priority="50"/>

      <single type="noc_router_adapter" x="55" y="10" priority="50"/>
      <single type="noc_router_adapter" x="55" y="25" priority="50"/>
      <single type="noc_router_adapter" x="55" y="40" priority="50"/>
      <single type="noc_router_adapter" x="55" y="55" priority="50"/>
    </fixed_layout>
   </layout>
   <device>
      <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
      <area grid_logic_tile_area="0"/>
      <chan_width_distr>
         <x distr="uniform" peak="1.000000"/>
         <y distr="uniform" peak="1.000000"/>
      </chan_width_distr>
      <switch_block type="wilton" fs="3"/>
      <connection_block input_switch_name="ipin_cblock"/>
   </device>
   <switchlist>
      <switch type="mux" name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
      <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e-15" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
   </switchlist>
   <segmentlist>
      <segment name="L4" freq="1.000000" length="4" type="unidir" Rmetal="101" Cmetal="22.5e-15">
         <mux name="0"/>
         <sb type="pattern">1 1 1 1 1</sb>
         <cb type="pattern">1 1 1 1</cb>
      </segment>
   </segmentlist>
   <directlist> 
   <!-- router to router connections -->
    <!-- port1 to port 3 -->
    <direct name="port1_to_3_channel"    from_pin="noc_router_adapter.channel_out_op[69:0]"  to_pin="noc_router_adapter.channel_in_ip[209:140]"   x_offset="0" y_offset="10" z_offset="0"/>
    <direct name="port1_to_3_flow_ctrl"  from_pin="noc_router_adapter.flow_ctrl_out_ip[2:0]"  to_pin="noc_router_adapter.flow_ctrl_in_op[8:6]"   x_offset="0" y_offset="10" z_offset="0"/>
    <!-- port3 to port1 -->
    <direct name="port3_to_1_channel"    from_pin="noc_router_adapter.channel_out_op[209:140]"  to_pin="noc_router_adapter.channel_in_ip[69:0]"   x_offset="0" y_offset="-10" z_offset="0"/>
    <direct name="port3_to_1_flow_ctrl"  from_pin="noc_router_adapter.flow_ctrl_out_ip[8:6]"  to_pin="noc_router_adapter.flow_ctrl_in_op[2:0]"   x_offset="0" y_offset="-10" z_offset="0"/>
    <!-- port2 to port4 -->
    <direct name="port2_to_4_channel"    from_pin="noc_router_adapter.channel_out_op[139:70]"  to_pin="noc_router_adapter.channel_in_ip[279:210]"   x_offset="10" y_offset="0" z_offset="0"/>
    <direct name="port2_to_4_flow_ctrl"  from_pin="noc_router_adapter.flow_ctrl_out_ip[5:3]"  to_pin="noc_router_adapter.flow_ctrl_in_op[11:9]"   x_offset="10" y_offset="0" z_offset="0"/>
    <!-- port4 to port2 -->
    <direct name="port4_to_2_channel"    from_pin="noc_router_adapter.channel_out_op[279:210]"  to_pin="noc_router_adapter.channel_in_ip[139:70]"   x_offset="-10" y_offset="0" z_offset="0"/>
    <direct name="port4_to_2_flow_ctrl"  from_pin="noc_router_adapter.flow_ctrl_out_ip[11:9]"  to_pin="noc_router_adapter.flow_ctrl_in_op[5:3]"   x_offset="-10" y_offset="0" z_offset="0"/>
  </directlist>
   <complexblocklist>
      <pb_type name="io">
         <input name="outpad" num_pins="1"/>
         <output name="inpad" num_pins="1"/>
         <mode name="physical" disable_packing="true">
            <pb_type name="iopad" blif_model=".subckt io" num_pb="1">
               <input name="outpad" num_pins="1"/>
               <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="outpad" input="io.outpad" output="iopad.outpad">
                  <delay_constant max="1.394e-11" in_port="io.outpad" out_port="iopad.outpad"/>
               </direct>
               <direct name="inpad" input="iopad.inpad" output="io.inpad">
                  <delay_constant max="4.243e-11" in_port="iopad.inpad" out_port="io.inpad"/>
               </direct>
            </interconnect>
         </mode>
         <mode name="inpad">
            <pb_type name="inpad" blif_model=".input" num_pb="1">
               <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="inpad" input="inpad.inpad" output="io.inpad">
                  <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
               </direct>
            </interconnect>
         </mode>
         <mode name="outpad">
            <pb_type name="outpad" blif_model=".output" num_pb="1">
               <input name="outpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="outpad" input="io.outpad" output="outpad.outpad">
                  <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
               </direct>
            </interconnect>
         </mode>
         <power method="ignore"/>
      </pb_type>
      <pb_type name="clb">
         <input name="I" num_pins="40" equivalent="full"/>
         <output name="O" num_pins="20" equivalent="none"/>
         <clock name="clk" num_pins="1"/>
         <pb_type name="fle" num_pb="10">
            <input name="in" num_pins="6"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
             <!-- physical mode -->
            <mode name="physical" disable_packing="true">
               <!-- Define 6-LUT mode -->
               <pb_type name="ble6" num_pb="1">
                  <input name="in" num_pins="6"/>
                  <output name="out" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <!-- Define LUT -->
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                     <input name="in" num_pins="6" port_class="lut_in"/>
                     <output name="out" num_pins="1" port_class="lut_out"/>
                     <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                     </delay_matrix>
                  </pb_type>
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                     <input name="D" num_pins="1" port_class="D"/>
                     <output name="Q" num_pins="1" port_class="Q"/>
                     <clock name="clk" num_pins="1" port_class="clock"/>
                     <T_setup value="66e-12" port="ff.D" clock="clk"/>
                     <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                     <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
                     <direct name="direct2" input="lut6.out" output="ff.D">
                        <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D"/>
                     </direct>
                     <direct name="direct3" input="ble6.clk" output="ff.clk"/>
                     <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
                        <delay_constant max="25e-12" in_port="lut6.out" out_port="ble6.out"/>
                        <delay_constant max="45e-12" in_port="ff.Q" out_port="ble6.out"/>
                     </mux>
                  </interconnect>
               </pb_type>
               <interconnect>
                  <direct name="direct1" input="fle.in[5:0]" output="ble6.in"/>
                  <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
                  <direct name="direct3" input="fle.clk" output="ble6.clk"/>
               </interconnect>
            </mode>
            <!-- end of physical mode -->
            <!-- 6-LUT mode definition begin -->
            <mode name="n1_lut6">
               <!-- Define 6-LUT mode -->
               <pb_type name="ble6" num_pb="1">
                  <input name="in" num_pins="6"/>
                  <output name="out" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <!-- Define LUT -->
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                     <input name="in" num_pins="6" port_class="lut_in"/>
                     <output name="out" num_pins="1" port_class="lut_out"/>
                     <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                     </delay_matrix>
                  </pb_type>
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                     <input name="D" num_pins="1" port_class="D"/>
                     <output name="Q" num_pins="1" port_class="Q"/>
                     <clock name="clk" num_pins="1" port_class="clock"/>
                     <T_setup value="66e-12" port="ff.D" clock="clk"/>
                     <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                     <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
                     <direct name="direct2" input="lut6.out" output="ff.D">
                        <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D"/>
                     </direct>
                     <direct name="direct3" input="ble6.clk" output="ff.clk"/>
                     <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
                        <delay_constant max="25e-12" in_port="lut6.out" out_port="ble6.out"/>
                        <delay_constant max="45e-12" in_port="ff.Q" out_port="ble6.out"/>
                     </mux>
                  </interconnect>
               </pb_type>
               <interconnect>
                  <direct name="direct1" input="fle.in[5:0]" output="ble6.in"/>
                  <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
                  <direct name="direct3" input="fle.clk" output="ble6.clk"/>
               </interconnect>
            </mode>
            <!-- n1_lut6 -->
         </pb_type>
         <interconnect>
            <complete name="crossbar" input="clb.I fle[9:0].out" output="fle[9:0].in">
               <delay_constant max="95e-12" in_port="clb.I" out_port="fle[9:0].in"/>
               <delay_constant max="75e-12" in_port="fle[9:0].out" out_port="fle[9:0].in"/>
            </complete>
            <complete name="clks" input="clb.clk" output="fle[9:0].clk">
            </complete>
            <direct name="clbouts1" input="fle[9:0].out" output="clb.O[9:0]"/>
         </interconnect>
      </pb_type>
      <pb_type name="single_port_ram">
         <input name="we" num_pins="1"/>
         <input name="data" num_pins="40"/>
         <input name="addr" num_pins="9"/>
         <output name="out" num_pins="40"/>
         <clock name="clk" num_pins="1"/>
         <mode name="physical" disable_packing="true">
            <pb_type name="sp_ram" blif_model=".subckt single_port_ram" num_pb="1">
               <input name="we" num_pins="1"/>
               <input name="data" num_pins="40"/>
               <input name="addr" num_pins="9"/>
               <output name="out" num_pins="40"/>
               <clock name="clk" num_pins="1"/>

               <T_setup value="66e-12" port="sp_ram.we" clock="clk"/>
               <T_setup value="66e-12" port="sp_ram.data" clock="clk"/>
               <T_setup value="66e-12" port="sp_ram.addr" clock="clk"/>
               <T_setup value="66e-12" port="sp_ram.out" clock="clk"/>

               <T_clock_to_Q max="124e-12" port="sp_ram.out" clock="clk"/>
               <T_clock_to_Q max="124e-12" port="sp_ram.data" clock="clk"/>
               <T_clock_to_Q max="124e-12" port="sp_ram.addr" clock="clk"/>
               <T_clock_to_Q max="124e-12" port="sp_ram.we" clock="clk"/>
            </pb_type>
            <interconnect>
               <direct name="we" input="single_port_ram.we" output="sp_ram.we">
                  <delay_constant max="1.000e-11" in_port="single_port_ram.we" out_port="sp_ram.we"/>
               </direct>
               <direct name="data" input="single_port_ram.data" output="sp_ram.data">
                  <delay_constant max="1.000e-11" in_port="single_port_ram.data" out_port="sp_ram.data"/>
               </direct>
               <direct name="addr" input="single_port_ram.addr" output="sp_ram.addr">
                  <delay_constant max="1.000e-11" in_port="single_port_ram.addr" out_port="sp_ram.addr"/>
               </direct>
               <direct name="out" input="sp_ram.out" output="single_port_ram.out">
                  <delay_constant max="1.000e-11" in_port="sp_ram.out" out_port="single_port_ram.out"/>
               </direct>
               <direct name="clk" input="single_port_ram.clk" output="sp_ram.clk">
                  <delay_constant max="1.000e-11" in_port="single_port_ram.clk" out_port="sp_ram.clk"/>
               </direct>
            </interconnect>
         </mode>
         <power method="ignore"/>
      </pb_type>
    <pb_type name="noc_router_adapter">
	  <!-- Pin sizes can change, if they do then it should be updated here as well.-->
      <!-- Master Interface-->
      <input name="master_tready" num_pins="1"/>
      <!-- Slave Interface-->
      <input name="slave_tvalid" num_pins="1"/>
      <input name="slave_tdata" num_pins="512"/>
      <input name="slave_tstrb" num_pins="64"/>
      <input name="slave_tkeep" num_pins="64"/>
      <input name="slave_tid" num_pins="8"/>
      <input name="slave_tdest" num_pins="8"/>
      <input name="slave_tuser" num_pins="32"/>
      <input name="slave_tlast" num_pins="1"/>
      <!-- clk signal-->
      <clock name="clk" num_pins="1"/>
      <!-- reset signal-->
      <input name="reset" num_pins="1"/>
      <!-- Master Interface-->
      <output name="master_tvalid" num_pins="1"/>
      <output name="master_tdata" num_pins="512"/>
      <output name="master_tstrb" num_pins="64"/>
      <output name="master_tkeep" num_pins="64"/>
      <output name="master_tid" num_pins="8"/>
      <output name="master_tdest" num_pins="8"/>
      <output name="master_tuser" num_pins="32"/>
      <output name="master_tlast" num_pins="1"/>
      <!-- Slave Interface-->
      <output name="slave_tready" num_pins="1"/>

      <!-- router-to-router connections -->
      <input name="channel_in_ip"  num_pins="280"/>  
      <input name="flow_ctrl_in_op"  num_pins="12"/>   
      <output name="channel_out_op"  num_pins="280"/>  
      <output name="flow_ctrl_out_ip"  num_pins="12"/> 
      <!-- There is only a single mode right now -->
      <mode name="noc_router_adapter_basic">
        <pb_type name="noc_router_adapter_basic" blif_model=".subckt noc_router_adapter_block" num_pb="1">
          <!-- Pin sizes can change, if they do then it should be updated here as well.-->
		  <!-- Master Interface-->
		  <input name="master_tready" num_pins="1"/>
		  <!-- Slave Interface-->
		  <input name="slave_tvalid" num_pins="1"/>
		  <input name="slave_tdata" num_pins="512"/>
		  <input name="slave_tstrb" num_pins="64"/>
		  <input name="slave_tkeep" num_pins="64"/>
		  <input name="slave_tid" num_pins="8"/>
		  <input name="slave_tdest" num_pins="8"/>
		  <input name="slave_tuser" num_pins="32"/>
		  <input name="slave_tlast" num_pins="1"/>
		  <!-- clk signal-->
		  <clock name="clk" num_pins="1"/>
		  <!-- reset signal-->
		  <input name="reset" num_pins="1"/>
		  <!-- Master Interface-->
		  <output name="master_tvalid" num_pins="1"/>
		  <output name="master_tdata" num_pins="512"/>
		  <output name="master_tstrb" num_pins="64"/>
		  <output name="master_tkeep" num_pins="64"/>
		  <output name="master_tid" num_pins="8"/>
		  <output name="master_tdest" num_pins="8"/>
		  <output name="master_tuser" num_pins="32"/>
		  <output name="master_tlast" num_pins="1"/>
		  <!-- Slave Interface-->
		  <output name="slave_tready" num_pins="1"/>
          <!-- Defining some timing constrains of the router (for now we are going to mimic the dffeas block) -->
		      <T_setup value="66e-12" port="noc_router_adapter_basic.reset" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.master_tready" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tvalid" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tdata" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tstrb" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tkeep" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tid" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tdest" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tuser" clock="clk"/>
          <T_setup value="66e-12" port="noc_router_adapter_basic.slave_tlast" clock="clk"/>
          
          <T_hold value="37e-12" port="noc_router_adapter_basic.reset" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.master_tready" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tvalid" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tdata" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tstrb" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tkeep" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tid" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tdest" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tuser" clock="clk"/>
          <T_hold value="37e-12" port="noc_router_adapter_basic.slave_tlast" clock="clk"/>
          
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.slave_tready" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tvalid" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tdata" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tstrb" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tkeep" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tid" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tdest" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tuser" clock="clk"/>
          <T_clock_to_Q max="42e-12" min="37e-12" port="noc_router_adapter_basic.master_tlast" clock="clk"/>
        </pb_type>
        <interconnect>
          <!-- Not adding any wire delay for now-->
          <direct name="master_reset_connection" input="noc_router_adapter.reset" output="noc_router_adapter_basic.reset">
          </direct>
          <direct name="master_tready_connection" input="noc_router_adapter.master_tready" output="noc_router_adapter_basic.master_tready">
          </direct>
          <direct name="slave_tvalid_connection" input="noc_router_adapter.slave_tvalid" output="noc_router_adapter_basic.slave_tvalid">
          </direct>
          <direct name="slave_tdata_connection" input="noc_router_adapter.slave_tdata" output="noc_router_adapter_basic.slave_tdata">
          </direct>
          <direct name="slave_tstrb_connection" input="noc_router_adapter.slave_tstrb" output="noc_router_adapter_basic.slave_tstrb">
          </direct>
          <direct name="slave_tkeep_connection" input="noc_router_adapter.slave_tkeep" output="noc_router_adapter_basic.slave_tkeep">
          </direct>
          <direct name="slave_tid_connection" input="noc_router_adapter.slave_tid" output="noc_router_adapter_basic.slave_tid">
          </direct>
          <direct name="slave_tdest_connection" input="noc_router_adapter.slave_tdest" output="noc_router_adapter_basic.slave_tdest">
          </direct>
          <direct name="slave_tuser_connection" input="noc_router_adapter.slave_tuser" output="noc_router_adapter_basic.slave_tuser">
          </direct>
          <direct name="slave_tlast_connection" input="noc_router_adapter.slave_tlast" output="noc_router_adapter_basic.slave_tlast">
          </direct>
          
          <direct name="slave_tready_connection" input="noc_router_adapter_basic.slave_tready" output="noc_router_adapter.slave_tready">
          </direct>
          <direct name="master_tvalid_connection" input="noc_router_adapter_basic.master_tvalid" output="noc_router_adapter.master_tvalid">
          </direct>
		      <direct name="master_tdata_connection" input="noc_router_adapter_basic.master_tdata" output="noc_router_adapter.master_tdata">
          </direct>
          <direct name="master_tstrb_connection" input="noc_router_adapter_basic.master_tstrb" output="noc_router_adapter.master_tstrb">
          </direct>
          <direct name="master_tkeep_connection" input="noc_router_adapter_basic.master_tkeep" output="noc_router_adapter.master_tkeep">
          </direct>
          <direct name="master_tid_connection" input="noc_router_adapter_basic.master_tid" output="noc_router_adapter.master_tid">
          </direct>
          <direct name="master_tdest_connection" input="noc_router_adapter_basic.master_tdest" output="noc_router_adapter.master_tdest">
          </direct>
          <direct name="master_tuser_connection" input="noc_router_adapter_basic.master_tuser" output="noc_router_adapter.master_tuser">
          </direct>
          <direct name="master_tlast_connection" input="noc_router_adapter_basic.master_tlast" output="noc_router_adapter.master_tlast">
          </direct>
          <direct name="clock_connection" input="noc_router_adapter.clk" output="noc_router_adapter_basic.clk">
          </direct>  
        </interconnect>
      </mode>
    </pb_type>
   </complexblocklist>
  <!-- The NoC routers were added to the FPGA device in the fixed layout section-->
  <!-- <noc link_bandwidth="1e6" router_latency="1e-9" link_latency="1e-9" noc_router_tile_name="noc_router_adapter">
    <topology>
      <router id="0"  positionx="10" positiony="10" connections="1 4"/>
      <router id="1"  positionx="25" positiony="10" connections="0 5 6"/>
      <router id="2"  positionx="40" positiony="10" connections="1 6 3"/>
      <router id="3"  positionx="55" positiony="10" connections="2 7"/>
	   <router id="4"  positionx="10" positiony="25" connections="0 5 8"/>
      <router id="5"  positionx="25" positiony="25" connections="1 4 9 6"/>
      <router id="6"  positionx="40" positiony="25" connections="2 5 10 7"/>
      <router id="7"  positionx="55" positiony="25" connections="3 6 11"/>
      <router id="8"  positionx="10" positiony="40" connections="4 9 12"/>
      <router id="9"  positionx="25" positiony="40" connections="5 8 13 10"/>
      <router id="10" positionx="40" positiony="40" connections="6 9 14 11"/>
      <router id="11" positionx="55" positiony="40" connections="7 10 15"/>
      <router id="12" positionx="10" positiony="55" connections="8 13"/>
      <router id="13" positionx="25" positiony="55" connections="9 12 14"/>
      <router id="14" positionx="40" positiony="55" connections="10 13 15"/>
      <router id="15" positionx="55" positiony="55" connections="11 14"/>
    </topology>
  </noc> -->
</architecture>