============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Dec 08 2017  07:11:51 pm
  Module:                 mkAdder32
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (16 ps) Setup Check with Pin m_c_D_OUT_reg[31]/CP->D
          Group: clk
     Startpoint: (R) m_b_D_OUT_reg[0]/CP
          Clock: (R) clk
       Endpoint: (R) m_c_D_OUT_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1600            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1800          200     
                                              
             Setup:-      21                  
       Uncertainty:-     100                  
     Required Time:=    1679                  
      Launch Clock:-     200                  
         Data Path:-    1463                  
             Slack:=      16                  

#------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  m_b_D_OUT_reg[0]/CP       -       -      R     (arrival)     64    -   100     -     200 
  m_b_D_OUT_reg[0]/Q        -       CP->Q  F     DFQD1          2  2.2    38   262     462 
  add_144_31/g2236__3779/ZN -       A1->ZN R     ND2D2          3  3.4    38    35     497 
  add_144_31/g2133__9771/ZN -       A2->ZN F     OAI21D2        3  2.8    54    48     545 
  add_144_31/g2126__9719/ZN -       A1->ZN R     CKND2D2        1  1.8    35    39     584 
  add_144_31/g2121__2833/ZN -       A1->ZN F     ND2D2          3  2.8    41    38     622 
  add_144_31/g2119__1297/ZN -       A1->ZN R     CKND2D2        1  1.8    35    34     657 
  add_144_31/g2118__1237/ZN -       A1->ZN F     ND2D2          3  3.3    45    40     697 
  add_144_31/g2115__3779/ZN -       A1->ZN R     CKND2D2        2  2.6    42    40     736 
  add_144_31/g2111__8867/ZN -       A1->ZN F     OAI21D2        2  2.3    50    43     780 
  add_144_31/g2109__7654/ZN -       A1->ZN R     CKND2D2        1  1.8    39    38     817 
  add_144_31/g2103__9771/ZN -       A1->ZN F     ND2D2          3  3.7    48    43     860 
  add_144_31/g2100__2001/ZN -       A1->ZN R     CKND2D3        3  4.5    46    43     904 
  add_144_31/g2095__3377/ZN -       A1->ZN F     OAI21D4        4  3.6    46    40     943 
  add_144_31/g2091__2833/ZN -       A1->ZN R     CKND2D2        1  1.8    39    36     980 
  add_144_31/g2086__3779/ZN -       A1->ZN F     ND2D2          4  3.6    47    43    1022 
  add_144_31/g2079__7837/ZN -       A1->ZN R     CKND2D2        1  2.5    44    40    1062 
  add_144_31/g2076__3457/ZN -       A1->ZN F     CKND2D3        3  3.7    37    38    1100 
  add_144_31/g2069__1591/ZN -       A1->ZN R     CKND2D3        2  4.3    46    39    1139 
  add_144_31/g2065__7765/ZN -       A1->ZN F     OAI21D4        3  3.3    46    39    1179 
  add_144_31/g2061__1297/ZN -       A1->ZN R     CKND2D2        2  2.9    45    41    1220 
  add_144_31/g2056__3717/ZN -       A1->ZN F     OAI21D2        1  1.8    47    42    1262 
  add_144_31/g2054__8867/CO -       CI->CO F     FA1D2          1  1.9    63   112    1374 
  add_144_31/g2053__7654/CO -       CI->CO F     FA1D1          1  1.8    50   114    1488 
  add_144_31/g2052__7557/CO -       CI->CO F     FA1D2          2  1.9    63   114    1601 
  add_144_31/g2051__7837/ZN -       A1->ZN R     MOAI22D1       1  0.9    63    62    1663 
  m_c_D_OUT_reg[31]/D       <<<     -      R     DFQD1          1    -     -     0    1663 
#------------------------------------------------------------------------------------------

