Fitter report for dvp_capture
Mon Jan 02 21:15:14 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Jan 02 21:15:14 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; dvp_capture                                 ;
; Top-level Entity Name              ; dvp_capture_top                             ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,452 / 6,272 ( 55 % )                      ;
;     Total combinational functions  ; 2,800 / 6,272 ( 45 % )                      ;
;     Dedicated logic registers      ; 2,273 / 6,272 ( 36 % )                      ;
; Total registers                    ; 2368                                        ;
; Total pins                         ; 84 / 92 ( 91 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 51,200 / 276,480 ( 19 % )                   ;
; Embedded Multiplier 9-bit elements ; 4 / 30 ( 13 % )                             ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.1%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                       ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[0]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[0]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[1]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[1]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[2]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[2]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[3]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[3]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[4]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[4]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[5]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[5]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[6]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[6]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[7]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[7]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[8]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[8]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[9]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[9]~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[10]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[10]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[11]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[11]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_addr[12]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_A[12]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[0]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[0]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_bank[1]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[1]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_WE_N~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[0]                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CAS_N~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[1]                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                        ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_RAS_N~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[2]                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CS_N~output                                                                                                                                                       ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_cmd[3]                                                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[0]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[1]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[2]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[3]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[4]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[5]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[6]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[7]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[8]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                       ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[9]                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                      ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[10]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[11]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[12]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[13]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[14]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                      ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_data[15]                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[0]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[0]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_dqm[1]                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[1]~output                                                                                                                                                     ; I                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[0]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[1]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[2]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[3]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[4]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[5]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[6]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[7]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                                                                              ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[8]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[9]~output                                                                                                                                                      ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[10]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[11]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[12]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[13]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                                                                             ; Q                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[14]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDR_DQ[15]~output                                                                                                                                                     ; OE               ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[0]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[0]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[1]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[1]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[2]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[2]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[3]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[3]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[4]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[4]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[5]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[5]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[6]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[6]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[7]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[7]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[8]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[8]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[9]                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[9]~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[10]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[10]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[11]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[11]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[12]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[12]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[13]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[13]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[14]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[14]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|za_data[15]                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DQ[15]~input                                                                                                                                                      ; O                ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[0]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[1]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[2]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[3]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[4]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[5]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[6]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|out_payload[7]        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[0]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[0]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[1]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[1]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[2]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[2]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[3]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[3]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[4]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[4]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[5]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[5]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[6]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[6]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camdata_reg[7]                                                                             ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_DATA[7]~input                                                                                                                                                     ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camhref_reg                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_HREF~input                                                                                                                                                        ; O                ;                       ;
; c4e_dvp_core:u2|peridot_cam:cam|camvsync_reg                                                                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DVP_VSYNC~input                                                                                                                                                       ; O                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[0]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[3]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[5]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[6]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7]~_Duplicate_1                                            ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|u_hold_reg[7]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[0]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[0]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[0]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[1]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[1]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[1]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[2]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[2]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[2]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[3]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[3]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[3]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[4]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[4]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[4]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[5]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[5]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[5]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[6]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[6]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[6]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]                ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]                ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]~_Duplicate_1                                              ; Q                ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]~0              ; Deleted         ; Register Packing ; Timing optimization                    ; COMBOUT   ;                ;                                                                                                                                                                       ;                  ;                       ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|v_in_reg[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1                    ; DATAA            ;                       ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                             ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity     ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; c4e_dvp_core_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; c4e_dvp_core_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5375 ) ; 0.00 % ( 0 / 5375 )        ; 0.00 % ( 0 / 5375 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5375 ) ; 0.00 % ( 0 / 5375 )        ; 0.00 % ( 0 / 5375 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5359 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/output_files/dvp_capture.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,452 / 6,272 ( 55 % )    ;
;     -- Combinational with no register       ; 1179                      ;
;     -- Register only                        ; 652                       ;
;     -- Combinational with a register        ; 1621                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1318                      ;
;     -- 3 input functions                    ; 772                       ;
;     -- <=2 input functions                  ; 710                       ;
;     -- Register only                        ; 652                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2345                      ;
;     -- arithmetic mode                      ; 455                       ;
;                                             ;                           ;
; Total registers*                            ; 2,368 / 6,684 ( 35 % )    ;
;     -- Dedicated logic registers            ; 2,273 / 6,272 ( 36 % )    ;
;     -- I/O registers                        ; 95 / 412 ( 23 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 263 / 392 ( 67 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 84 / 92 ( 91 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 30 ( 23 % )           ;
; Total block memory bits                     ; 51,200 / 276,480 ( 19 % ) ;
; Total block memory implementation bits      ; 64,512 / 276,480 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 30 ( 13 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global signals                              ; 10                        ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 9.3% / 9.1% / 9.7%        ;
; Peak interconnect usage (total/H/V)         ; 18.2% / 17.9% / 18.6%     ;
; Maximum fan-out                             ; 1480                      ;
; Highest non-global fan-out                  ; 90                        ;
; Total fan-out                               ; 18253                     ;
; Average fan-out                             ; 3.07                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+----------------------------------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                  ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                            ;
;                                              ;                      ;                                ;
; Total logic elements                         ; 3452 / 6272 ( 55 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1179                 ; 0                              ;
;     -- Register only                         ; 652                  ; 0                              ;
;     -- Combinational with a register         ; 1621                 ; 0                              ;
;                                              ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                                ;
;     -- 4 input functions                     ; 1318                 ; 0                              ;
;     -- 3 input functions                     ; 772                  ; 0                              ;
;     -- <=2 input functions                   ; 710                  ; 0                              ;
;     -- Register only                         ; 652                  ; 0                              ;
;                                              ;                      ;                                ;
; Logic elements by mode                       ;                      ;                                ;
;     -- normal mode                           ; 2345                 ; 0                              ;
;     -- arithmetic mode                       ; 455                  ; 0                              ;
;                                              ;                      ;                                ;
; Total registers                              ; 2368                 ; 0                              ;
;     -- Dedicated logic registers             ; 2273 / 6272 ( 36 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 190                  ; 0                              ;
;                                              ;                      ;                                ;
; Total LABs:  partially or completely used    ; 263 / 392 ( 67 % )   ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                                ;
; Virtual pins                                 ; 0                    ; 0                              ;
; I/O pins                                     ; 80                   ; 4                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 30 ( 13 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 51200                ; 0                              ;
; Total RAM block bits                         ; 64512                ; 0                              ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                          ; 7 / 30 ( 23 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 4 / 12 ( 33 % )      ; 6 / 12 ( 50 % )                ;
; Double Data Rate I/O output circuitry        ; 45 / 185 ( 24 % )    ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                                ;
; Connections                                  ;                      ;                                ;
;     -- Input Connections                     ; 2340                 ; 4                              ;
;     -- Registered Input Connections          ; 2282                 ; 0                              ;
;     -- Output Connections                    ; 26                   ; 2318                           ;
;     -- Registered Output Connections         ; 0                    ; 0                              ;
;                                              ;                      ;                                ;
; Internal Connections                         ;                      ;                                ;
;     -- Total Connections                     ; 18351                ; 2334                           ;
;     -- Registered Connections                ; 9293                 ; 0                              ;
;                                              ;                      ;                                ;
; External Connections                         ;                      ;                                ;
;     -- Top                                   ; 44                   ; 2322                           ;
;     -- hard_block:auto_generated_inst        ; 2322                 ; 0                              ;
;                                              ;                      ;                                ;
; Partition Interface                          ;                      ;                                ;
;     -- Input Ports                           ; 16                   ; 4                              ;
;     -- Output Ports                          ; 42                   ; 8                              ;
;     -- Bidir Ports                           ; 22                   ; 0                              ;
;                                              ;                      ;                                ;
; Registered Ports                             ;                      ;                                ;
;     -- Registered Input Ports                ; 0                    ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 0                              ;
;                                              ;                      ;                                ;
; Port Connectivity                            ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 2                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 0                              ;
+----------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50    ; 23    ; 1        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[0] ; 84    ; 5        ; 34           ; 9            ; 14           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[1] ; 85    ; 5        ; 34           ; 9            ; 7            ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[2] ; 86    ; 5        ; 34           ; 9            ; 0            ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[3] ; 87    ; 5        ; 34           ; 10           ; 7            ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[4] ; 98    ; 6        ; 34           ; 17           ; 21           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[5] ; 115   ; 7        ; 28           ; 24           ; 21           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[6] ; 128   ; 8        ; 16           ; 24           ; 14           ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_DATA[7] ; 136   ; 8        ; 9            ; 24           ; 7            ; 0                     ; 1                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_HREF    ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_PCLK    ; 53    ; 3        ; 16           ; 0            ; 0            ; 79                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DVP_VSYNC   ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 2                  ; no     ; yes            ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EPCS_DATA0  ; 13    ; 1        ; 0            ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RESET_N     ; 34    ; 2        ; 0            ; 5            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SD_DAT0     ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW_CD_N     ; 25    ; 2        ; 0            ; 11           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DVP_XCLK       ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO      ; 6     ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_CSO_N     ; 8     ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK      ; 12    ; 1        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND1  ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND2  ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND3  ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RESERVED_GND4  ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRCLK_OUT     ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[0]       ; 101   ; 6        ; 34           ; 18           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[10]      ; 106   ; 6        ; 34           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[11]      ; 70    ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[12]      ; 69    ; 4        ; 30           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[1]       ; 99    ; 6        ; 34           ; 17           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[2]       ; 103   ; 6        ; 34           ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[3]       ; 100   ; 6        ; 34           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[4]       ; 76    ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[5]       ; 75    ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[6]       ; 74    ; 5        ; 34           ; 2            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[7]       ; 73    ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[8]       ; 72    ; 4        ; 32           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_A[9]       ; 71    ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[0]      ; 112   ; 7        ; 28           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_BA[1]      ; 111   ; 7        ; 30           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CAS_N      ; 120   ; 7        ; 23           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CKE        ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_CS_N       ; 113   ; 7        ; 28           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[0]     ; 124   ; 7        ; 18           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_DQM[1]     ; 66    ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_RAS_N      ; 114   ; 7        ; 28           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDR_WE_N       ; 121   ; 7        ; 23           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CLK         ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CMD         ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_DAT3        ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_PWR_N       ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK     ; 2     ; 1        ; 0            ; 23           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_CLOCK_N   ; 3     ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA[0]   ; 144   ; 8        ; 1            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA[1]   ; 142   ; 8        ; 3            ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA[2]   ; 129   ; 8        ; 16           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA_N[0] ; 1     ; 1        ; 0            ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA_N[1] ; 143   ; 8        ; 1            ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TMDS_DATA_N[2] ; 141   ; 8        ; 5            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[0]    ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USER_LED[1]    ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; WSLED          ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+
; DVP_SCCB_C  ; 43    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|cout_reg ;
; DVP_SCCB_D  ; 42    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|dout_reg ;
; GROVE1_D[0] ; 83    ; 5        ; 34           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                      ;
; GROVE1_D[1] ; 80    ; 5        ; 34           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                      ;
; GROVE2_D[0] ; 77    ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                      ;
; GROVE2_D[1] ; 65    ; 4        ; 28           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                      ;
; SDR_DQ[0]   ; 138   ; 8        ; 7            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                            ;
; SDR_DQ[10]  ; 58    ; 4        ; 21           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                              ;
; SDR_DQ[11]  ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                              ;
; SDR_DQ[12]  ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                              ;
; SDR_DQ[13]  ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                              ;
; SDR_DQ[14]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                              ;
; SDR_DQ[15]  ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                              ;
; SDR_DQ[1]   ; 137   ; 8        ; 7            ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                               ;
; SDR_DQ[2]   ; 135   ; 8        ; 11           ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                               ;
; SDR_DQ[3]   ; 133   ; 8        ; 13           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                               ;
; SDR_DQ[4]   ; 132   ; 8        ; 13           ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                               ;
; SDR_DQ[5]   ; 127   ; 7        ; 16           ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                               ;
; SDR_DQ[6]   ; 126   ; 7        ; 16           ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                               ;
; SDR_DQ[7]   ; 125   ; 7        ; 18           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                               ;
; SDR_DQ[8]   ; 60    ; 4        ; 23           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                               ;
; SDR_DQ[9]   ; 59    ; 4        ; 23           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO      ; EPCS_ASDO        ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO      ; EPCS_CSO_N       ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; Use as regular IO      ; EPCS_DCLK        ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; Use as regular IO      ; EPCS_DATA0       ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO      ; DVP_DATA[2]      ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO      ; DVP_DATA[3]      ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO      ; DVP_DATA[4]      ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO      ; SDR_A[1]         ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin ; SDR_A[0]         ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO      ; SDR_A[2]         ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO      ; SDR_DQ[4]        ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO      ; SDR_DQ[3]        ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO      ; SDR_DQ[1]        ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO      ; SDR_DQ[0]        ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 9 / 11 ( 82 % )   ; 3.3V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 3.3V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 3.3V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; TMDS_DATA_N[0]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; TMDS_CLOCK                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; TMDS_CLOCK_N                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; EPCS_ASDO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; SD_PWR_N                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 8        ; 7          ; 1        ; EPCS_CSO_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; EPCS_DCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 13       ; 16         ; 1        ; EPCS_DATA0                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; SW_CD_N                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SD_DAT0                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_GND1                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; SD_CMD                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 32       ; 39         ; 2        ; SD_CLK                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 33       ; 40         ; 2        ; SD_DAT3                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 34       ; 41         ; 2        ; RESET_N                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; SDR_DQ[15]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; SDR_DQ[14]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; DVP_SCCB_D                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 43       ; 53         ; 3        ; DVP_SCCB_C                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 44       ; 54         ; 3        ; SDR_DQ[13]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; DVP_HREF                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SDR_DQ[12]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SDR_DQ[11]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; DVP_VSYNC                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; DVP_XCLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; DVP_PCLK                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; WSLED                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; SDR_DQ[10]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; SDR_DQ[9]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; SDR_DQ[8]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_GND2                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; GROVE2_D[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SDR_DQM[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; SDRCLK_OUT                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SDR_CKE                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; SDR_A[12]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; SDR_A[11]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; SDR_A[9]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; SDR_A[8]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; SDR_A[7]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; SDR_A[6]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; SDR_A[5]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; SDR_A[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; GROVE2_D[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; GROVE1_D[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; GROVE1_D[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; DVP_DATA[0]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; DVP_DATA[1]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; DVP_DATA[2]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; DVP_DATA[3]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; DVP_DATA[4]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; SDR_A[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; SDR_A[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; SDR_A[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; SDR_A[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_GND3                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; USER_LED[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 106      ; 146        ; 6        ; SDR_A[10]                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_GND4                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; SDR_BA[1]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; SDR_BA[0]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; SDR_CS_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; SDR_RAS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; DVP_DATA[5]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; USER_LED[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 120      ; 164        ; 7        ; SDR_CAS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; SDR_WE_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; SDR_DQM[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; SDR_DQ[7]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; SDR_DQ[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; SDR_DQ[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; DVP_DATA[6]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; TMDS_DATA[2]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; SDR_DQ[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; SDR_DQ[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; SDR_DQ[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; DVP_DATA[7]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; SDR_DQ[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; SDR_DQ[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; TMDS_DATA_N[2]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; TMDS_DATA[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; TMDS_DATA_N[1]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; TMDS_DATA[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+
; Name                          ; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 ; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_component|auto_generated|pll1                             ; u1|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                              ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ; --                                                                  ;
; Switchover type               ; --                                                                  ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ; 10.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ; 630.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ; 198 ps                                                              ;
; VCO multiply                  ; --                                                                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ; 27.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ; 51.6 MHz                                                            ;
; M VCO Tap                     ; 0                                                                   ; 0                                                                   ;
; M Initial                     ; 3                                                                   ; 1                                                                   ;
; M value                       ; 12                                                                  ; 63                                                                  ;
; N value                       ; 1                                                                   ; 5                                                                   ;
; Charge pump current           ; setting 1                                                           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ; setting 16                                                          ;
; Loop filter capacitance       ; setting 0                                                           ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ; 340 kHz to 540 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ; PLL_2                                                               ;
; Inclk0 signal                 ; CLOCK_50                                                            ; CLOCK_50                                                            ;
; Inclk1 signal                 ; --                                                                  ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ; Global Clock                                                        ;
; Inclk1 signal type            ; --                                                                  ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                   ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; -120 (-3333 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_component|auto_generated|pll1|clk[0] ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 3       ; 0       ; u0|altpll_component|auto_generated|pll1|clk[1] ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C2      ; 24            ; 12/12 Even ; --            ; 3       ; 0       ; u0|altpll_component|auto_generated|pll1|clk[2] ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)        ; 1.80 (208 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 3       ; 0       ; u0|altpll_component|auto_generated|pll1|clk[3] ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 63   ; 125 ; 25.2 MHz         ; 0 (0 ps)        ; 1.80 (198 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 63   ; 25  ; 126.0 MHz        ; 0 (0 ps)        ; 9.00 (198 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u1|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; EPCS_CSO_N     ; Missing drive strength ;
; EPCS_DCLK      ; Missing drive strength ;
; EPCS_ASDO      ; Missing drive strength ;
; SD_DAT3        ; Missing drive strength ;
; SD_CLK         ; Missing drive strength ;
; SD_CMD         ; Missing drive strength ;
; SD_PWR_N       ; Missing drive strength ;
; SDRCLK_OUT     ; Missing drive strength ;
; TMDS_DATA[0]   ; Missing drive strength ;
; TMDS_DATA[1]   ; Missing drive strength ;
; TMDS_DATA[2]   ; Missing drive strength ;
; TMDS_DATA_N[0] ; Missing drive strength ;
; TMDS_DATA_N[1] ; Missing drive strength ;
; TMDS_DATA_N[2] ; Missing drive strength ;
; TMDS_CLOCK     ; Missing drive strength ;
; TMDS_CLOCK_N   ; Missing drive strength ;
; WSLED          ; Missing drive strength ;
; USER_LED[0]    ; Missing drive strength ;
; USER_LED[1]    ; Missing drive strength ;
; DVP_SCCB_C     ; Missing drive strength ;
; DVP_SCCB_D     ; Missing drive strength ;
; GROVE1_D[0]    ; Missing drive strength ;
; GROVE1_D[1]    ; Missing drive strength ;
; GROVE2_D[0]    ; Missing drive strength ;
; GROVE2_D[1]    ; Missing drive strength ;
+----------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                  ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |dvp_capture_top                                                                              ; 3452 (1)    ; 2273 (0)                  ; 95 (95)       ; 51200       ; 7    ; 4            ; 4       ; 0         ; 84   ; 0            ; 1179 (1)     ; 652 (0)           ; 1621 (0)         ; |dvp_capture_top                                                                                                                                                                                                                     ; dvp_capture_top                              ; work         ;
;    |c4e_dvp_core:u2|                                                                          ; 3447 (0)    ; 2271 (0)                  ; 0 (0)         ; 51200       ; 7    ; 4            ; 4       ; 0         ; 0    ; 0            ; 1176 (0)     ; 652 (0)           ; 1619 (0)         ; |dvp_capture_top|c4e_dvp_core:u2                                                                                                                                                                                                     ; c4e_dvp_core                                 ; c4e_dvp_core ;
;       |altera_avalon_mm_bridge:peripheral_bridge|                                             ; 121 (121)   ; 119 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 42 (42)           ; 77 (77)          ; |dvp_capture_top|c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                           ; altera_avalon_mm_bridge                      ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller_001|                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_001                                                                                                                                                          ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                               ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller_002|                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_002                                                                                                                                                          ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                               ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |altera_reset_controller:rst_controller|                                                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller                                                                                                                                                              ; altera_reset_controller                      ; c4e_dvp_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                   ; altera_reset_synchronizer                    ; c4e_dvp_core ;
;       |c4e_dvp_core_led:led|                                                                  ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_led:led                                                                                                                                                                                ; c4e_dvp_core_led                             ; c4e_dvp_core ;
;       |c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|                                      ; 1342 (0)    ; 878 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 418 (0)      ; 267 (0)           ; 657 (0)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; c4e_dvp_core_mm_interconnect_0               ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|                        ; 100 (100)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 30 (30)           ; 66 (66)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|                          ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                          ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                    ; 185 (185)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 106 (106)        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                    ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                      ; 213 (213)   ; 192 (192)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 24 (24)           ; 168 (168)        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                      ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                               ; 75 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 38 (0)            ; 35 (0)           ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                               ; altera_avalon_st_handshake_clock_crosser     ; c4e_dvp_core ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 75 (71)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 38 (37)           ; 35 (32)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser               ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                   ; 95 (0)      ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 87 (0)            ; 7 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                   ; altera_avalon_st_handshake_clock_crosser     ; c4e_dvp_core ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                        ; 95 (91)     ; 94 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 87 (85)           ; 7 (5)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                          ; altera_avalon_st_clock_crosser               ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer     ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer     ; altera_std_synchronizer_nocut                ; c4e_dvp_core ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                 ; 263 (0)     ; 111 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (0)      ; 23 (0)            ; 88 (0)           ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                 ; altera_merlin_burst_adapter                  ; c4e_dvp_core ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 263 (263)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (152)    ; 23 (23)           ; 88 (88)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                 ; altera_merlin_burst_adapter_13_1             ; c4e_dvp_core ;
;          |altera_merlin_master_agent:cam_m1_agent|                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_m1_agent                                                                                                            ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent|                           ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avmm_bridge_avm_agent                                                                                           ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_agent:vga_m1_agent|                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                            ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_master_translator:cam_m1_translator|                                  ; 38 (38)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 31 (31)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator                                                                                                  ; altera_merlin_master_translator              ; c4e_dvp_core ;
;          |altera_merlin_master_translator:vga_m1_translator|                                  ; 68 (68)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 39 (39)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                  ; altera_merlin_master_translator              ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:peripheral_bridge_s0_agent|                               ; 6 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                               ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                 ; altera_merlin_burst_uncompressor             ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                           ; 49 (5)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (5)       ; 0 (0)             ; 16 (0)           ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                           ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 44 (44)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 16 (16)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                             ; altera_merlin_burst_uncompressor             ; c4e_dvp_core ;
;          |altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|                      ; 17 (17)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter                                                                                      ; altera_merlin_traffic_limiter                ; c4e_dvp_core ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                             ; 73 (73)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 55 (55)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                             ; altera_merlin_width_adapter                  ; c4e_dvp_core ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                             ; 51 (51)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 32 (32)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                             ; altera_merlin_width_adapter                  ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux|                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                 ; c4e_dvp_core_mm_interconnect_0_cmd_demux     ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                             ; 141 (132)   ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (72)      ; 0 (0)             ; 63 (59)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                             ; c4e_dvp_core_mm_interconnect_0_cmd_mux_001   ; c4e_dvp_core ;
;             |altera_merlin_arbitrator:arb|                                                    ; 10 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (3)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                ; altera_merlin_arbitrator                     ; c4e_dvp_core ;
;                |altera_merlin_arb_adder:adder|                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                  ; altera_merlin_arb_adder                      ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_router:router|                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router:router                                                                                                       ; c4e_dvp_core_mm_interconnect_0_router        ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_router_004:router_004|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_router_004:router_004                                                                                               ; c4e_dvp_core_mm_interconnect_0_router_004    ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                         ; c4e_dvp_core_mm_interconnect_0_rsp_demux_001 ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux|                                     ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 24 (24)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                     ; c4e_dvp_core_mm_interconnect_0_rsp_mux       ; c4e_dvp_core ;
;       |c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|                                      ; 196 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 1 (0)             ; 138 (0)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1                                                                                                                                                    ; c4e_dvp_core_mm_interconnect_1               ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo|                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cam_s1_agent_rsp_fifo                                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                        ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                           ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                           ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo                                                                                                       ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;          |altera_merlin_master_agent:peripheral_bridge_m0_agent|                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                              ; altera_merlin_master_agent                   ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;          |altera_merlin_slave_agent:vga_csr_agent|                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_csr_agent                                                                                                            ; altera_merlin_slave_agent                    ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:cam_s1_translator|                                   ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cam_s1_translator                                                                                                   ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:led_s1_translator|                                   ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                   ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                      ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                      ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_slave_translator:vga_csr_translator|                                  ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator                                                                                                  ; altera_merlin_slave_translator               ; c4e_dvp_core ;
;          |altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|                         ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 7 (7)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                         ; altera_merlin_traffic_limiter                ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux|                                 ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                 ; c4e_dvp_core_mm_interconnect_1_cmd_demux     ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_router:router|                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_router:router                                                                                                       ; c4e_dvp_core_mm_interconnect_1_router        ; c4e_dvp_core ;
;          |c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux|                                     ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 34 (34)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|c4e_dvp_core_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                     ; c4e_dvp_core_mm_interconnect_1_rsp_mux       ; c4e_dvp_core ;
;       |c4e_dvp_core_sdram:sdram|                                                              ; 350 (244)   ; 213 (123)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (134)    ; 73 (9)            ; 140 (93)         ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram                                                                                                                                                                            ; c4e_dvp_core_sdram                           ; c4e_dvp_core ;
;          |c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|    ; 117 (117)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 64 (64)           ; 50 (50)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module                                                                                            ; c4e_dvp_core_sdram_input_efifo_module        ; c4e_dvp_core ;
;       |c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|                                  ; 532 (0)     ; 258 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (0)      ; 42 (0)            ; 218 (0)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge                                                                                                                                                ; c4e_dvp_core_uart_to_avmm_bridge             ; c4e_dvp_core ;
;          |altera_avalon_packets_to_master:packets_to_master_0|                                ; 344 (0)     ; 149 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (0)      ; 20 (0)            ; 133 (0)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0                                                                                            ; altera_avalon_packets_to_master              ; c4e_dvp_core ;
;             |packets_to_master:p2m|                                                           ; 344 (344)   ; 149 (149)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 191 (191)    ; 20 (20)           ; 133 (133)        ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m                                                                      ; packets_to_master                            ; c4e_dvp_core ;
;          |altera_avalon_sc_fifo:sc_fifo_0|                                                    ; 41 (41)     ; 20 (20)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 20 (20)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0                                                                                                                ; altera_avalon_sc_fifo                        ; c4e_dvp_core ;
;             |altsyncram:mem_rtl_0|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_atg1:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated                                                            ; altsyncram_atg1                              ; work         ;
;          |altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|                            ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 6 (6)             ; 6 (6)            ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0                                                                                        ; altera_avalon_st_bytes_to_packets            ; c4e_dvp_core ;
;          |altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|                            ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0                                                                                        ; altera_avalon_st_packets_to_bytes            ; c4e_dvp_core ;
;          |uart_to_bytes:uart_to_bytes_0|                                                      ; 96 (0)      ; 62 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 16 (0)            ; 46 (0)           ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0                                                                                                                  ; uart_to_bytes                                ; c4e_dvp_core ;
;             |uart_phy_rxd:u_rxd|                                                              ; 63 (63)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 16 (16)           ; 20 (20)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd                                                                                               ; uart_phy_rxd                                 ; c4e_dvp_core ;
;             |uart_phy_txd:u_txd|                                                              ; 33 (33)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 26 (26)          ; |dvp_capture_top|c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd                                                                                               ; uart_phy_txd                                 ; c4e_dvp_core ;
;       |peridot_cam:cam|                                                                       ; 423 (7)     ; 306 (5)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (2)       ; 116 (3)           ; 223 (1)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam                                                                                                                                                                                     ; peridot_cam                                  ; c4e_dvp_core ;
;          |dcfifo_mixed_widths:u_fifo|                                                         ; 163 (0)     ; 136 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 59 (0)            ; 78 (0)           ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo                                                                                                                                                          ; dcfifo_mixed_widths                          ; work         ;
;             |dcfifo_puh1:auto_generated|                                                      ; 163 (51)    ; 136 (35)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (14)      ; 59 (27)           ; 78 (6)           ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated                                                                                                                               ; dcfifo_puh1                                  ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                               ; a_gray2bin_7ib                               ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                               ; a_gray2bin_7ib                               ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                  ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                   ; a_graycounter_1lc                            ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                  ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 20 (20)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                   ; a_graycounter_677                            ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|                                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                    ; alt_synch_pipe_9pl                           ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe16                                                                              ; dffpipe_qe9                                  ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|                                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                    ; alt_synch_pipe_apl                           ; work         ;
;                   |dffpipe_re9:dffpipe19|                                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe19                                                                              ; dffpipe_re9                                  ; work         ;
;                |altsyncram_md11:fifo_ram|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram                                                                                                      ; altsyncram_md11                              ; work         ;
;                |cmpr_o76:rdempty_eq_comp|                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                      ; cmpr_o76                                     ; work         ;
;                |cmpr_o76:rdfull_eq_comp|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                       ; cmpr_o76                                     ; work         ;
;                |cmpr_o76:wrfull_eq_comp|                                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                       ; cmpr_o76                                     ; work         ;
;                |cntr_64e:cntr_b|                                                              ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|cntr_64e:cntr_b                                                                                                               ; cntr_64e                                     ; work         ;
;                |dffpipe_3dc:rdaclr|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr                                                                                                            ; dffpipe_3dc                                  ; work         ;
;                |dffpipe_3dc:wraclr|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr                                                                                                            ; dffpipe_3dc                                  ; work         ;
;                |dffpipe_8d9:rdfull_reg|                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                        ; dffpipe_8d9                                  ; work         ;
;                |dffpipe_pe9:rs_brp|                                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_brp                                                                                                            ; dffpipe_pe9                                  ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                            ; dffpipe_pe9                                  ; work         ;
;          |peridot_cam_avm:u_avm|                                                              ; 64 (64)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 47 (47)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm                                                                                                                                                               ; peridot_cam_avm                              ; c4e_dvp_core ;
;          |peridot_cam_avs:u_csr|                                                              ; 190 (95)    ; 118 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (9)       ; 54 (47)           ; 97 (39)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr                                                                                                                                                               ; peridot_cam_avs                              ; c4e_dvp_core ;
;             |peridot_cam_sccb:u_sccb|                                                         ; 95 (95)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 7 (7)             ; 58 (58)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb                                                                                                                                       ; peridot_cam_sccb                             ; c4e_dvp_core ;
;       |peridot_vga:vga|                                                                       ; 613 (2)     ; 378 (2)                   ; 0 (0)         ; 16384       ; 2    ; 4            ; 4       ; 0         ; 0    ; 0            ; 204 (0)      ; 101 (0)           ; 308 (2)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga                                                                                                                                                                                     ; peridot_vga                                  ; c4e_dvp_core ;
;          |hdmi_tx:\gen_ser:u_ser|                                                             ; 278 (0)     ; 157 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (0)      ; 22 (0)            ; 135 (0)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser                                                                                                                                                              ; hdmi_tx                                      ; c4e_dvp_core ;
;             |hdmi_tx_pdiff_submodule:u_ser|                                                   ; 82 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 68 (68)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser                                                                                                                                ; hdmi_tx_pdiff_submodule                      ; c4e_dvp_core ;
;                |altddio_out:u_ddo_n|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n                                                                                                            ; altddio_out                                  ; work         ;
;                   |ddio_out_u6j:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated                                                                                ; ddio_out_u6j                                 ; work         ;
;                |altddio_out:u_ddo_p|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p                                                                                                            ; altddio_out                                  ; work         ;
;                   |ddio_out_s9j:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated                                                                                ; ddio_out_s9j                                 ; work         ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|                                     ; 80 (80)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 4 (4)             ; 35 (35)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|                                     ; 73 (73)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 2 (2)             ; 31 (31)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;             |hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|                                     ; 73 (73)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 2 (2)             ; 31 (31)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u                                                                                                                  ; hdmi_tx_tmds_encoder_submodule               ; c4e_dvp_core ;
;          |peridot_vga_avm:u_avm|                                                              ; 194 (126)   ; 144 (119)                 ; 0 (0)         ; 16384       ; 2    ; 4            ; 4       ; 0         ; 0    ; 0            ; 50 (7)       ; 41 (28)           ; 103 (91)         ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm                                                                                                                                                               ; peridot_vga_avm                              ; c4e_dvp_core ;
;             |altsyncram:u_mem|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem                                                                                                                                              ; altsyncram                                   ; work         ;
;                |altsyncram_tko3:auto_generated|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated                                                                                                               ; altsyncram_tko3                              ; work         ;
;             |peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|                                       ; 68 (68)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 4       ; 0         ; 0    ; 0            ; 43 (43)      ; 13 (13)           ; 12 (12)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb                                                                                                                     ; peridot_vga_yvu2rgb                          ; c4e_dvp_core ;
;                |lpm_mult:mul_b_u|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u                                                                                                    ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated                                                                            ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_g_u|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u                                                                                                    ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated                                                                            ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_g_v|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v                                                                                                    ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated                                                                            ; mult_95o                                     ; work         ;
;                |lpm_mult:mul_r_v|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v                                                                                                    ; lpm_mult                                     ; work         ;
;                   |mult_95o:auto_generated|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated                                                                            ; mult_95o                                     ; work         ;
;          |peridot_vga_csr:u_csr|                                                              ; 86 (86)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 36 (36)           ; 42 (42)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr                                                                                                                                                               ; peridot_vga_csr                              ; c4e_dvp_core ;
;          |video_syncgen:u_sync|                                                               ; 56 (56)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 2 (2)             ; 29 (29)          ; |dvp_capture_top|c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync                                                                                                                                                                ; video_syncgen                                ; c4e_dvp_core ;
;    |syspll:u0|                                                                                ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |dvp_capture_top|syspll:u0                                                                                                                                                                                                           ; syspll                                       ; work         ;
;       |altpll:altpll_component|                                                               ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |dvp_capture_top|syspll:u0|altpll:altpll_component                                                                                                                                                                                   ; altpll                                       ; work         ;
;          |syspll_altpll:auto_generated|                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                      ; syspll_altpll                                ; work         ;
;    |vgapll:u1|                                                                                ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |dvp_capture_top|vgapll:u1                                                                                                                                                                                                           ; vgapll                                       ; work         ;
;       |altpll:altpll_component|                                                               ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |dvp_capture_top|vgapll:u1|altpll:altpll_component                                                                                                                                                                                   ; altpll                                       ; work         ;
;          |vgapll_altpll:auto_generated|                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |dvp_capture_top|vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated                                                                                                                                                      ; vgapll_altpll                                ; work         ;
+-----------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                         ;
+----------------+----------+---------------+---------------+-----------------------+------------+------------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO        ; TCOE       ;
+----------------+----------+---------------+---------------+-----------------------+------------+------------+
; EPCS_CSO_N     ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; EPCS_DCLK      ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; EPCS_ASDO      ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; EPCS_DATA0     ; Input    ; --            ; --            ; --                    ; --         ; --         ;
; SD_DAT3        ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SD_CLK         ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SD_CMD         ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SD_DAT0        ; Input    ; --            ; --            ; --                    ; --         ; --         ;
; SD_PWR_N       ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SW_CD_N        ; Input    ; --            ; --            ; --                    ; --         ; --         ;
; SDRCLK_OUT     ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SDR_CKE        ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SDR_CS_N       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_RAS_N      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_CAS_N      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_WE_N       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_A[0]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[1]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[2]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[3]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[4]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[5]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[6]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[7]       ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[8]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_A[9]       ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_A[10]      ; Output   ; --            ; --            ; --                    ; (1) 458 ps ; --         ;
; SDR_A[11]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_A[12]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_BA[0]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_BA[1]      ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_DQM[0]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; SDR_DQM[1]     ; Output   ; --            ; --            ; --                    ; (1) 437 ps ; --         ;
; DVP_XCLK       ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; TMDS_DATA[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_DATA[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_DATA[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_DATA_N[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_DATA_N[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_DATA_N[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_CLOCK     ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; TMDS_CLOCK_N   ; Output   ; --            ; --            ; --                    ; (0) 0 ps   ; --         ;
; WSLED          ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; USER_LED[0]    ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; USER_LED[1]    ; Output   ; --            ; --            ; --                    ; --         ; --         ;
; SDR_DQ[0]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[1]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[2]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[3]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[4]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[5]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[6]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[7]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[8]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[9]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[10]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[11]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[12]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[13]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[14]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; SDR_DQ[15]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (1) 437 ps ; (1) 367 ps ;
; DVP_SCCB_C     ; Bidir    ; --            ; --            ; --                    ; --         ; --         ;
; DVP_SCCB_D     ; Bidir    ; --            ; --            ; --                    ; --         ; --         ;
; GROVE1_D[0]    ; Bidir    ; --            ; --            ; --                    ; --         ; --         ;
; GROVE1_D[1]    ; Bidir    ; --            ; --            ; --                    ; --         ; --         ;
; GROVE2_D[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --         ; --         ;
; GROVE2_D[1]    ; Bidir    ; --            ; --            ; --                    ; --         ; --         ;
; RESET_N        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --         ; --         ;
; CLOCK_50       ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --         ;
; DVP_PCLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --         ; --         ;
; DVP_VSYNC      ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_HREF       ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[0]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[1]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[2]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[3]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[4]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[5]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[6]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
; DVP_DATA[7]    ; Input    ; --            ; --            ; (0) 0 ps              ; --         ; --         ;
+----------------+----------+---------------+---------------+-----------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; EPCS_DATA0                                                                                                                                  ;                   ;         ;
; SD_DAT0                                                                                                                                     ;                   ;         ;
; SW_CD_N                                                                                                                                     ;                   ;         ;
; SDR_DQ[0]                                                                                                                                   ;                   ;         ;
; SDR_DQ[1]                                                                                                                                   ;                   ;         ;
; SDR_DQ[2]                                                                                                                                   ;                   ;         ;
; SDR_DQ[3]                                                                                                                                   ;                   ;         ;
; SDR_DQ[4]                                                                                                                                   ;                   ;         ;
; SDR_DQ[5]                                                                                                                                   ;                   ;         ;
; SDR_DQ[6]                                                                                                                                   ;                   ;         ;
; SDR_DQ[7]                                                                                                                                   ;                   ;         ;
; SDR_DQ[8]                                                                                                                                   ;                   ;         ;
; SDR_DQ[9]                                                                                                                                   ;                   ;         ;
; SDR_DQ[10]                                                                                                                                  ;                   ;         ;
; SDR_DQ[11]                                                                                                                                  ;                   ;         ;
; SDR_DQ[12]                                                                                                                                  ;                   ;         ;
; SDR_DQ[13]                                                                                                                                  ;                   ;         ;
; SDR_DQ[14]                                                                                                                                  ;                   ;         ;
; SDR_DQ[15]                                                                                                                                  ;                   ;         ;
; DVP_SCCB_C                                                                                                                                  ;                   ;         ;
; DVP_SCCB_D                                                                                                                                  ;                   ;         ;
; GROVE1_D[0]                                                                                                                                 ;                   ;         ;
; GROVE1_D[1]                                                                                                                                 ;                   ;         ;
; GROVE2_D[0]                                                                                                                                 ;                   ;         ;
;      - c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|rxdin_reg[0]~0 ; 0                 ; 6       ;
; GROVE2_D[1]                                                                                                                                 ;                   ;         ;
; RESET_N                                                                                                                                     ;                   ;         ;
;      - vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll_lock_sync                                                         ; 0                 ; 6       ;
;      - syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync                                                         ; 0                 ; 6       ;
;      - vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1                                                                  ; 0                 ; 6       ;
;      - syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1                                                                  ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                    ;                   ;         ;
; DVP_PCLK                                                                                                                                    ;                   ;         ;
;      - DVP_PCLK~inputclkctrl                                                                                                                ; 0                 ; 0       ;
; DVP_VSYNC                                                                                                                                   ;                   ;         ;
; DVP_HREF                                                                                                                                    ;                   ;         ;
; DVP_DATA[0]                                                                                                                                 ;                   ;         ;
; DVP_DATA[1]                                                                                                                                 ;                   ;         ;
; DVP_DATA[2]                                                                                                                                 ;                   ;         ;
; DVP_DATA[3]                                                                                                                                 ;                   ;         ;
; DVP_DATA[4]                                                                                                                                 ;                   ;         ;
; DVP_DATA[5]                                                                                                                                 ;                   ;         ;
; DVP_DATA[6]                                                                                                                                 ;                   ;         ;
; DVP_DATA[7]                                                                                                                                 ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                   ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                               ; PIN_23                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                               ; PIN_23                 ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; DVP_PCLK                                                                                                                                                                                                                               ; PIN_53                 ; 79      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; RESET_N                                                                                                                                                                                                                                ; PIN_34                 ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[2]                                                                                                                                                               ; FF_X10_Y10_N7          ; 79      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                                                                                               ; FF_X13_Y4_N3           ; 57      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_waitrequest~0                                                                                                                                                            ; LCCOMB_X7_Y9_N30       ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wait_rise                                                                                                                                                                    ; LCCOMB_X7_Y9_N10       ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; FF_X31_Y13_N31         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; FF_X31_Y13_N31         ; 922     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                          ; FF_X3_Y5_N25           ; 65      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; FF_X6_Y7_N25           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; FF_X6_Y7_N25           ; 515     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_led:led|always0~1                                                                                                                                                                                         ; LCCOMB_X8_Y8_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|always0~0                                                                                                 ; LCCOMB_X12_Y9_N0       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]~1                                                                                               ; LCCOMB_X12_Y9_N10      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                  ; LCCOMB_X24_Y15_N8      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~168                                                                                                               ; LCCOMB_X18_Y16_N14     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~169                                                                                                               ; LCCOMB_X18_Y16_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~170                                                                                                               ; LCCOMB_X18_Y16_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~171                                                                                                               ; LCCOMB_X18_Y16_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~172                                                                                                               ; LCCOMB_X18_Y16_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~173                                                                                                               ; LCCOMB_X18_Y16_N8      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~174                                                                                                               ; LCCOMB_X18_Y16_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~175                                                                                                               ; LCCOMB_X18_Y16_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                 ; LCCOMB_X23_Y15_N12     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                               ; LCCOMB_X21_Y14_N30     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                               ; LCCOMB_X21_Y14_N10     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                               ; LCCOMB_X21_Y14_N12     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                               ; LCCOMB_X21_Y14_N18     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                               ; LCCOMB_X21_Y14_N24     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                               ; LCCOMB_X21_Y14_N14     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                               ; LCCOMB_X21_Y14_N16     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ; FF_X24_Y13_N3          ; 3       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; FF_X21_Y14_N9          ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~2                                                                                                           ; LCCOMB_X21_Y13_N2      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|read~0                                                                                                                  ; LCCOMB_X24_Y15_N14     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                            ; LCCOMB_X12_Y9_N24      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                              ; LCCOMB_X21_Y9_N24      ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd ; LCCOMB_X25_Y8_N10      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                  ; LCCOMB_X24_Y9_N18      ; 82      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|address_register[16]~41                                                                                             ; LCCOMB_X23_Y6_N26      ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_m1_translator|always4~0                                                                                                           ; LCCOMB_X24_Y7_N30      ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]~41                                                                                             ; LCCOMB_X25_Y9_N10      ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|always4~0                                                                                                           ; LCCOMB_X29_Y9_N14      ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~16                                               ; LCCOMB_X19_Y15_N30     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~8                                                             ; LCCOMB_X23_Y15_N10     ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                     ; LCCOMB_X24_Y15_N26     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|pending_response_count[3]~10                                                                            ; LCCOMB_X21_Y11_N0      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avmm_bridge_avm_limiter|save_dest_id~1                                                                                          ; LCCOMB_X21_Y9_N22      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]~0                                                                                               ; LCCOMB_X25_Y8_N30      ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                        ; FF_X25_Y8_N25          ; 89      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                             ; LCCOMB_X24_Y8_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|c4e_dvp_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                 ; LCCOMB_X21_Y7_N2       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|save_dest_id~1                                                                                             ; LCCOMB_X7_Y10_N6       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|Selector27~6                                                                                                                                                                                  ; LCCOMB_X31_Y13_N2      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|Selector34~4                                                                                                                                                                                  ; LCCOMB_X30_Y14_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|Selector92~1                                                                                                                                                                                  ; LCCOMB_X29_Y13_N22     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|WideOr16~0                                                                                                                                                                                    ; LCCOMB_X30_Y13_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_rnw~4                                                                                                                                                                                  ; LCCOMB_X31_Y13_N28     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[42]~0                                                                                                 ; LCCOMB_X28_Y13_N20     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_1[42]~0                                                                                                 ; LCCOMB_X28_Y13_N18     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000000010                                                                                                                                                                             ; FF_X29_Y13_N27         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.000010000                                                                                                                                                                             ; FF_X31_Y14_N19         ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|m_state.001000000                                                                                                                                                                             ; FF_X29_Y14_N27         ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe                                                                                                                                                                                            ; DDIOOECELL_X7_Y24_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                               ; DDIOOECELL_X7_Y24_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                              ; DDIOOECELL_X21_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                              ; DDIOOECELL_X13_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                              ; DDIOOECELL_X13_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                              ; DDIOOECELL_X5_Y0_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                              ; DDIOOECELL_X1_Y0_N19   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                              ; DDIOOECELL_X1_Y0_N26   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                               ; DDIOOECELL_X11_Y24_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                               ; DDIOOECELL_X13_Y24_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                               ; DDIOOECELL_X13_Y24_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                               ; DDIOOECELL_X16_Y24_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                               ; DDIOOECELL_X16_Y24_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                               ; DDIOOECELL_X18_Y24_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                               ; DDIOOECELL_X23_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                               ; DDIOOECELL_X23_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[12]~11                                                                          ; LCCOMB_X22_Y9_N14      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[18]~8                                                                           ; LCCOMB_X22_Y9_N10      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[28]~13                                                                          ; LCCOMB_X22_Y8_N14      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|address[7]~15                                                                           ; LCCOMB_X19_Y9_N22      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|always1~0                                                                               ; LCCOMB_X19_Y10_N4      ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[11]~20                                                                          ; LCCOMB_X19_Y12_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|counter[4]~18                                                                           ; LCCOMB_X19_Y12_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|current_byte[0]~1                                                                       ; LCCOMB_X17_Y9_N8       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data[0]~11                                                                          ; LCCOMB_X17_Y11_N12     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|out_data~3                                                                              ; LCCOMB_X19_Y13_N12     ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.READ_SEND_WAIT                                                                    ; FF_X19_Y11_N17         ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|state.WRITE_WAIT                                                                        ; FF_X19_Y11_N27         ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|unshifted_byteenable[0]~1                                                               ; LCCOMB_X16_Y9_N28      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[0]~2                                                                          ; LCCOMB_X18_Y12_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[16]~4                                                                         ; LCCOMB_X18_Y12_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[25]~1                                                                         ; LCCOMB_X21_Y11_N26     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_packets_to_master:packets_to_master_0|packets_to_master:p2m|writedata[8]~3                                                                          ; LCCOMB_X21_Y10_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|internal_out_ready                                                                                                                ; LCCOMB_X26_Y4_N10      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|write                                                                                                                             ; LCCOMB_X26_Y4_N16      ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|always2~0                                                                                                 ; LCCOMB_X26_Y4_N8       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_bytes_to_packets:st_bytes_to_packets_0|out_channel[7]~2                                                                                          ; LCCOMB_X24_Y4_N14      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_st_packets_to_bytes:st_packets_to_bytes_0|in_ready~1                                                                                                ; LCCOMB_X22_Y10_N2      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|always0~0                                                                                                        ; LCCOMB_X30_Y4_N30      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|divcount_reg[7]~2                                                                                                ; LCCOMB_X30_Y4_N6       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_rxd:u_rxd|shift_reg[0]~0                                                                                                   ; LCCOMB_X29_Y4_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|bitcount_reg~0                                                                                                   ; LCCOMB_X22_Y10_N8      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]~12                                                                                               ; LCCOMB_X23_Y10_N26     ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|uart_to_bytes:uart_to_bytes_0|uart_phy_txd:u_txd|divcount_reg[7]~15                                                                                               ; LCCOMB_X22_Y10_N16     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|_~0                                                                                                                                              ; LCCOMB_X14_Y8_N4       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                    ; FF_X16_Y7_N23          ; 74      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                                                                                    ; FF_X16_Y8_N9           ; 65      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|valid_rdreq~2                                                                                                                                    ; LCCOMB_X17_Y6_N16      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|valid_wrreq~3                                                                                                                                    ; LCCOMB_X14_Y8_N12      ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|Selector2~1                                                                                                                                                                      ; LCCOMB_X8_Y7_N18       ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|address_reg[23]~29                                                                                                                                                               ; LCCOMB_X6_Y7_N30       ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_BURSTWRITE                                                                                                                                                    ; FF_X8_Y7_N3            ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|avmstate_reg.STATE_LOOP                                                                                                                                                          ; FF_X8_Y7_N25           ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|datacount_reg[2]~9                                                                                                                                                               ; LCCOMB_X8_Y7_N16       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|always1~3                                                                                                                                                                        ; LCCOMB_X8_Y6_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capaddress_reg[23]~2                                                                                                                                                             ; LCCOMB_X9_Y4_N14       ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|capcyclenum_reg[15]~0                                                                                                                                                            ; LCCOMB_X8_Y6_N0        ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|fiforeset_reg                                                                                                                                                                    ; FF_X9_Y8_N13           ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|bitcount[5]~6                                                                                                                                            ; LCCOMB_X10_Y4_N24      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|cout_reg~2                                                                                                                                               ; LCCOMB_X9_Y4_N24       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|divcount[2]~11                                                                                                                                           ; LCCOMB_X14_Y2_N10      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|divcount[8]~12                                                                                                                                           ; LCCOMB_X9_Y4_N20       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_BIT                                                                                                                                      ; FF_X10_Y4_N21          ; 47      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|Equal0~0                                                                                                                                                                         ; LCCOMB_X13_Y14_N20     ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|Selector2~0                                                                                                                                                                      ; LCCOMB_X18_Y13_N8      ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|addr_reg[23]~16                                                                                                                                                                  ; LCCOMB_X13_Y14_N30     ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.DATA_READ                                                                                                                                                              ; FF_X13_Y13_N9          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacount[7]~29                                                                                                                                                                  ; LCCOMB_X13_Y13_N10     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|lineoffs_reg[27]~20                                                                                                                                                              ; LCCOMB_X13_Y14_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|uv_sel_reg                                                                                                                             ; FF_X17_Y16_N1          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[8]~1                                                                                                                                                           ; LCCOMB_X8_Y8_N14       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|process_1~0                                                                                                                                                                      ; LCCOMB_X8_Y8_N26       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|scanena_reg~0                                                                                                                                                                    ; LCCOMB_X8_Y8_N16       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]~16                                                                                                                                                           ; LCCOMB_X10_Y5_N0       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|pix_reset_sig                                                                                                                                                                                          ; LCCOMB_X11_Y13_N8      ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|Equal0~2                                                                                                                                                                          ; LCCOMB_X14_Y14_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|pixrequest~0                                                                                                                                                                      ; LCCOMB_X13_Y14_N26     ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                  ; LCCOMB_X3_Y5_N4        ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                        ; PLL_1                  ; 1480    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                        ; PLL_1                  ; 552     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                        ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                        ; PLL_2                  ; 204     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                        ; PLL_2                  ; 60      ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                        ; PLL_2                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                          ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                      ; PIN_23         ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; DVP_PCLK                                                                                                                                      ; PIN_53         ; 79      ; 3                                    ; Global Clock         ; GCLK5            ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X31_Y13_N31 ; 922     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X6_Y7_N25   ; 515     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0]                                                               ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                               ; PLL_1          ; 1480    ; 16                                   ; Global Clock         ; GCLK4            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]                                                               ; PLL_1          ; 552     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3]                                                               ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0]                                                               ; PLL_2          ; 204     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[1]                                                               ; PLL_2          ; 60      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; c4e_dvp_core:u2|c4e_dvp_core_uart_to_avmm_bridge:uart_to_avmm_bridge|altera_avalon_sc_fifo:sc_fifo_0|altsyncram:mem_rtl_0|altsyncram_atg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X27_Y4_N0                                              ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 8            ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X15_Y9_N0, M9K_X15_Y7_N0, M9K_X15_Y6_N0, M9K_X15_Y8_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 512                         ; 32                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X15_Y13_N0, M9K_X15_Y14_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 4           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                  ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_b_u|mult_95o:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y16_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_v|mult_95o:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_g_u|mult_95o:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y16_N1 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|peridot_vga_yvu2rgb:\gen_yuv422:u_yvu2rgb|lpm_mult:mul_r_v|mult_95o:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y17_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,539 / 32,401 ( 14 % ) ;
; C16 interconnects     ; 65 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 2,060 / 21,816 ( 9 % )  ;
; Direct links          ; 857 / 32,401 ( 3 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,814 / 10,320 ( 18 % ) ;
; R24 interconnects     ; 51 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 2,499 / 28,186 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.13) ; Number of LABs  (Total = 263) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 10                            ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 5                             ;
; 6                                           ; 5                             ;
; 7                                           ; 4                             ;
; 8                                           ; 2                             ;
; 9                                           ; 5                             ;
; 10                                          ; 5                             ;
; 11                                          ; 8                             ;
; 12                                          ; 10                            ;
; 13                                          ; 11                            ;
; 14                                          ; 18                            ;
; 15                                          ; 36                            ;
; 16                                          ; 129                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.35) ; Number of LABs  (Total = 263) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 163                           ;
; 1 Clock                            ; 217                           ;
; 1 Clock enable                     ; 98                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 17                            ;
; 2 Async. clears                    ; 26                            ;
; 2 Clock enables                    ; 56                            ;
; 2 Clocks                           ; 34                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.41) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 6                             ;
; 3                                            ; 4                             ;
; 4                                            ; 7                             ;
; 5                                            ; 0                             ;
; 6                                            ; 6                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 5                             ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 6                             ;
; 18                                           ; 7                             ;
; 19                                           ; 7                             ;
; 20                                           ; 21                            ;
; 21                                           ; 9                             ;
; 22                                           ; 13                            ;
; 23                                           ; 9                             ;
; 24                                           ; 18                            ;
; 25                                           ; 13                            ;
; 26                                           ; 10                            ;
; 27                                           ; 17                            ;
; 28                                           ; 16                            ;
; 29                                           ; 10                            ;
; 30                                           ; 10                            ;
; 31                                           ; 3                             ;
; 32                                           ; 31                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.70) ; Number of LABs  (Total = 263) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 16                            ;
; 2                                               ; 14                            ;
; 3                                               ; 15                            ;
; 4                                               ; 10                            ;
; 5                                               ; 19                            ;
; 6                                               ; 16                            ;
; 7                                               ; 19                            ;
; 8                                               ; 29                            ;
; 9                                               ; 17                            ;
; 10                                              ; 15                            ;
; 11                                              ; 12                            ;
; 12                                              ; 19                            ;
; 13                                              ; 8                             ;
; 14                                              ; 14                            ;
; 15                                              ; 17                            ;
; 16                                              ; 18                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.16) ; Number of LABs  (Total = 263) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 9                             ;
; 4                                            ; 9                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 7                             ;
; 8                                            ; 8                             ;
; 9                                            ; 7                             ;
; 10                                           ; 9                             ;
; 11                                           ; 12                            ;
; 12                                           ; 15                            ;
; 13                                           ; 15                            ;
; 14                                           ; 16                            ;
; 15                                           ; 10                            ;
; 16                                           ; 12                            ;
; 17                                           ; 13                            ;
; 18                                           ; 12                            ;
; 19                                           ; 14                            ;
; 20                                           ; 11                            ;
; 21                                           ; 10                            ;
; 22                                           ; 10                            ;
; 23                                           ; 4                             ;
; 24                                           ; 6                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 7                             ;
; 28                                           ; 1                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 6                             ;
; 32                                           ; 3                             ;
; 33                                           ; 2                             ;
; 34                                           ; 1                             ;
; 35                                           ; 1                             ;
; 36                                           ; 2                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 80           ; 55           ; 80           ; 0            ; 0            ; 84        ; 80           ; 0            ; 84        ; 84        ; 39           ; 0            ; 0            ; 13           ; 37           ; 39           ; 0            ; 37           ; 13           ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 84        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 4            ; 29           ; 4            ; 84           ; 84           ; 0         ; 4            ; 84           ; 0         ; 0         ; 45           ; 84           ; 84           ; 71           ; 47           ; 45           ; 84           ; 47           ; 71           ; 84           ; 74           ; 84           ; 84           ; 84           ; 84           ; 84           ; 84           ; 0         ; 84           ; 84           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; EPCS_CSO_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT0            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_PWR_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW_CD_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRCLK_OUT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_A[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_XCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA_N[0]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA_N[1]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_DATA_N[2]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TMDS_CLOCK_N       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WSLED              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USER_LED[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_SCCB_C         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_SCCB_D         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GROVE1_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GROVE1_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GROVE2_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GROVE2_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_PCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_VSYNC          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_HREF           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DVP_DATA[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND1      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND2      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND3      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESERVED_GND4      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; On            ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                       ;
+------------------------------------------------+------------------------------------------------+-------------------+
; Source Clock(s)                                ; Destination Clock(s)                           ; Delay Added in ns ;
+------------------------------------------------+------------------------------------------------+-------------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 16.5              ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.9               ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 2.2               ;
+------------------------------------------------+------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                                                                                              ; 0.603             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                                                                                             ; 0.593             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                                                                                             ; 0.592             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                                                                                              ; 0.483             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                                                                                              ; 0.483             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                                                                                             ; 0.471             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                                                                                             ; 0.471             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                                                                                             ; 0.470             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                                                                     ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                                                                                             ; 0.470             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                                                                                              ; 0.287             ;
; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]                                                                                                                      ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                                                                                              ; 0.287             ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[1]                                                                                                                                                   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a15~portb_address_reg0                                                                                       ; 0.237             ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|pixeladdr_reg[0]                                                                                                                                                   ; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|altsyncram:u_mem|altsyncram_tko3:auto_generated|ram_block1a15~portb_address_reg0                                                                                       ; 0.237             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                             ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a4~portb_address_reg0                                                                              ; 0.211             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][78]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][78]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][93]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][93]                                                                                                    ; 0.129             ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.111                                                                                                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_state.011                                                                                                                                                                         ; 0.117             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][95]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][95]                                                                                                    ; 0.116             ;
; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|state_reg.STATE_START                                                                                                                      ; c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avs:u_csr|peridot_cam_sccb:u_sccb|cout_reg                                                                                                                                       ; 0.109             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                   ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                                                                       ; 0.108             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                  ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                                                                      ; 0.108             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[9]                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0                                                                              ; 0.106             ;
; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|wrptr_g[6]                                                                                                                         ; c4e_dvp_core:u2|peridot_cam:cam|dcfifo_mixed_widths:u_fifo|dcfifo_puh1:auto_generated|altsyncram_md11:fifo_ram|ram_block11a6~porta_address_reg0                                                                              ; 0.106             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] ; 0.103             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ; 0.103             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ; 0.101             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ; 0.101             ;
; c4e_dvp_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                                                                           ; c4e_dvp_core:u2|peridot_vga:vga|hdmi_tx:\gen_ser:u_ser|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|c_reg[1]                                                                                                                  ; 0.099             ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[22]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_addr[4]                                                                                                                                                                      ; 0.063             ;
; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|c4e_dvp_core_sdram_input_efifo_module:the_c4e_dvp_core_sdram_input_efifo_module|entry_0[23]                                                                                     ; c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_addr[5]                                                                                                                                                                      ; 0.061             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[26]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[27]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][95]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][95]                                                                                                    ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[19]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[17]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[11]                                                                                                                                                  ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]                                                                                                                                            ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[9]                                                                                                                                                   ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]                                                                                                                                            ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[1]                                                                                                                                                   ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]                                                                                                                                              ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                                                                                                     ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[7]                                                                                                                                              ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[7]                                                                                                                                                     ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[6]                                                                                                                                              ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[6]                                                                                                                                                     ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[5]                                                                                                                                              ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[5]                                                                                                                                                     ; 0.057             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]                                                                                                                                              ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                                                                                                     ; 0.057             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][78]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][78]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][93]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][93]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][96]                                                                                                ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][96]                                                                                                    ; 0.056             ;
; c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                                                         ; c4e_dvp_core:u2|c4e_dvp_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                                                                       ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]                                                                                                                                                  ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[28]                                                                                                                                                  ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]                                                                                                                                                  ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[21]                                                                                                                                                  ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[20]                                                                                                                                                  ; 0.055             ;
; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18]                                                                                                                                           ; c4e_dvp_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                                                                                                  ; 0.055             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "dvp_capture"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
    Warning (15559): Can't achieve requested value -117.0 degrees for clock output syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] of parameter phase shift -- achieved value of -120.0 degrees File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -120 degrees (-3333 ps) for syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
Info (15535): Implemented PLL "vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 63, clock division of 25, and phase shift of 0 degrees (0 ps) for vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Warning (169133): Can't reserve pin RESERVED_GND1 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND2 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND3 -- pin name is an illegal or unsupported format
Warning (169133): Can't reserve pin RESERVED_GND4 -- pin name is an illegal or unsupported format
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 and the PLL syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 93
    Info (176120): The values of the parameter "M" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 63
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 3
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 5
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 12000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 19378
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 and PLL vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1 is 37037
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_puh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a* 
    Info (332165): Entity peridot_vga
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|cdb_reset_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_fstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_lstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_topaddr_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c4e_dvp_core/synthesis/submodules/peridot_cam.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -120.00 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[2]} {u0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[3]} {u0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 63 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.416     DVP_PCLK
    Info (332111):   10.000  sdram_clock
    Info (332111):   10.000 sdrclk_out_clock
    Info (332111):   10.000 u0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u0|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   40.000 u0|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   41.666 u0|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   39.682 u1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    7.936 u1|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176352): Promoted node DVP_PCLK~input  File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 71
    Info (176354): Promoted destinations to use location or clock signal Global Clock
Info (176342): Pin DVP_PCLK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 71
Info (176353): Automatically promoted node syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C3 of PLL_1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C0 of PLL_1) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node c4e_dvp_core:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_cs_n~0 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 212
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_cs_n~1 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 212
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|active_rnw~2 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 215
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[0] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 356
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[2] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 356
        Info (176357): Destination node c4e_dvp_core:u2|c4e_dvp_core_sdram:sdram|i_refs[1] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/c4e_dvp_core_sdram.v Line: 356
Info (176353): Automatically promoted node c4e_dvp_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[10] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[9] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_cam:cam|peridot_cam_avm:u_avm|address_reg[23]~29 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/paridot_cam_avm.v Line: 131
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[11] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[24] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[23] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[22] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[21] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[20] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176357): Destination node c4e_dvp_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_topaddr_reg[19] File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/c4e_dvp_core/synthesis/submodules/peridot_vga_avm.vhd Line: 135
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 26 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 51 register duplicates
Warning (15058): PLL "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
Warning (15064): PLL "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "SDRCLK_OUT~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
Warning (15064): PLL "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "DVP_XCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/syspll_altpll.v Line: 51
Warning (15055): PLL "vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 51
    Info (15024): Input port INCLK[0] of node "vgapll:u1|altpll:altpll_component|vgapll_altpll:auto_generated|pll1" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/db/vgapll_altpll.v Line: 51
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 4.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at 13 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 43
Warning (169177): 37 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at 28 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 49
    Info (169178): Pin SW_CD_N uses I/O standard 3.3-V LVTTL at 25 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 55
    Info (169178): Pin SDR_DQ[0] uses I/O standard 3.3-V LVTTL at 138 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[1] uses I/O standard 3.3-V LVTTL at 137 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[2] uses I/O standard 3.3-V LVTTL at 135 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[3] uses I/O standard 3.3-V LVTTL at 133 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[4] uses I/O standard 3.3-V LVTTL at 132 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[5] uses I/O standard 3.3-V LVTTL at 127 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[6] uses I/O standard 3.3-V LVTTL at 126 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[7] uses I/O standard 3.3-V LVTTL at 125 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[8] uses I/O standard 3.3-V LVTTL at 60 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[9] uses I/O standard 3.3-V LVTTL at 59 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[10] uses I/O standard 3.3-V LVTTL at 58 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[11] uses I/O standard 3.3-V LVTTL at 50 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[12] uses I/O standard 3.3-V LVTTL at 49 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[13] uses I/O standard 3.3-V LVTTL at 44 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[14] uses I/O standard 3.3-V LVTTL at 39 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin SDR_DQ[15] uses I/O standard 3.3-V LVTTL at 38 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 66
    Info (169178): Pin DVP_SCCB_C uses I/O standard 3.3-V LVTTL at 43 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 75
    Info (169178): Pin DVP_SCCB_D uses I/O standard 3.3-V LVTTL at 42 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 76
    Info (169178): Pin GROVE1_D[0] uses I/O standard 3.3-V LVTTL at 83 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 85
    Info (169178): Pin GROVE1_D[1] uses I/O standard 3.3-V LVTTL at 80 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 85
    Info (169178): Pin GROVE2_D[0] uses I/O standard 3.3-V LVTTL at 77 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
    Info (169178): Pin GROVE2_D[1] uses I/O standard 3.3-V LVTTL at 65 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at 34 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 37
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 36
    Info (169178): Pin DVP_PCLK uses I/O standard 3.3-V LVTTL at 53 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 71
    Info (169178): Pin DVP_VSYNC uses I/O standard 3.3-V LVTTL at 51 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 74
    Info (169178): Pin DVP_HREF uses I/O standard 3.3-V LVTTL at 46 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 73
    Info (169178): Pin DVP_DATA[0] uses I/O standard 3.3-V LVTTL at 84 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[1] uses I/O standard 3.3-V LVTTL at 85 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[2] uses I/O standard 3.3-V LVTTL at 86 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[3] uses I/O standard 3.3-V LVTTL at 87 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[4] uses I/O standard 3.3-V LVTTL at 98 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[5] uses I/O standard 3.3-V LVTTL at 115 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[6] uses I/O standard 3.3-V LVTTL at 128 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
    Info (169178): Pin DVP_DATA[7] uses I/O standard 3.3-V LVTTL at 136 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 72
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at 13 File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 43
Warning (169064): Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GROVE1_D[0] has a permanently disabled output enable File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 85
    Info (169065): Pin GROVE1_D[1] has a permanently disabled output enable File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 85
    Info (169065): Pin GROVE2_D[0] has a permanently disabled output enable File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
    Info (169065): Pin GROVE2_D[1] has a permanently enabled output enable File: C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/dvp_capture_top.v Line: 86
Info (144001): Generated suppressed messages file C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/output_files/dvp_capture.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 5565 megabytes
    Info: Processing ended: Mon Jan 02 21:15:15 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/PROJECT/PERIDOT/c72_ubshield/fpga/dvp_capture/output_files/dvp_capture.fit.smsg.


