# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 41
attribute \src "dut.sv:1.1-6.10"
module \pass_through
  attribute \src "dut.sv:2.18-2.21"
  wire width 64 input 1 \inp
  attribute \src "dut.sv:3.19-3.22"
  wire width 64 output 2 \out
  connect \out \inp
end
attribute \src "dut.sv:8.1-40.10"
module \unbased_unsized
  wire width 64 $auto$module.cpp:513:import_continuous_assign$37
  wire width 64 $auto$module.cpp:513:import_continuous_assign$39
  wire $auto$rtlil.cc:3011:Eq$11
  wire $auto$rtlil.cc:3011:Eq$14
  wire $auto$rtlil.cc:3011:Eq$17
  wire $auto$rtlil.cc:3011:Eq$2
  wire $auto$rtlil.cc:3011:Eq$20
  wire $auto$rtlil.cc:3011:Eq$23
  wire $auto$rtlil.cc:3011:Eq$26
  wire $auto$rtlil.cc:3011:Eq$29
  wire $auto$rtlil.cc:3011:Eq$32
  wire $auto$rtlil.cc:3011:Eq$35
  wire $auto$rtlil.cc:3011:Eq$5
  wire $auto$rtlil.cc:3011:Eq$8
  attribute \src "dut.sv:10.9-10.12"
  wire width 64 \o01
  attribute \src "dut.sv:10.14-10.17"
  wire width 64 \o02
  attribute \src "dut.sv:10.19-10.22"
  wire width 64 \o03
  attribute \src "dut.sv:10.24-10.27"
  wire width 64 \o04
  attribute \src "dut.sv:11.9-11.12"
  wire width 64 \o05
  attribute \src "dut.sv:11.14-11.17"
  wire width 64 \o06
  attribute \src "dut.sv:11.19-11.22"
  wire width 64 \o07
  attribute \src "dut.sv:11.24-11.27"
  wire width 64 \o08
  attribute \src "dut.sv:12.9-12.12"
  wire width 64 \o09
  attribute \src "dut.sv:12.14-12.17"
  wire width 64 \o10
  attribute \src "dut.sv:12.19-12.22"
  wire width 64 \o11
  attribute \src "dut.sv:12.24-12.27"
  wire width 64 \o12
  attribute \src "dut.sv:13.9-13.12"
  wire width 64 \o13
  attribute \src "dut.sv:13.14-13.17"
  wire width 64 \o14
  attribute \src "dut.sv:13.19-13.22"
  wire width 64 \o15
  attribute \src "dut.sv:13.24-13.27"
  wire width 64 \o16
  cell $eq $auto$expression.cpp:550:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o01
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3011:Eq$2
  end
  cell $eq $auto$expression.cpp:550:import_operation$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o04
    connect \B 64'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
    connect \Y $auto$rtlil.cc:3011:Eq$11
  end
  cell $eq $auto$expression.cpp:550:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o05
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3011:Eq$14
  end
  cell $eq $auto$expression.cpp:550:import_operation$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o06
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000111
    connect \Y $auto$rtlil.cc:3011:Eq$17
  end
  cell $eq $auto$expression.cpp:550:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o07
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000xxx
    connect \Y $auto$rtlil.cc:3011:Eq$20
  end
  cell $eq $auto$expression.cpp:550:import_operation$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o08
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000zzz
    connect \Y $auto$rtlil.cc:3011:Eq$23
  end
  cell $eq $auto$expression.cpp:550:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o09
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3011:Eq$26
  end
  cell $eq $auto$expression.cpp:550:import_operation$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o10
    connect \B 64'1111111111111111111111111111111111111111111111111111111111111111
    connect \Y $auto$rtlil.cc:3011:Eq$29
  end
  cell $eq $auto$expression.cpp:550:import_operation$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o11
    connect \B 64'----------------------------------------------------------------
    connect \Y $auto$rtlil.cc:3011:Eq$32
  end
  cell $eq $auto$expression.cpp:550:import_operation$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o12
    connect \B 64'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
    connect \Y $auto$rtlil.cc:3011:Eq$35
  end
  cell $eq $auto$expression.cpp:550:import_operation$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o02
    connect \B 64'1111111111111111111111111111111111111111111111111111111111111111
    connect \Y $auto$rtlil.cc:3011:Eq$5
  end
  cell $eq $auto$expression.cpp:550:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \o03
    connect \B 64'----------------------------------------------------------------
    connect \Y $auto$rtlil.cc:3011:Eq$8
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 64
    connect \A 3'x
    connect \Y $auto$module.cpp:513:import_continuous_assign$37
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 64
    connect \A 3'zzz
    connect \Y $auto$module.cpp:513:import_continuous_assign$39
  end
  attribute \src "dut.sv:30.9-30.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$12
    connect \A $auto$rtlil.cc:3011:Eq$11
    connect \EN 1'1
  end
  attribute \src "dut.sv:31.9-31.42"
  cell $assert $auto$process.cpp:3652:import_statement_comb$15
    connect \A $auto$rtlil.cc:3011:Eq$14
    connect \EN 1'1
  end
  attribute \src "dut.sv:32.9-32.42"
  cell $assert $auto$process.cpp:3652:import_statement_comb$18
    connect \A $auto$rtlil.cc:3011:Eq$17
    connect \EN 1'1
  end
  attribute \src "dut.sv:33.9-33.42"
  cell $assert $auto$process.cpp:3652:import_statement_comb$21
    connect \A $auto$rtlil.cc:3011:Eq$20
    connect \EN 1'1
  end
  attribute \src "dut.sv:34.9-34.42"
  cell $assert $auto$process.cpp:3652:import_statement_comb$24
    connect \A $auto$rtlil.cc:3011:Eq$23
    connect \EN 1'1
  end
  attribute \src "dut.sv:35.9-35.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$27
    connect \A $auto$rtlil.cc:3011:Eq$26
    connect \EN 1'1
  end
  attribute \src "dut.sv:27.9-27.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$3
    connect \A $auto$rtlil.cc:3011:Eq$2
    connect \EN 1'1
  end
  attribute \src "dut.sv:36.9-36.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$30
    connect \A $auto$rtlil.cc:3011:Eq$29
    connect \EN 1'1
  end
  attribute \src "dut.sv:37.9-37.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$33
    connect \A $auto$rtlil.cc:3011:Eq$32
    connect \EN 1'1
  end
  attribute \src "dut.sv:38.9-38.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$36
    connect \A $auto$rtlil.cc:3011:Eq$35
    connect \EN 1'1
  end
  attribute \src "dut.sv:28.9-28.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$6
    connect \A $auto$rtlil.cc:3011:Eq$5
    connect \EN 1'1
  end
  attribute \src "dut.sv:29.9-29.38"
  cell $assert $auto$process.cpp:3652:import_statement_comb$9
    connect \A $auto$rtlil.cc:3011:Eq$8
    connect \EN 1'1
  end
  cell \pass_through \pt09
    connect \inp 1'0
    connect \out \o09
  end
  cell \pass_through \pt10
    connect \inp 1'1
    connect \out \o10
  end
  cell \pass_through \pt11
    connect \inp 1'x
    connect \out \o11
  end
  cell \pass_through \pt12
    connect \inp 1'z
    connect \out \o12
  end
  attribute \src "dut.sv:26.5-39.8"
  process $proc$dut.sv:26$1
    sync always
  end
  connect \o01 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \o02 64'1111111111111111111111111111111111111111111111111111111111111111
  connect \o03 64'x
  connect \o04 64'zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
  connect \o05 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \o06 64'0000000000000000000000000000000000000000000000000000000000000001
  connect \o07 $auto$module.cpp:513:import_continuous_assign$37
  connect \o08 $auto$module.cpp:513:import_continuous_assign$39
end
