
synthesis -f "P3050FG_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 03 16:42:04 2024


Command Line:  synthesis -f P3050FG_impl1_lattice.synproj -gui -msgset C:/Firmware/P3050FG/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Firmware/P3050FG/impl1 (searchpath added)
-p C:/Firmware/P3050FG (searchpath added)
VHDL library = work
VHDL design file = C:/Firmware/P3050FG/DAQ_RAM.vhd
VHDL design file = C:/Firmware/P3050FG/DAQ_RAM.vhd
VHDL design file = C:/Firmware/P3050FG/Main.vhd
NGD file = P3050FG_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Firmware/P3050FG/impl1"  />
Analyzing VHDL file c:/firmware/p3050fg/daq_ram.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/daq_ram.vhd(14): " arg1="daq_ram" arg2="c:/firmware/p3050fg/daq_ram.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/daq_ram.vhd(28): " arg1="structure" arg2="c:/firmware/p3050fg/daq_ram.vhd" arg3="28"  />
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/firmware/p3050fg/daq_ram.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/daq_ram.vhd(14): " arg1="daq_ram" arg2="c:/firmware/p3050fg/daq_ram.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/daq_ram.vhd(28): " arg1="structure" arg2="c:/firmware/p3050fg/daq_ram.vhd" arg3="28"  />
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/firmware/p3050fg/main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(10): " arg1="main" arg2="c:/firmware/p3050fg/main.vhd" arg3="10"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(105): " arg1="behavior" arg2="c:/firmware/p3050fg/main.vhd" arg3="105"  />
    <postMsg mid="35921196" type="Warning" dynamic="1" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(130): " arg1="c:/firmware/p3050fg/main.vhd" arg2="130"  />
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
c:/firmware/p3050fg/main.vhd(10): executing main(behavior)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(85): " arg1="&apos;U&apos;" arg2="reset" arg3="c:/firmware/p3050fg/main.vhd" arg4="85"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(139): " arg1="cont_addr" arg2="c:/firmware/p3050fg/main.vhd" arg3="139"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(241): " arg1="c:/firmware/p3050fg/main.vhd" arg2="241"  />
Removed duplicate sequential element rd_ram1_addr(13 bit), because it is equivalent to RAM1_read.count

Removed duplicate sequential element rd_ram2_addr(13 bit), because it is equivalent to RAM2_read.count

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/firmware/p3050fg/main.vhd(102): " arg1="main" arg2="behavior" arg3="c:/firmware/p3050fg/main.vhd" arg4="102"  />
Top module name (VHDL): main
Last elaborated design is main(behavior)
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="W"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UPLOAD"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="EMPTY"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ACTIV"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="CK"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="W"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UPLOAD"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="EMPTY"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="ACTIV"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="UPLOAD" arg2="UPLOAD"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UPLOAD"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="EMPTY" arg2="EMPTY"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="EMPTY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ACTIV" arg2="ACTIV"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ACTIV"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
    608 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file P3050FG_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 248 of 7209 (3 % )
BB => 8
CCU2D => 113
DP8KC => 16
FD1P3AX => 142
FD1S3AX => 14
FD1S3IX => 92
GSR => 1
IB => 13
INV => 2
LUT4 => 157
OB => 40
PFUMX => 7
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CK1_c_derived_238, loads : 238
  Net : FCK_N_684, loads : 16
  Net : J_c, loads : 3
  Net : I_c, loads : 3
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : CK1_c_derived_238_enable_29, loads : 8
  Net : CK1_c_derived_238_enable_127, loads : 8
  Net : CK1_c_derived_238_enable_96, loads : 8
  Net : CK1_c_derived_238_enable_51, loads : 8
  Net : CK1_c_derived_238_enable_36, loads : 8
  Net : CK1_c_derived_238_enable_59, loads : 8
  Net : CK1_c_derived_238_enable_141, loads : 8
  Net : CK1_c_derived_238_enable_81, loads : 8
  Net : CK1_c_derived_238_enable_142, loads : 8
  Net : CK1_c_derived_238_enable_89, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1714, loads : 62
  Net : n1852, loads : 62
  Net : n2650, loads : 36
  Net : V_c_0, loads : 33
  Net : Clock_Divider_1.count_30__N_436, loads : 32
  Net : Clock_Divider_2.count_30__N_530, loads : 32
  Net : data_addr_3, loads : 31
  Net : data_addr_2, loads : 31
  Net : data_addr_1, loads : 31
  Net : cont_addr_c_0, loads : 23
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets J_c]                     |  200.000 MHz|  143.410 MHz|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets I_c]                     |  200.000 MHz|  143.410 MHz|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets FCK_N_684]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets CK1_c_derived_238]       |  200.000 MHz|   87.306 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 89.965  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.313  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial   "P3050FG_impl1.ngd" -o "P3050FG_impl1_map.ncd" -pr "P3050FG_impl1.prf" -mp "P3050FG_impl1.mrp" -lpf "C:/Firmware/P3050FG/impl1/P3050FG_impl1.lpf" -lpf "C:/Firmware/P3050FG/P3050FG.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: P3050FG_impl1.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 5.

Loading device for application baspr from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Firmware/P3050FG/P3050FG.lpf(47): Semantic error in &quot;IOBUF PORT &quot;UPLOAD&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="UPLOAD" arg2="C:/Firmware/P3050FG/P3050FG.lpf" arg3="47"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Firmware/P3050FG/P3050FG.lpf(48): Semantic error in &quot;IOBUF PORT &quot;ACTIV&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="ACTIV" arg2="C:/Firmware/P3050FG/P3050FG.lpf" arg3="48"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Firmware/P3050FG/P3050FG.lpf(49): Semantic error in &quot;IOBUF PORT &quot;EMPTY&quot; IO_TYPE=LVCMOS33 PULLMODE=UP ;&quot;: " arg1="EMPTY" arg2="C:/Firmware/P3050FG/P3050FG.lpf" arg3="49"  />
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UPLOAD"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="EMPTY"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ACTIV"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="UPLOAD"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="EMPTY"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ACTIV"  />



Design Summary:
   Number of registers:    248 out of  7209 (3%)
      PFU registers:          248 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       194 out of  3432 (6%)
      SLICEs as Logic/ROM:    194 out of  3432 (6%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        113 out of  3432 (3%)
   Number of LUT4s:        384 out of  6864 (6%)
      Number used as logic LUTs:        158
      Number used as distributed RAM:     0
      Number used as ripple logic:      226
      Number used as shift registers:     0
   Number of PIO sites used: 61 + 4(JTAG) out of 115 (57%)
   Number of block RAMs:  16 out of 26 (62%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net CK1_c_derived_238: 136 loads, 136 rising, 0 falling (Driver: CK1_I_0_2_lut_rep_36 )
     Net I_c: 7 loads, 0 rising, 7 falling (Driver: DIVCKA_507 )
     Net J_c: 7 loads, 0 rising, 7 falling (Driver: DIVCKB_509 )
     Net FCK_N_684: 16 loads, 16 rising, 0 falling (Driver: FCK_I_0_1_lut_2_lut )
   Number of Clock Enables:  18
     Net CK1_c_derived_238_enable_127: 5 loads, 5 LSLICEs
     Net CK1_c_derived_238_enable_96: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_66: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_36: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_21: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_142: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_43: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_141: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_14: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_29: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_51: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_59: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_73: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_81: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_89: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_104: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_112: 4 loads, 4 LSLICEs
     Net CK1_c_derived_238_enable_120: 4 loads, 4 LSLICEs
   Number of LSRs:  7
     Net Clock_Divider_1.count_30__N_436: 16 loads, 16 LSLICEs
     Net data_addr_15: 2 loads, 2 LSLICEs
     Net Clock_Divider_2.count_30__N_530: 16 loads, 16 LSLICEs
     Net n6265: 1 loads, 1 LSLICEs
     Net RAM1_read.count_12__N_604: 7 loads, 7 LSLICEs
     Net RAM2_read.count_12__N_647: 7 loads, 7 LSLICEs
     Net n4124: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n1714: 62 loads
     Net n1852: 62 loads
     Net n2650: 36 loads
     Net V_c_0: 33 loads
     Net data_addr_1: 31 loads
     Net data_addr_2: 31 loads
     Net data_addr_3: 31 loads
     Net cont_addr_c_0: 23 loads
     Net data_addr_31_N_274_24: 21 loads
     Net data_addr_31_N_274_25: 21 loads
 

   Number of warnings:  9
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Dumping design to file P3050FG_impl1_map.ncd.

ncd2vdb "P3050FG_impl1_map.ncd" ".vdbs/P3050FG_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "P3050FG_impl1.p2t" -f "P3050FG_impl1.p3t" -tf "P3050FG_impl1.pt" "P3050FG_impl1_map.ncd" "P3050FG_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "P3050FG_impl1_map.ncd"
Wed Jan 03 16:42:07 2024

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Firmware/P3050FG/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 P3050FG_impl1_map.ncd P3050FG_impl1.dir/5_1.ncd P3050FG_impl1.prf
Preference file: P3050FG_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file P3050FG_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   61+4(JTAG)/336     19% used
                  61+4(JTAG)/115     57% bonded

   SLICE            194/3432          5% used

   EBR               16/26           61% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 665
Number of Connections: 2040

Pin Constraint Summary:
   61 out of 61 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    CK1_c_derived_238 (driver: SLICE_237, clk load #: 136)
    FCK_N_684 (driver: SLICE_237, clk load #: 16)


The following 4 signals are selected to use the secondary clock routing resources:
    Clock_Divider_1.count_30__N_436 (driver: SLICE_3, clk load #: 0, sr load #: 16, ce load #: 0)
    Clock_Divider_2.count_30__N_530 (driver: SLICE_6, clk load #: 0, sr load #: 16, ce load #: 0)
    I_c (driver: SLICE_148, clk load #: 7, sr load #: 0, ce load #: 0)
    J_c (driver: SLICE_149, clk load #: 7, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..................
Placer score = 226271.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  219885
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "CK1_c_derived_238" from F0 on comp "SLICE_237" on site "R2C19A", clk load = 136
  PRIMARY "FCK_N_684" from F1 on comp "SLICE_237" on site "R2C19A", clk load = 16
  SECONDARY "Clock_Divider_1.count_30__N_436" from F0 on comp "SLICE_3" on site "R18C20A", clk load = 0, ce load = 0, sr load = 16
  SECONDARY "Clock_Divider_2.count_30__N_530" from F0 on comp "SLICE_6" on site "R22C20A", clk load = 0, ce load = 0, sr load = 16
  SECONDARY "I_c" from Q0 on comp "SLICE_148" on site "R21C20D", clk load = 7, ce load = 0, sr load = 0
  SECONDARY "J_c" from Q0 on comp "SLICE_149" on site "R14C18B", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   61 + 4(JTAG) out of 336 (19.3%) PIO sites used.
   61 + 4(JTAG) out of 115 (56.5%) bonded PIO sites used.
   Number of PIO comps: 61; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 9 / 28 ( 32%)  | 3.3V       | -         |
| 1        | 21 / 29 ( 72%) | 3.3V       | -         |
| 2        | 18 / 29 ( 62%) | 3.3V       | -         |
| 3        | 0 / 9 (  0%)   | 3.3V       | -         |
| 4        | 6 / 10 ( 60%)  | 3.3V       | -         |
| 5        | 7 / 10 ( 70%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file P3050FG_impl1.dir/5_1.ncd.

0 connections routed; 2040 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 16:42:13 01/03/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:42:13 01/03/24

Start NBR section for initial routing at 16:42:13 01/03/24
Level 1, iteration 1
11(0.00%) conflicts; 1563(76.62%) untouched conns; 10916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.676ns/-10.916ns; real time: 7 secs 
Level 2, iteration 1
8(0.00%) conflicts; 1519(74.46%) untouched conns; 10916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.676ns/-10.916ns; real time: 7 secs 
Level 3, iteration 1
4(0.00%) conflicts; 1120(54.90%) untouched conns; 12037 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.676ns/-12.037ns; real time: 7 secs 
Level 4, iteration 1
47(0.01%) conflicts; 0(0.00%) untouched conn; 12037 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.676ns/-12.037ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:42:14 01/03/24
Level 1, iteration 1
6(0.00%) conflicts; 60(2.94%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 
Level 2, iteration 1
0(0.00%) conflict; 60(2.94%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 
Level 3, iteration 1
0(0.00%) conflict; 60(2.94%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 
Level 4, iteration 1
21(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.580ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 16:42:14 01/03/24
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.071ns/0.000ns; real time: 8 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.270ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.270ns/0.000ns; real time: 9 secs 

Start NBR section for re-routing at 16:42:16 01/03/24
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 0.290ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at 16:42:16 01/03/24

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 0.580ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 9 secs 
Total REAL time: 9 secs 
Completely routed.
End of route.  2040 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file P3050FG_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 0.580
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.076
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 10 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "P3050FG_impl1.pt" -o "P3050FG_impl1.twr" "P3050FG_impl1.ncd" "P3050FG_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file p3050fg_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jan 03 16:42:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 6 nets, and 1686 connections (82.65% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jan 03 16:42:17 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8904 paths, 6 nets, and 1686 connections (82.65% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 71 MB


tmcheck -par "P3050FG_impl1.par" 

bitgen -f "P3050FG_impl1.t2b" -w "P3050FG_impl1.ncd"  -jedec "P3050FG_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file P3050FG_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from P3050FG_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "P3050FG_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 292 MB
