{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674554119522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674554119522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 10:55:19 2023 " "Processing started: Tue Jan 24 10:55:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674554119522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554119522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_fil -c top_level_fil " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554119522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674554120603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674554120603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-rtl " "Found design unit 1: fir-rtl" {  } { { "../fir/fir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133727 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../fir/fir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../fir/fir/altera_avalon_sc_fifo.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "../fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "../fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir " "Found design unit 1: auk_dspip_lib_pkg_hpfir" {  } { { "../fir/fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir " "Found design unit 1: auk_dspip_math_pkg_hpfir" {  } { { "../fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133756 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "../fir/fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "../fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "../fir/fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../fir/fir/dspba_library.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "../fir/fir/dspba_library_package.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133783 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133783 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/fir/fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133796 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_adapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_adapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_adapt-bev " "Found design unit 1: in_adapt-bev" {  } { { "../sources_adapt/in_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133796 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_adapt " "Found entity 1: in_adapt" {  } { { "../sources_adapt/in_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_conv-behav " "Found design unit 1: in_conv-behav" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133810 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_conv " "Found entity 1: in_conv" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_storing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/in_storing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_storing-behav " "Found design unit 1: in_storing-behav" {  } { { "../sources_adapt/in_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_storing.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133810 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_storing " "Found entity 1: in_storing" {  } { { "../sources_adapt/in_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_storing.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_adapt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_adapt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_adapt-bev " "Found design unit 1: out_adapt-bev" {  } { { "../sources_adapt/out_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133825 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_adapt " "Found entity 1: out_adapt" {  } { { "../sources_adapt/out_adapt.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_storing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_storing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_storing-bev " "Found design unit 1: out_storing-bev" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133825 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_storing " "Found entity 1: out_storing" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_stream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/out_stream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_stream-behav " "Found design unit 1: out_stream-behav" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_stream " "Found entity 1: out_stream" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo_out/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo_out/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_out-SYN " "Found design unit 1: fifo_out-SYN" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/sources_adapt/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bev " "Found design unit 1: top_level-bev" {  } { { "../sources_adapt/top_level.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133851 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../sources_adapt/top_level.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwclkmgr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwclkmgr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWClkMgr-rtl " "Found design unit 1: MWClkMgr-rtl" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133851 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWClkMgr " "Found entity 1: MWClkMgr" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/rgmiibridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/rgmiibridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgmiiBridge-rtl " "Found design unit 1: rgmiiBridge-rtl" {  } { { "../filsrc/rgmiiBridge.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/rgmiiBridge.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133865 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgmiiBridge " "Found entity 1: rgmiiBridge" {  } { { "../filsrc/rgmiiBridge.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/rgmiiBridge.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwrxmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwrxmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwrxmac-rtl " "Found design unit 1: mwrxmac-rtl" {  } { { "../filsrc/mwrxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwrxmac.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwrxmac " "Found entity 1: mwrxmac" {  } { { "../filsrc/mwrxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwrxmac.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwtxmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwtxmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwtxmac-rtl " "Found design unit 1: mwtxmac-rtl" {  } { { "../filsrc/mwtxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwtxmac.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwtxmac " "Found entity 1: mwtxmac" {  } { { "../filsrc/mwtxmac.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwtxmac.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpingram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpingram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwpingram-rtl " "Found design unit 1: mwpingram-rtl" {  } { { "../filsrc/mwpingram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwpingram " "Found entity 1: mwpingram" {  } { { "../filsrc/mwpingram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWMAC-rtl " "Found design unit 1: MWMAC-rtl" {  } { { "../filsrc/MWMAC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWMAC " "Found entity 1: MWMAC" {  } { { "../filsrc/MWMAC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWDPRAM-rtl " "Found design unit 1: MWDPRAM-rtl" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133893 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWDPRAM " "Found entity 1: MWDPRAM" {  } { { "../filsrc/MWDPRAM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filudpcrc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filudpcrc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILUDPCRC-rtl " "Found design unit 1: FILUDPCRC-rtl" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133893 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILUDPCRC " "Found entity 1: FILUDPCRC" {  } { { "../filsrc/FILUDPCRC.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktMUX-rtl " "Found design unit 1: FILPktMUX-rtl" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktMUX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktMUX " "Found entity 1: FILPktMUX" {  } { { "../filsrc/FILPktMUX.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktMUX.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcmdproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcmdproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCmdProc-rtl " "Found design unit 1: FILCmdProc-rtl" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCmdProc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCmdProc " "Found entity 1: FILCmdProc" {  } { { "../filsrc/FILCmdProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCmdProc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwasyncfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwasyncfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWAsyncFIFO-rtl " "Found design unit 1: MWAsyncFIFO-rtl" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWAsyncFIFO " "Found entity 1: MWAsyncFIFO" {  } { { "../filsrc/MWAsyncFIFO.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/fildataproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/fildataproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILDataProc-rtl " "Found design unit 1: FILDataProc-rtl" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILDataProc " "Found entity 1: FILDataProc" {  } { { "../filsrc/FILDataProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpktbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwpktbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWPKTBuffer-rtl " "Found design unit 1: MWPKTBuffer-rtl" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWPKTBuffer " "Found entity 1: MWPKTBuffer" {  } { { "../filsrc/MWPKTBuffer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwudppktbuilder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwudppktbuilder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWUDPPKTBuilder-rtl " "Found design unit 1: MWUDPPKTBuilder-rtl" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWUDPPKTBuilder " "Found entity 1: MWUDPPKTBuilder" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filpktproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILPktProc-rtl " "Found design unit 1: FILPktProc-rtl" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133934 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILPktProc " "Found entity 1: FILPktProc" {  } { { "../filsrc/FILPktProc.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcommlayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcommlayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCommLayer-rtl " "Found design unit 1: FILCommLayer-rtl" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCommLayer " "Found entity 1: FILCommLayer" {  } { { "../filsrc/FILCommLayer.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dpscram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dpscram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dpscram-rtl " "Found design unit 1: mwfil_dpscram-rtl" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dpscram.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dpscram " "Found entity 1: mwfil_dpscram" {  } { { "../filsrc/mwfil_dpscram.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dpscram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_udfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_udfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_udfifo-rtl " "Found design unit 1: mwfil_udfifo-rtl" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_udfifo " "Found entity 1: mwfil_udfifo" {  } { { "../filsrc/mwfil_udfifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_bus2dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_bus2dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_bus2dut-rtl " "Found design unit 1: mwfil_bus2dut-rtl" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_bus2dut.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_bus2dut " "Found entity 1: mwfil_bus2dut" {  } { { "../filsrc/mwfil_bus2dut.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_bus2dut.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chifcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chifcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chifcore-rtl " "Found design unit 1: mwfil_chifcore-rtl" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133961 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chifcore " "Found entity 1: mwfil_chifcore" {  } { { "../filsrc/mwfil_chifcore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_controller-rtl " "Found design unit 1: mwfil_controller-rtl" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133961 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_controller " "Found entity 1: mwfil_controller" {  } { { "../filsrc/mwfil_controller.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dut2bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_dut2bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_dut2bus-rtl " "Found design unit 1: mwfil_dut2bus-rtl" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dut2bus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_dut2bus " "Found entity 1: mwfil_dut2bus" {  } { { "../filsrc/mwfil_dut2bus.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_dut2bus.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_wrapper-rtl " "Found design unit 1: top_level_wrapper-rtl" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_wrapper " "Found entity 1: top_level_wrapper" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chiftop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwfil_chiftop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mwfil_chiftop-rtl " "Found design unit 1: mwfil_chiftop-rtl" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mwfil_chiftop " "Found entity 1: mwfil_chiftop" {  } { { "../filsrc/mwfil_chiftop.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/filcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FILCore-rtl " "Found design unit 1: FILCore-rtl" {  } { { "../filsrc/FILCore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""} { "Info" "ISGN_ENTITY_NAME" "1 FILCore " "Found entity 1: FILCore" {  } { { "../filsrc/FILCore.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmdioadv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mwmdioadv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWMdioAdv-rtl " "Found design unit 1: MWMdioAdv-rtl" {  } { { "../filsrc/MWMdioAdv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWMdioAdv " "Found entity 1: MWMdioAdv" {  } { { "../filsrc/MWMdioAdv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mdiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/mdiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDIOROM-rtl " "Found design unit 1: MDIOROM-rtl" {  } { { "../filsrc/MDIOROM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MDIOROM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDIOROM " "Found entity 1: MDIOROM" {  } { { "../filsrc/MDIOROM.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MDIOROM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554133989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554133989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_fil.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/test/documents/pfe/v1_adapter_fifo/fil_fir/filsrc/top_level_fil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_fil-rtl " "Found design unit 1: top_level_fil-rtl" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554134003 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_fil " "Found entity 1: top_level_fil" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554134003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554134003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_fil " "Elaborating entity \"top_level_fil\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674554134623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWClkMgr MWClkMgr:u_ClockManager " "Elaborating entity \"MWClkMgr\" for hierarchy \"MWClkMgr:u_ClockManager\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ClockManager" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554134664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborating entity \"altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "u_dcm" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554134968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Elaborated megafunction instantiation \"MWClkMgr:u_ClockManager\|altpll:u_dcm\"" {  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554134982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MWClkMgr:u_ClockManager\|altpll:u_dcm " "Instantiated megafunction \"MWClkMgr:u_ClockManager\|altpll:u_dcm\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_devcie_family NONE " "Parameter \"intended_devcie_family\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockmodule " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockmodule\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clenak0 PORT_UNUSED " "Parameter \"port_clenak0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554134982 ""}  } { { "../filsrc/MWClkMgr.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWClkMgr.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554134982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockmodule_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmodule_altpll " "Found entity 1: clockmodule_altpll" {  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554135133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554135133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmodule_altpll MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated " "Elaborating entity \"clockmodule_altpll\" for hierarchy \"MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in altddio_in:u_ALTDDIO_IN " "Elaborating entity \"altddio_in\" for hierarchy \"altddio_in:u_ALTDDIO_IN\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ALTDDIO_IN" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_in:u_ALTDDIO_IN " "Elaborated megafunction instantiation \"altddio_in:u_ALTDDIO_IN\"" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_in:u_ALTDDIO_IN " "Instantiated megafunction \"altddio_in:u_ALTDDIO_IN\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5 " "Parameter \"width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135285 ""}  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554135285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_n5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_n5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_n5i " "Found entity 1: ddio_in_n5i" {  } { { "db/ddio_in_n5i.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/ddio_in_n5i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554135395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554135395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_n5i altddio_in:u_ALTDDIO_IN\|ddio_in_n5i:auto_generated " "Elaborating entity \"ddio_in_n5i\" for hierarchy \"altddio_in:u_ALTDDIO_IN\|ddio_in_n5i:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:u_ALTDDIO_OUT " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:u_ALTDDIO_OUT\"" {  } { { "../filsrc/top_level_fil.vhd" "u_ALTDDIO_OUT" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:u_ALTDDIO_OUT " "Elaborated megafunction instantiation \"altddio_out:u_ALTDDIO_OUT\"" {  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:u_ALTDDIO_OUT " "Instantiated megafunction \"altddio_out:u_ALTDDIO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5 " "Parameter \"width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554135546 ""}  } { { "../filsrc/top_level_fil.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 211 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554135546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_hgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_hgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_hgj " "Found entity 1: ddio_out_hgj" {  } { { "db/ddio_out_hgj.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/ddio_out_hgj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554135656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554135656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_hgj altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated " "Elaborating entity \"ddio_out_hgj\" for hierarchy \"altddio_out:u_ALTDDIO_OUT\|ddio_out_hgj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmiiBridge rgmiiBridge:u_RGMIIBridge " "Elaborating entity \"rgmiiBridge\" for hierarchy \"rgmiiBridge:u_RGMIIBridge\"" {  } { { "../filsrc/top_level_fil.vhd" "u_RGMIIBridge" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCore FILCore:u_FILCore " "Elaborating entity \"FILCore\" for hierarchy \"FILCore:u_FILCore\"" {  } { { "../filsrc/top_level_fil.vhd" "u_FILCore" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCommLayer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer " "Elaborating entity \"FILCommLayer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\"" {  } { { "../filsrc/FILCore.vhd" "u_FILCommLayer" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWMAC FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC " "Elaborating entity \"MWMAC\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_MWMAC" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwrxmac FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwrxmac:u_mwrxmac " "Elaborating entity \"mwrxmac\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwrxmac:u_mwrxmac\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwrxmac" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwtxmac FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwtxmac:u_mwtxmac " "Elaborating entity \"mwtxmac\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwtxmac:u_mwtxmac\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwtxmac" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwpingram FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram " "Elaborating entity \"mwpingram\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\"" {  } { { "../filsrc/MWMAC.vhd" "u_mwpingram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMAC.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1 " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\"" {  } { { "../filsrc/mwpingram.vhd" "dpram_1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwpingram.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc " "Elaborating entity \"FILPktProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\"" {  } { { "../filsrc/FILCommLayer.vhd" "u_FILPktProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCommLayer.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILUDPCRC FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC " "Elaborating entity \"FILUDPCRC\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILUDPCRC" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/FILUDPCRC.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILUDPCRC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554135987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILPktMUX FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX " "Elaborating entity \"FILPktMUX\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILPktMUX:u_FILPktMUX\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILPktMUX" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILCmdProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc " "Elaborating entity \"FILCmdProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILCmdProc:u_FILCmdProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILCmdProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILDataProc FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc " "Elaborating entity \"FILDataProc\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\"" {  } { { "../filsrc/FILPktProc.vhd" "u_FILDataProc" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_rxFIFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\"" {  } { { "../filsrc/MWAsyncFIFO.vhd" "dpram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWAsyncFIFO.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAsyncFIFO FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO " "Elaborating entity \"MWAsyncFIFO\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\"" {  } { { "../filsrc/FILDataProc.vhd" "u_txFIFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILDataProc.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWUDPPKTBuilder FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder " "Elaborating entity \"MWUDPPKTBuilder\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\"" {  } { { "../filsrc/FILPktProc.vhd" "u_MWUDPPKTBuilder" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILPktProc.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_DATA_BUF" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWPKTBuffer FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF " "Elaborating entity \"MWPKTBuffer\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\"" {  } { { "../filsrc/MWUDPPKTBuilder.vhd" "u_STATUS_BUF" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWUDPPKTBuilder.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_MWDPRAM" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWDPRAM FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO " "Elaborating entity \"MWDPRAM\" for hierarchy \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\"" {  } { { "../filsrc/MWPKTBuffer.vhd" "u_PKTINFO" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWPKTBuffer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chiftop FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop " "Elaborating entity \"mwfil_chiftop\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\"" {  } { { "../filsrc/FILCore.vhd" "u_mwfil_chiftop" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/FILCore.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_chifcore FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore " "Elaborating entity \"mwfil_chifcore\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_mwfil_chifcore" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_bus2dut FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut " "Elaborating entity \"mwfil_bus2dut\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_bus2dut:\\NormalBlock:u_bus2dut\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_bus2dut" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "\\NormalBlock:u_b2dfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_controller FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller " "Elaborating entity \"mwfil_controller\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_controller" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_udfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo " "Elaborating entity \"mwfil_udfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_d2bfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dpscram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram " "Elaborating entity \"mwfil_dpscram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\"" {  } { { "../filsrc/mwfil_udfifo.vhd" "u_dpscram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_udfifo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mwfil_dut2bus FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus " "Elaborating entity \"mwfil_dut2bus\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_dut2bus:u_dut2bus\"" {  } { { "../filsrc/mwfil_chifcore.vhd" "u_dut2bus" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chifcore.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level_wrapper FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut " "Elaborating entity \"top_level_wrapper\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\"" {  } { { "../filsrc/mwfil_chiftop.vhd" "u_dut" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/mwfil_chiftop.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dutclk top_level_wrapper.vhd(35) " "Verilog HDL or VHDL warning at top_level_wrapper.vhd(35): object \"dutclk\" assigned a value but never read" {  } { { "../filsrc/top_level_wrapper.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674554136580 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level " "Elaborating entity \"top_level\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\"" {  } { { "../filsrc/top_level_wrapper.vhd" "u_top_level" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_wrapper.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_adapt FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter " "Elaborating entity \"in_adapt\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\"" {  } { { "../sources_adapt/top_level.vhd" "in_adapter" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_storing FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_storing:entry " "Elaborating entity \"in_storing\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_storing:entry\"" {  } { { "../sources_adapt/in_adapt.vhd" "entry" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf " "Elaborating entity \"fifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\"" {  } { { "../sources_adapt/in_adapt.vhd" "buf" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554136649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo/fifo.vhd" "dcfifo_component" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554137364 ""}  } { { "../sources_adapt/fifo/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo/fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554137364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/a_graycounter_mh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "rdptr_g1p" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/a_graycounter_ivb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_aol1.tdf" "wrptr_g1p" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0la1 " "Found entity 1: altsyncram_0la1" {  } { { "db/altsyncram_0la1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_0la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0la1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram " "Elaborating entity \"altsyncram_0la1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_0la1:fifo_ram\"" {  } { { "db/dcfifo_aol1.tdf" "fifo_ram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qal " "Found entity 1: alt_synch_pipe_qal" {  } { { "db/alt_synch_pipe_qal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_qal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554137985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554137985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_qal:rs_dgwp\|dffpipe_b09:dffpipe12\"" {  } { { "db/alt_synch_pipe_qal.tdf" "dffpipe12" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_qal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554137999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ral.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ral " "Found entity 1: alt_synch_pipe_ral" {  } { { "db/alt_synch_pipe_ral.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_ral.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554138054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ral FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ral\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554138096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_ral:ws_dgrp\|dffpipe_c09:dffpipe15\"" {  } { { "db/alt_synch_pipe_ral.tdf" "dffpipe15" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_ral.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/cmpr_a06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554138220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|fifo:buf\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_aol1.tdf" "rdempty_eq_comp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_aol1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_conv FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_conv:output " "Elaborating entity \"in_conv\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|in_adapt:in_adapter\|in_conv:output\"" {  } { { "../sources_adapt/in_adapt.vhd" "output" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_adapt.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138288 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_sop in_conv.vhd(40) " "VHDL Signal Declaration warning at in_conv.vhd(40): used implicit default value for signal \"s_sop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_eop in_conv.vhd(40) " "VHDL Signal Declaration warning at in_conv.vhd(40): used implicit default value for signal \"s_eop\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_channel in_conv.vhd(85) " "VHDL Process Statement warning at in_conv.vhd(85): inferring latch(es) for signal or variable \"s_channel\", which holds its previous value in one or more paths through the process" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[0\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[0\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[1\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[1\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[2\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[2\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[3\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[3\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[4\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[4\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_channel\[5\] in_conv.vhd(85) " "Inferred latch for \"s_channel\[5\]\" at in_conv.vhd(85)" {  } { { "../sources_adapt/in_conv.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/in_conv.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|in_adapt:in_adapter|in_conv:output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_adapt FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter " "Elaborating entity \"out_adapt\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\"" {  } { { "../sources_adapt/top_level.vhd" "out_adapter" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_storing FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2 " "Elaborating entity \"out_storing\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\"" {  } { { "../sources_adapt/out_adapt.vhd" "entry2" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo " "Elaborating entity \"fifo_out\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\"" {  } { { "../sources_adapt/out_adapt.vhd" "fifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "dcfifo_component" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\"" {  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554138877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554138877 ""}  } { { "../sources_adapt/fifo_out/fifo.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/fifo_out/fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554138877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bol1 " "Found entity 1: dcfifo_bol1" {  } { { "db/dcfifo_bol1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554138997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554138997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bol1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated " "Elaborating entity \"dcfifo_bol1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1la1 " "Found entity 1: altsyncram_1la1" {  } { { "db/altsyncram_1la1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_1la1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554139179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1la1 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|altsyncram_1la1:fifo_ram " "Elaborating entity \"altsyncram_1la1\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|altsyncram_1la1:fifo_ram\"" {  } { { "db/dcfifo_bol1.tdf" "fifo_ram" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_sal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554139240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_bol1.tdf" "rs_dgwp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554139346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe6 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe6\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe6" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_sal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_tal.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554139483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_bol1.tdf" "ws_dgrp" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dcfifo_bol1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554139528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe9 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|fifo_out:fifo\|dcfifo:dcfifo_component\|dcfifo_bol1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe9\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe9" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/alt_synch_pipe_tal.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_stream FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2 " "Elaborating entity \"out_stream\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\"" {  } { { "../sources_adapt/out_adapt.vhd" "output2" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_adapt.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139650 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enb out_stream.vhd(36) " "VHDL Process Statement warning at out_stream.vhd(36): signal \"enb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdempty out_stream.vhd(36) " "VHDL Process Statement warning at out_stream.vhd(36): signal \"rdempty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q out_stream.vhd(38) " "VHDL Process Statement warning at out_stream.vhd(38): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_data out_stream.vhd(30) " "VHDL Process Statement warning at out_stream.vhd(30): inferring latch(es) for signal or variable \"s_data\", which holds its previous value in one or more paths through the process" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[0\] out_stream.vhd(30) " "Inferred latch for \"s_data\[0\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[1\] out_stream.vhd(30) " "Inferred latch for \"s_data\[1\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[2\] out_stream.vhd(30) " "Inferred latch for \"s_data\[2\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[3\] out_stream.vhd(30) " "Inferred latch for \"s_data\[3\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[4\] out_stream.vhd(30) " "Inferred latch for \"s_data\[4\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[5\] out_stream.vhd(30) " "Inferred latch for \"s_data\[5\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[6\] out_stream.vhd(30) " "Inferred latch for \"s_data\[6\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[7\] out_stream.vhd(30) " "Inferred latch for \"s_data\[7\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[8\] out_stream.vhd(30) " "Inferred latch for \"s_data\[8\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[9\] out_stream.vhd(30) " "Inferred latch for \"s_data\[9\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139664 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[10\] out_stream.vhd(30) " "Inferred latch for \"s_data\[10\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[11\] out_stream.vhd(30) " "Inferred latch for \"s_data\[11\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[12\] out_stream.vhd(30) " "Inferred latch for \"s_data\[12\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[13\] out_stream.vhd(30) " "Inferred latch for \"s_data\[13\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[14\] out_stream.vhd(30) " "Inferred latch for \"s_data\[14\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[15\] out_stream.vhd(30) " "Inferred latch for \"s_data\[15\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[16\] out_stream.vhd(30) " "Inferred latch for \"s_data\[16\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[17\] out_stream.vhd(30) " "Inferred latch for \"s_data\[17\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[18\] out_stream.vhd(30) " "Inferred latch for \"s_data\[18\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[19\] out_stream.vhd(30) " "Inferred latch for \"s_data\[19\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[20\] out_stream.vhd(30) " "Inferred latch for \"s_data\[20\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[21\] out_stream.vhd(30) " "Inferred latch for \"s_data\[21\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[22\] out_stream.vhd(30) " "Inferred latch for \"s_data\[22\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[23\] out_stream.vhd(30) " "Inferred latch for \"s_data\[23\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[24\] out_stream.vhd(30) " "Inferred latch for \"s_data\[24\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[25\] out_stream.vhd(30) " "Inferred latch for \"s_data\[25\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[26\] out_stream.vhd(30) " "Inferred latch for \"s_data\[26\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[27\] out_stream.vhd(30) " "Inferred latch for \"s_data\[27\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[28\] out_stream.vhd(30) " "Inferred latch for \"s_data\[28\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[29\] out_stream.vhd(30) " "Inferred latch for \"s_data\[29\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[30\] out_stream.vhd(30) " "Inferred latch for \"s_data\[30\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[31\] out_stream.vhd(30) " "Inferred latch for \"s_data\[31\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[32\] out_stream.vhd(30) " "Inferred latch for \"s_data\[32\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[33\] out_stream.vhd(30) " "Inferred latch for \"s_data\[33\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[34\] out_stream.vhd(30) " "Inferred latch for \"s_data\[34\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[35\] out_stream.vhd(30) " "Inferred latch for \"s_data\[35\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[36\] out_stream.vhd(30) " "Inferred latch for \"s_data\[36\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[37\] out_stream.vhd(30) " "Inferred latch for \"s_data\[37\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[38\] out_stream.vhd(30) " "Inferred latch for \"s_data\[38\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[39\] out_stream.vhd(30) " "Inferred latch for \"s_data\[39\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[40\] out_stream.vhd(30) " "Inferred latch for \"s_data\[40\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[41\] out_stream.vhd(30) " "Inferred latch for \"s_data\[41\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[42\] out_stream.vhd(30) " "Inferred latch for \"s_data\[42\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[43\] out_stream.vhd(30) " "Inferred latch for \"s_data\[43\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[44\] out_stream.vhd(30) " "Inferred latch for \"s_data\[44\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[45\] out_stream.vhd(30) " "Inferred latch for \"s_data\[45\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[46\] out_stream.vhd(30) " "Inferred latch for \"s_data\[46\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[47\] out_stream.vhd(30) " "Inferred latch for \"s_data\[47\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[48\] out_stream.vhd(30) " "Inferred latch for \"s_data\[48\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_data\[49\] out_stream.vhd(30) " "Inferred latch for \"s_data\[49\]\" at out_stream.vhd(30)" {  } { { "../sources_adapt/out_stream.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_stream.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|out_adapt:out_adapter|out_stream:output2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test " "Elaborating entity \"fir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\"" {  } { { "../sources_adapt/top_level.vhd" "fir_test" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/top_level.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\"" {  } { { "../fir/fir.vhd" "fir_inst" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(56) " "Verilog HDL or VHDL warning at fir_0002.vhd(56): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "../fir/fir/fir_0002.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674554139709 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "../fir/fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139725 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(209) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(209): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../fir/fir/fir_0002_ast.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674554139740 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "sink" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "source" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\"" {  } { { "../fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "\\backpressure_support:scfifo" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_avalon_sc_fifo.v(180) " "Verilog HDL assignment warning at altera_avalon_sc_fifo.v(180): truncated value with size 2 to match size of target (1)" {  } { { "../fir/fir/altera_avalon_sc_fifo.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/altera_avalon_sc_fifo.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674554139831 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|top_level_wrapper:u_dut|top_level:u_top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|altera_avalon_sc_fifo:ackpressure_support:scfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "intf_ctrl" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_15\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_15" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554139952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "d_xIn_0_13_mem_dmem" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140059 ""}  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 542 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554140059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f914 " "Found entity 1: altera_syncram_f914" {  } { { "db/altera_syncram_f914.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_f914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554140164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554140164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f914 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated " "Elaborating entity \"altera_syncram_f914\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmb4 " "Found entity 1: altsyncram_gmb4" {  } { { "db/altsyncram_gmb4.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_gmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554140316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554140316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmb4 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1 " "Elaborating entity \"altsyncram_gmb4\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\"" {  } { { "db/altera_syncram_f914.tdf" "altsyncram1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_f914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554140452 ""}  } { { "../fir/fir/fir_0002_rtl_core.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554140452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8cv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8cv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8cv3 " "Found entity 1: altera_syncram_8cv3" {  } { { "db/altera_syncram_8cv3.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_8cv3.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554140559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554140559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8cv3 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated " "Elaborating entity \"altera_syncram_8cv3\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9p94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9p94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9p94 " "Found entity 1: altsyncram_9p94" {  } { { "db/altsyncram_9p94.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_9p94.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554140695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554140695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9p94 FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\|altsyncram_9p94:altsyncram1 " "Elaborating entity \"altsyncram_9p94\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_8cv3:auto_generated\|altsyncram_9p94:altsyncram1\"" {  } { { "db/altera_syncram_8cv3.tdf" "altsyncram1" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altera_syncram_8cv3.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im3_cma_delay" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay\"" {  } { { "../fir/fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_im0_cma_delay" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_rtl_core.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "../fir/fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fir/fir/fir_0002_ast.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWMdioAdv MWMdioAdv:u_MWMdioAdv " "Elaborating entity \"MWMdioAdv\" for hierarchy \"MWMdioAdv:u_MWMdioAdv\"" {  } { { "../filsrc/top_level_fil.vhd" "u_MWMdioAdv" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDIOROM MWMdioAdv:u_MWMdioAdv\|MDIOROM:u_rom " "Elaborating entity \"MDIOROM\" for hierarchy \"MWMdioAdv:u_MWMdioAdv\|MDIOROM:u_rom\"" {  } { { "../filsrc/MWMdioAdv.vhd" "u_rom" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWMdioAdv.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554140832 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674554144257 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674554144257 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0 " "Inferred dual-clock RAM node \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674554144257 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674554144257 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory " "RAM logic \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_PKTINFO\|memory\" is uninferred due to inappropriate RAM size" {  } { { "../filsrc/MWDPRAM.vhd" "memory" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/MWDPRAM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1674554144257 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674554144257 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 50 " "Parameter WIDTH_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 50 " "Parameter WIDTH_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif " "Parameter INIT_FILE set to db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674554149731 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674554149731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554149998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|altera_avalon_sc_fifo:\\backpressure_support:scfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 50 " "Parameter \"WIDTH_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 50 " "Parameter \"WIDTH_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554149998 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554149998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvm1 " "Found entity 1: altsyncram_mvm1" {  } { { "db/altsyncram_mvm1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_mvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554150148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554150148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554150264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:u_d2bfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_mwfil_dpscram_dfa9fb2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3t1 " "Found entity 1: altsyncram_h3t1" {  } { { "db/altsyncram_h3t1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_h3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554150414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554150414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554150498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_udfifo:\\NormalBlock:u_b2dfifo\|mwfil_dpscram:u_dpscram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_mwfil_dpscram_a8e1bef2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150498 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554150498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1t1 " "Found entity 1: altsyncram_f1t1" {  } { { "db/altsyncram_f1t1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_f1t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554150648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554150648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554150731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_STATUS_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_fbbd6693.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150731 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554150731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9s1 " "Found entity 1: altsyncram_t9s1" {  } { { "db/altsyncram_t9s1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_t9s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554150881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554150881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554150949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|MWUDPPKTBuilder:u_MWUDPPKTBuilder\|MWPKTBuffer:u_DATA_BUF\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_4d214765.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554150949 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554150949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ies1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ies1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ies1 " "Found entity 1: altsyncram_ies1" {  } { { "db/altsyncram_ies1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_ies1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554151099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554151099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554151164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_txFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151164 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554151164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jo1 " "Found entity 1: altsyncram_4jo1" {  } { { "db/altsyncram_4jo1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_4jo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554151298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554151298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554151381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILDataProc:u_FILDataProc\|MWAsyncFIFO:u_rxFIFO\|MWDPRAM:dpram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd12.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151381 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554151381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjo1 " "Found entity 1: altsyncram_bjo1" {  } { { "db/altsyncram_bjo1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_bjo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554151531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554151531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554151599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|FILPktProc:u_FILPktProc\|FILUDPCRC:u_FILUDPCRC\|MWDPRAM:u_MWDPRAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_6502bd71.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554151599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufs1 " "Found entity 1: altsyncram_ufs1" {  } { { "db/altsyncram_ufs1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_ufs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554151748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554151748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554151816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"FILCore:u_FILCore\|FILCommLayer:u_FILCommLayer\|MWMAC:u_MWMAC\|mwpingram:u_mwpingram\|MWDPRAM:dpram_1\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_level_fil.ram0_MWDPRAM_fbbd6173.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674554151816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674554151816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8go1 " "Found entity 1: altsyncram_8go1" {  } { { "db/altsyncram_8go1.tdf" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/altsyncram_8go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674554151966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554151966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674554160147 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\|state High " "Register FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_storing:entry2\|state will power up to High" {  } { { "../sources_adapt/out_storing.vhd" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/sources_adapt/out_storing.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674554160770 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1674554160770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674554166602 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "40 10 3 0 0 " "Adding 40 node(s), including 10 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674554169555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674554169555 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674554170915 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 92 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674554170915 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674554170976 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 64 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674554170976 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674554171017 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 78 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1674554171017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4991 " "Implemented 4991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4624 " "Implemented 4624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_RAMS" "335 " "Implemented 335 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1674554172247 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674554172247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674554172247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674554172549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 10:56:12 2023 " "Processing ended: Tue Jan 24 10:56:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674554172549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674554172549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674554172549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674554172549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674554176059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674554176079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 10:56:14 2023 " "Processing started: Tue Jan 24 10:56:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674554176079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674554176079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level_fil -c top_level_fil " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674554176079 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674554178339 ""}
{ "Info" "0" "" "Project  = top_level_fil" {  } {  } 0 0 "Project  = top_level_fil" 0 0 "Fitter" 0 0 1674554178339 ""}
{ "Info" "0" "" "Revision = top_level_fil" {  } {  } 0 0 "Revision = top_level_fil" 0 0 "Fitter" 0 0 1674554178339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674554179004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674554179024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_fil 5CGXFC7D6F31C7ES " "Selected device 5CGXFC7D6F31C7ES for design \"top_level_fil\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674554179185 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674554179327 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674554179327 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3 " "RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1674554179690 ""}  } { { "db/clockmodule_altpll.v" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/db/clockmodule_altpll.v" 92 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1674554179690 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674554181808 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674554182009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674554183846 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674554184578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1674554210206 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1674554211073 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1674554211073 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1719 global CLKCTRL_G1 " "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1719 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674554211486 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 970 global CLKCTRL_G0 " "MWClkMgr:u_ClockManager\|altpll:u_dcm\|clockmodule_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 970 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674554211486 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1674554211486 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ETH_RXCLK~inputCLKENA0 638 global CLKCTRL_G13 " "ETH_RXCLK~inputCLKENA0 with 638 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674554211486 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1674554211486 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554211486 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1674554224712 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674554224727 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1674554224727 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/top_level_fil.sdc " "Reading SDC File: '../filsrc/top_level_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674554224824 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554224840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554224840 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554224840 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 ETH_TXCLK clock " "Ignored filter at top_level_fil.sdc(18): ETH_TXCLK could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 u_FILCore\|clk clock " "Ignored filter at top_level_fil.sdc(18): u_FILCore\|clk could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\} " "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\}" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674554224840 ""}  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk )" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674554224840 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[43\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[43\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674554224905 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1674554224905 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554224922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554224922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554224922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554224922 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1674554224922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674554225003 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1674554225019 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    ETH_RXCLK " "   8.000    ETH_RXCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       sysclk " "   8.000       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.666 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   2.666 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "   8.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  virtual_clk " "   8.000  virtual_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674554225019 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1674554225019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674554225618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674554225634 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674554225699 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674554225747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674554225844 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674554225876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674554227818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "76 Block RAM " "Packed 76 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1674554227833 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "112 DSP block " "Packed 112 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1674554227833 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1674554227833 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674554227833 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:45 " "Fitter preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554228691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674554239664 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1674554241904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554253683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674554263582 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674554267858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554267858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674554274869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674554288842 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674554288842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674554294688 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1674554294688 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674554294688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554294688 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.32 " "Total time spent on timing analysis during the Fitter is 14.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674554328677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674554329004 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1674554329004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674554334631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674554334631 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1674554334631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674554347689 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674554385325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/top_level_fil.fit.smsg " "Generated suppressed messages file C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/fpgaproj/top_level_fil.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674554387558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7570 " "Peak virtual memory: 7570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674554391185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 10:59:51 2023 " "Processing ended: Tue Jan 24 10:59:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674554391185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674554391185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:21 " "Total CPU time (on all processors): 00:05:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674554391185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674554391185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674554397140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674554397140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 10:59:56 2023 " "Processing started: Tue Jan 24 10:59:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674554397140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674554397140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level_fil -c top_level_fil " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674554397140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1674554400417 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674554422311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674554422918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 11:00:22 2023 " "Processing ended: Tue Jan 24 11:00:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674554422918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674554422918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674554422918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674554422918 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674554423633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674554424660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674554424660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 11:00:23 2023 " "Processing started: Tue Jan 24 11:00:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674554424660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674554424660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level_fil -c top_level_fil " "Command: quartus_sta top_level_fil -c top_level_fil" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674554424660 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674554425490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674554427236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674554427236 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674554427290 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674554427290 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1674554428711 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bol1 " "Entity dcfifo_bol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674554428927 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1674554428927 ""}
{ "Info" "ISTA_SDC_FOUND" "../filsrc/top_level_fil.sdc " "Reading SDC File: '../filsrc/top_level_fil.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674554428992 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554429002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554429002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1674554429002 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 ETH_TXCLK clock " "Ignored filter at top_level_fil.sdc(18): ETH_TXCLK could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top_level_fil.sdc 18 u_FILCore\|clk clock " "Ignored filter at top_level_fil.sdc(18): u_FILCore\|clk could not be matched with a clock" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value ETH_TXCLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\} " "set_clock_groups -exclusive -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -group \{u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -group \{ETH_RXCLK\} -group \{ETH_TXCLK\} -group \{u_FILCore\|clk\}" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674554429002 ""}  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups top_level_fil.sdc 18 Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at top_level_fil.sdc(18): Argument -group with value u_FILCore\|clk could not match any element of the following types: ( clk )" {  } { { "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" "" { Text "C:/Users/test/Documents/PFE/v1_adapter_fifo/FIL_fir/filsrc/top_level_fil.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674554429002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674554429035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674554429035 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554429045 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674554429045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554429067 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674554429078 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674554429121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.620 " "Worst-case setup slack is 0.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 ETH_RXCLK  " "    0.620               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.824               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.509               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   30.509               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554429271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.256               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 ETH_RXCLK  " "    0.294               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554429303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 33.457 " "Worst-case recovery slack is 33.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.457               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.457               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554429315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.932 " "Worst-case removal slack is 0.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.932               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554429325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.606               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.606               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 ETH_RXCLK  " "    2.684               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.974               0.000 sysclk  " "    3.974               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.596               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.596               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554429325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554429325 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 118 " "Number of Synchronizer Chains Found: 118" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.622 ns " "Worst Case Available Settling Time: 9.622 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554429401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554429401 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674554429401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674554429498 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674554429498 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674554443198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674554443784 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674554443784 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554443810 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674554443810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554443810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.706 " "Worst-case setup slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 ETH_RXCLK  " "    0.706               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.778               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.547               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   30.547               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554443914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.105 " "Worst-case hold slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.105               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 ETH_RXCLK  " "    0.275               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554443953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 33.750 " "Worst-case recovery slack is 33.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.750               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.750               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554443966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.812 " "Worst-case removal slack is 0.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.812               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554443979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.584               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.584               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.637               0.000 ETH_RXCLK  " "    2.637               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.974               0.000 sysclk  " "    3.974               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.550               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.550               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554443979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554443979 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 118 " "Number of Synchronizer Chains Found: 118" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.714 ns " "Worst Case Available Settling Time: 9.714 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554444057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554444057 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674554444057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674554445165 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGXFC7D6F31C7ES " "Timing characteristics of device 5CGXFC7D6F31C7ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1674554445165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674554453615 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674554454104 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674554454104 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554454132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674554454132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554454132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.861 " "Worst-case setup slack is 3.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.861               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    3.861               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.184               0.000 ETH_RXCLK  " "    4.184               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.000               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.000               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554454175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.144               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 ETH_RXCLK  " "    0.153               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.158               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554454232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.847 " "Worst-case recovery slack is 35.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.847               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.847               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554454232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.591 " "Worst-case removal slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.591               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554454246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.776               0.000 ETH_RXCLK  " "    2.776               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.897               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.897               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.975               0.000 sysclk  " "    3.975               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.892               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.892               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554454261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554454261 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 118 " "Number of Synchronizer Chains Found: 118" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.631 ns " "Worst Case Available Settling Time: 12.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554454332 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554454332 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674554454347 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Node: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int " "Latch FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|out_adapt:out_adapter\|out_stream:output2\|s_data\[37\] is being clocked by FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|mwfil_chifcore:u_mwfil_chifcore\|mwfil_controller:u_controller\|dut_enable_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674554455336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674554455336 "|top_level_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|dut_enable_int"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~CLKMUX_0  to: FILCore:u_FILCore\|mwfil_chiftop:u_mwfil_chiftop\|top_level_wrapper:u_dut\|top_level:u_top_level\|fir:fir_test\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_f914:auto_generated\|altsyncram_gmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1674554455351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1674554455351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554455365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.350 " "Worst-case setup slack is 4.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.350               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    4.350               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.465               0.000 ETH_RXCLK  " "    4.465               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.487               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.487               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554455408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.082               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    0.114               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ETH_RXCLK  " "    0.142               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554455451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.393 " "Worst-case recovery slack is 36.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.393               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.393               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554455465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.493               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554455480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.333 " "Worst-case minimum pulse width slack is 1.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.333               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ETH_RXCLK  " "    2.769               0.000 ETH_RXCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk  " "    2.896               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.983               0.000 sysclk  " "    3.983               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.893               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.893               0.000 u_ClockManager\|u_dcm\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674554455480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674554455480 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 118 " "Number of Synchronizer Chains Found: 118" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.627" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.957 ns " "Worst Case Available Settling Time: 12.957 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674554455566 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674554455566 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674554457797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674554457797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6037 " "Peak virtual memory: 6037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674554458049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 11:00:58 2023 " "Processing ended: Tue Jan 24 11:00:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674554458049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674554458049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674554458049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674554458049 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674554459216 ""}
