
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003314                       # Number of seconds simulated
sim_ticks                                  3314457780                       # Number of ticks simulated
final_tick                               574817380899                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 331139                       # Simulator instruction rate (inst/s)
host_op_rate                                   426222                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255580                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919220                       # Number of bytes of host memory used
host_seconds                                 12968.39                       # Real time elapsed on the host
sim_insts                                  4294342869                       # Number of instructions simulated
sim_ops                                    5527413323                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       276480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       118016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       162432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               779520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       261632                       # Number of bytes written to this memory
system.physmem.bytes_written::total            261632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1684                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          922                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1269                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6090                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2044                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2044                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       579280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65033865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       502043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     83416359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       540662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35606427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       502043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     49007111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               235187790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       579280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       502043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       540662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       502043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2124028                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78936592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78936592                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78936592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       579280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65033865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       502043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     83416359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       540662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35606427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       502043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     49007111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              314124381                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7948341                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875113                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511426                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185908                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1417780                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1375421                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207585                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5893                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3386616                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15987911                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875113                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583006                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         911467                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        398009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669521                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7802667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4509161     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163946      2.10%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299628      3.84%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281219      3.60%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457345      5.86%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476261      6.10%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114299      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85384      1.09%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415424     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7802667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361725                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011478                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3496647                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       384672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3184745                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12788                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723805                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313498                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17893902                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723805                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137140                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43975                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3047461                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204730                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17412166                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69254                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84026                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23126120                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79274877                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79274877                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8213070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2043                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547687                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2672974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10067                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       206495                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16461629                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13847826                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18887                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5030941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13807542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7802667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2733143     35.03%     35.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448188     18.56%     53.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1264488     16.21%     69.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772927      9.91%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805462     10.32%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473350      6.07%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210708      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56173      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38228      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7802667                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54917     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17939     21.63%     87.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10065     12.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865812     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109612      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376415     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494987      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13847826                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742228                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82921                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005988                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35600126                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21494622                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13385220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13930747                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34358                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       788020                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144371                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723805                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          75537                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6193                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16463633                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2672974                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583312                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208475                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13582331                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281601                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265494                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764281                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048810                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482680                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708826                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13400851                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13385220                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220086                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20105531                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684027                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408847                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5091920                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7078862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3282564     46.37%     46.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494043     21.11%     67.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833624     11.78%     79.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283765      4.01%     83.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273018      3.86%     87.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114034      1.61%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298298      4.21%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88966      1.26%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410550      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7078862                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410550                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23132010                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33651810                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 145674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.794834                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.794834                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.258124                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.258124                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62804965                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17555169                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18414748                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7948341                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2849649                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2318891                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195748                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1174581                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1104873                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298909                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8419                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2853833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15802490                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2849649                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1403782                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3470597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046787                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        604919                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1396334                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7776133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4305536     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305948      3.93%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          247170      3.18%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594889      7.65%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159744      2.05%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207570      2.67%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152272      1.96%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84340      1.08%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1718664     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7776133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358521                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988149                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2986701                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       588091                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3335615                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23085                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842636                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484625                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4187                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18876061                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         8780                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842636                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3206269                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133262                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130970                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3133784                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329207                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18204995                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3093                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135437                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102620                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          567                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25492675                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84968976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84968976                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15584738                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9907934                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3714                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2097                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           905345                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1697829                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       864424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14054                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       297294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17204328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13647566                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27705                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5965318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18238806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          570                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7776133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885671                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2716508     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1665460     21.42%     56.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101269     14.16%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808119     10.39%     80.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691828      8.90%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359404      4.62%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       309834      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57813      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65898      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7776133                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79971     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16210     14.43%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16175     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11372620     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193670      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1510      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1355277      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724489      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13647566                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.717033                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112357                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35211327                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23173303                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13297666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13759923                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51146                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672123                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223003                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842636                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57898                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7715                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17207919                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42869                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1697829                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       864424                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2080                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226742                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13430193                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1272137                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217373                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1978034                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1895802                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            705897                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13306640                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13297666                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8661151                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24451237                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673012                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354221                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9129854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11212378                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5995623                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195834                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6933496                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136834                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2712168     39.12%     39.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1914361     27.61%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777060     11.21%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438347      6.32%     84.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357806      5.16%     89.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       146046      2.11%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173750      2.51%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86762      1.25%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       327196      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6933496                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9129854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11212378                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1667127                       # Number of memory references committed
system.switch_cpus1.commit.loads              1025706                       # Number of loads committed
system.switch_cpus1.commit.membars               1510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1611014                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10102767                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228268                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       327196                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23814301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35259258                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 172208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9129854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11212378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9129854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870588                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870588                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148649                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148649                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60409487                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18383015                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17426435                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3020                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7948341                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2917876                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2380071                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196667                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1225388                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1134815                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          313243                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8733                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2916134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16029375                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2917876                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1448058                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3555361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1042053                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        512578                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1439181                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7827136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4271775     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          234624      3.00%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          435794      5.57%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          437947      5.60%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          270402      3.45%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          217644      2.78%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135793      1.73%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126684      1.62%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1696473     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7827136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367105                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.016694                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3042407                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       507315                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3413636                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21036                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        842741                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       492401                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19217733                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        842741                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3264741                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          95025                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       110618                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3208170                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305837                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18520888                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        126822                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26024815                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86378993                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86378993                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16013195                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10011549                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3302                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1576                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           856778                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1712661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       870515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10909                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       262693                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17447449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13875146                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27677                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5942008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18150908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7827136                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772698                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898057                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2706581     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1703226     21.76%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1101264     14.07%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734129      9.38%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       778689      9.95%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370503      4.73%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       297621      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66976      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68147      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7827136                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86441     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16254     13.62%     86.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16601     13.92%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11604673     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186095      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1576      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1342420      9.67%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       740382      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13875146                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.745666                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119296                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35724395                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23392640                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13553779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13994442                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43571                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       668929                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209354                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        842741                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49533                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8401                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17450608                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        35417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1712661                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       870515                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231663                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13688152                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280277                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186988                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2002380                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1939420                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            722103                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.722140                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13558337                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13553779                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8630162                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24765296                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.705234                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348478                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9325763                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11482452                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5968177                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198770                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6984395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644015                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146659                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2672036     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1948561     27.90%     66.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       810529     11.60%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       402876      5.77%     83.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       401020      5.74%     89.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161553      2.31%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       161614      2.31%     93.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        86972      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       339234      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6984395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9325763                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11482452                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1704892                       # Number of memory references committed
system.switch_cpus2.commit.loads              1043732                       # Number of loads committed
system.switch_cpus2.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1657273                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10344826                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       236786                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       339234                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24095790                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35744606                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 121205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9325763                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11482452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9325763                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852299                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852299                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173297                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173297                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61486642                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18833179                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17661134                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7948341                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2881744                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2345225                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193756                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1222191                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131850                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          294925                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8569                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3182527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15744807                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2881744                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1426775                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3305138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         992965                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        522406                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1554999                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7806045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4500907     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177544      2.27%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231084      2.96%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          349960      4.48%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          339273      4.35%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          256960      3.29%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151852      1.95%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          231100      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1567365     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7806045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362559                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980892                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3288863                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       512474                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3183622                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25317                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        795767                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       487347                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18830996                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        795767                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3463750                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          98241                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       159114                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3029898                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259273                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18275488                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111916                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25472896                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85104723                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85104723                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15783733                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9689123                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3854                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2179                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           742621                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1694254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       894148                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17320                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       327574                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16979127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13651702                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25428                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5551750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16905379                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          591                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7806045                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748863                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894081                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2727239     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1710610     21.91%     56.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1115777     14.29%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       748657      9.59%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       702280      9.00%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       374083      4.79%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276582      3.54%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        81996      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68821      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7806045                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66956     69.52%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13713     14.24%     83.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15649     16.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11362043     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192748      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1541      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1348198      9.88%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       747172      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13651702                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.717554                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96318                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007055                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35231193                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22534630                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13265530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13748020                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46375                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       652732                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226642                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        795767                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58100                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9200                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16982802                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       111799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1694254                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       894148                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2133                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227245                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13387573                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1267719                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       264127                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1998614                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1874872                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            730895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.684323                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13269188                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13265530                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8521183                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23934146                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.668968                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356026                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9243837                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11361218                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5621628                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3084                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7010278                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620652                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147394                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2718558     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2010445     28.68%     67.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       737762     10.52%     77.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       421398      6.01%     83.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       353400      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179554      2.56%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       169750      2.42%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74103      1.06%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       345308      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7010278                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9243837                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11361218                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1709025                       # Number of memory references committed
system.switch_cpus3.commit.loads              1041519                       # Number of loads committed
system.switch_cpus3.commit.membars               1542                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1629566                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10240512                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231836                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       345308                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23647816                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34761959                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 142296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9243837                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11361218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9243837                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.859853                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.859853                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162989                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162989                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60241082                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18326465                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17389698                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3084                       # number of misc regfile writes
system.l2.replacements                           6091                       # number of replacements
system.l2.tagsinuse                      16383.959682                       # Cycle average of tags in use
system.l2.total_refs                           603558                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22475                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.854638                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           155.420420                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.873734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    855.039048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.968223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1075.131542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.958477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    463.402834                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    643.421224                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3789.991567                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3646.264899                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2538.976746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3161.540580                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.052187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.065621                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.039271                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.231323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.222550                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.154967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.192965                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3361                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2769                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3547                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14201                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4730                       # number of Writeback hits
system.l2.Writeback_hits::total                  4730                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3361                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4524                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3547                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14201                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3361                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4524                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2769                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3547                       # number of overall hits
system.l2.overall_hits::total                   14201                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1684                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2160                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          922                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1269                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6090                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1684                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2160                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          922                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6090                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1684                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2160                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          922                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.l2.overall_misses::total                  6090                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       775434                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    101976512                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       740010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    128436508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       617548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     59135915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       807883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     76358227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       368848037                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       775434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    101976512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       740010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    128436508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       617548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     59135915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       807883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     76358227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        368848037                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       775434                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    101976512                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       740010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    128436508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       617548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     59135915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       807883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     76358227                       # number of overall miss cycles
system.l2.overall_miss_latency::total       368848037                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6684                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20291                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4730                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4730                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20291                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20291                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.333796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.323160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.249797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.263497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.300133                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.333796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.323160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.249797                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.263497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300133                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.333796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.323160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.249797                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.263497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300133                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60556.123515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59461.346296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64138.736443                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60171.967691                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60566.180131                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60556.123515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59461.346296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64138.736443                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60171.967691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60566.180131                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51695.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60556.123515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56923.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59461.346296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44110.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64138.736443                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 62144.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60171.967691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60566.180131                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2044                       # number of writebacks
system.l2.writebacks::total                      2044                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1684                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1269                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6090                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       690343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     92236998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       665172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    116003419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       536369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     53825904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       731875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     68979849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    333669929                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       690343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     92236998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       665172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    116003419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       536369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     53825904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       731875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     68979849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    333669929                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       690343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     92236998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       665172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    116003419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       536369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     53825904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       731875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     68979849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    333669929                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.333796                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.323160                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.263497                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.300133                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.333796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.323160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.249797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.263497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.333796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.323160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.249797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.263497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300133                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54772.564133                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53705.286574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58379.505423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54357.643026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54789.807718                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54772.564133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53705.286574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58379.505423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54357.643026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54789.807718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46022.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54772.564133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51167.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53705.286574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38312.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58379.505423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 56298.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54357.643026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54789.807718                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.873707                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701616                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.963100                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.873707                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023836                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868387                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669502                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669502                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669502                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669502                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669502                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669502                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       970384                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       970384                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       970384                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       970384                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       970384                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       970384                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669521                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669521                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51072.842105                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51072.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51072.842105                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51072.842105                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       792620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       792620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       792620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       792620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       792620                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       792620                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52841.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52841.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5045                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937092                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5301                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42244.310885                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.030836                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.969164                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777464                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222536                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068735                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505675                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505675                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505675                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505675                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16534                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16534                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16534                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16534                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16534                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    770709244                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    770709244                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    770709244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    770709244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    770709244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    770709244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085269                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522209                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007929                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46613.598887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46613.598887                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46613.598887                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46613.598887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46613.598887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46613.598887                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          837                       # number of writebacks
system.cpu0.dcache.writebacks::total              837                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11489                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5045                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    131626778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    131626778                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    131626778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    131626778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    131626778                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    131626778                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002419                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002000                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002000                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002000                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002000                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26090.540733                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26090.540733                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26090.540733                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26090.540733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26090.540733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26090.540733                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968186                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088369732                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194293.814516                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968186                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794821                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1396318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396318                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1396318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1396318                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396318                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       977254                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       977254                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       977254                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       977254                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       977254                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       977254                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1396334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1396334                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1396334                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1396334                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1396334                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1396334                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61078.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61078.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61078.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61078.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       799690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       799690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       799690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       799690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       799690                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       799690                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61514.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61514.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6684                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177809025                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6940                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25620.896974                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.167642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.832358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867842                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132158                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       966452                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         966452                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       638401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        638401                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1978                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1978                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1604853                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1604853                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1604853                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1604853                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14503                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14503                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14503                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14503                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14503                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14503                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    550282207                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    550282207                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    550282207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    550282207                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    550282207                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    550282207                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       980955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       980955                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       638401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1619356                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1619356                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1619356                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1619356                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014785                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014785                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008956                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008956                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008956                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37942.646832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37942.646832                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37942.646832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37942.646832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37942.646832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37942.646832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu1.dcache.writebacks::total             1102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7819                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7819                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6684                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6684                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6684                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6684                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    170761258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    170761258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    170761258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    170761258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    170761258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    170761258                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004128                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004128                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004128                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004128                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25547.764512                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25547.764512                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25547.764512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25547.764512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25547.764512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25547.764512                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958447                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086078849                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345742.654428                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958447                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1439165                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1439165                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1439165                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1439165                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1439165                       # number of overall hits
system.cpu2.icache.overall_hits::total        1439165                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       786859                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       786859                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       786859                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       786859                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       786859                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       786859                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1439181                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1439181                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1439181                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1439181                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1439181                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1439181                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49178.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49178.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49178.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49178.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       649888                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       649888                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       649888                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       649888                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       649888                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       649888                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46420.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46420.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3691                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166194366                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3947                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42106.502660                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.995450                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.004550                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855451                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144549                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976717                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976717                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       658055                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        658055                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1576                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1634772                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1634772                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1634772                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1634772                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9765                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9765                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9765                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9765                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9765                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9765                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    381284574                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    381284574                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    381284574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    381284574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    381284574                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    381284574                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       986482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       986482                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       658055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       658055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644537                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644537                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644537                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644537                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009899                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009899                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39046.039324                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39046.039324                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39046.039324                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39046.039324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39046.039324                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39046.039324                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu2.dcache.writebacks::total              817                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6074                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6074                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6074                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6074                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6074                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3691                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3691                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3691                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3691                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     81059890                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     81059890                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     81059890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     81059890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     81059890                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     81059890                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003742                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002244                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002244                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002244                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002244                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21961.498239                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21961.498239                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21961.498239                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21961.498239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21961.498239                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21961.498239                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970360                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086608174                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190742.286290                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970360                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1554979                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1554979                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1554979                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1554979                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1554979                       # number of overall hits
system.cpu3.icache.overall_hits::total        1554979                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1245104                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1245104                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1245104                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1245104                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1245104                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1245104                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1554999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1554999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1554999                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1554999                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1554999                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1554999                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62255.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62255.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 62255.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62255.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       837223                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       837223                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       837223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       837223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       837223                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       837223                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64401.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64401.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4816                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170712794                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5072                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33657.885252                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.358452                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.641548                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884213                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115787                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       964333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         964333                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       664099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        664099                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1641                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1542                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1542                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1628432                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1628432                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1628432                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1628432                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12361                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12361                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          238                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12599                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12599                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12599                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12599                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    510074961                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    510074961                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16594272                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16594272                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    526669233                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    526669233                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    526669233                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    526669233                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       976694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       976694                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664337                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664337                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1542                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1641031                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1641031                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1641031                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1641031                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012656                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012656                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000358                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000358                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007677                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007677                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007677                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007677                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 41264.862147                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41264.862147                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69723.831933                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69723.831933                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41802.463132                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41802.463132                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41802.463132                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41802.463132                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1974                       # number of writebacks
system.cpu3.dcache.writebacks::total             1974                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7545                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7545                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7783                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7783                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7783                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7783                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4816                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4816                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4816                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4816                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    110475623                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    110475623                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    110475623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    110475623                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    110475623                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    110475623                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002935                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002935                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22939.290490                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22939.290490                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22939.290490                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22939.290490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22939.290490                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22939.290490                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
