{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653937938150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653937938151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 04:12:18 2022 " "Processing started: Tue May 31 04:12:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653937938151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653937938151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vedic_32x32 -c vedic_32x32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vedic_32x32 -c vedic_32x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653937938151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653937938639 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_4by4.v(19) " "Verilog HDL Module Instantiation warning at multiplier_16bit_4by4.v(19): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_4by4.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_4by4.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1653937938676 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_8by8.v(24) " "Verilog HDL Module Instantiation warning at multiplier_16bit_8by8.v(24): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_8by8.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_8by8.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1653937938677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cla_adder_16bit.v(5) " "Verilog HDL Declaration information at cla_adder_16bit.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653937938677 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier_16bit_16by16.v(28) " "Verilog HDL Module Instantiation warning at multiplier_16bit_16by16.v(28): ignored dangling comma in List of Port Connections" {  } { { "multiplier_16bit_16by16.v" "" { Text "C:/altera/verilog_220412/multiplier_16bit_16by16.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1653937938678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c cla_4.v(5) " "Verilog HDL Declaration information at cla_4.v(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "cla_4.v" "" { Text "C:/altera/verilog_220412/cla_4.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653937938679 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "CLA16 CLA16.v(2) " "Verilog HDL error at CLA16.v(2): module \"CLA16\" cannot be declared more than once" {  } { { "CLA16.v" "" { Text "C:/altera/verilog_220412/CLA16.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1653937938679 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "CLA16 cla_adder_16bit.v(46) " "HDL info at cla_adder_16bit.v(46): see declaration for object \"CLA16\"" {  } { { "cla_adder_16bit.v" "" { Text "C:/altera/verilog_220412/cla_adder_16bit.v" 46 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653937938679 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CLA32 CLA32.v(2) " "Ignored design unit \"CLA32\" at CLA32.v(2) due to previous errors" {  } { { "CLA32.v" "" { Text "C:/altera/verilog_220412/CLA32.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1653937938680 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vedic_32x32 vedic_32x32.v(3) " "Ignored design unit \"vedic_32x32\" at vedic_32x32.v(3) due to previous errors" {  } { { "vedic_32x32.v" "" { Text "C:/altera/verilog_220412/vedic_32x32.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1653937938680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vedic_32x32.v 0 0 " "Found 0 design units, including 0 entities, in source file vedic_32x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653937938680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/verilog_220412/output_files/vedic_32x32.map.smsg " "Generated suppressed messages file C:/altera/verilog_220412/output_files/vedic_32x32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653937938705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653937938805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 31 04:12:18 2022 " "Processing ended: Tue May 31 04:12:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653937938805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653937938805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653937938805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653937938805 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653937939380 ""}
