TimeQuest Timing Analyzer report for Mandel
Wed Nov 08 20:05:03 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Mandel                                                          ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; u2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u2|altpll_component|auto_generated|pll1|inclk[0] ; { u2|altpll_component|auto_generated|pll1|clk[0] } ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 36.866 ; 27.13 MHz ; 0.000 ; 18.433 ; 50.00      ; 400       ; 217         ;       ;        ;           ;            ; false    ; CLOCK_50 ; u4|altpll_component|auto_generated|pll1|inclk[0] ; { u4|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 41.72 MHz ; 41.72 MHz       ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 60.4 MHz  ; 60.4 MHz        ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -6.555 ; -4699.707     ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 6.449  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 4.704  ; 0.000         ;
; CLOCK_50                                       ; 9.813  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.141 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.555 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.487     ;
; -6.517 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.449     ;
; -6.498 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.430     ;
; -6.408 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.340     ;
; -6.408 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 16.313     ;
; -6.364 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.296     ;
; -6.362 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 16.276     ;
; -6.318 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.250     ;
; -6.316 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.248     ;
; -6.315 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.210     ;
; -6.299 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.231     ;
; -6.277 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.172     ;
; -6.266 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.161     ;
; -6.258 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.153     ;
; -6.255 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.187     ;
; -6.249 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.181     ;
; -6.245 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 16.159     ;
; -6.228 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.123     ;
; -6.211 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.143     ;
; -6.210 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.142     ;
; -6.209 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.104     ;
; -6.192 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.124     ;
; -6.177 ; Engine:e3|OldIm[7]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 16.094     ;
; -6.172 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.104     ;
; -6.168 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.063     ;
; -6.160 ; Engine:e3|OldIm[28] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 16.077     ;
; -6.158 ; Engine:e3|OldIm[1]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 16.075     ;
; -6.153 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.085     ;
; -6.146 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.078     ;
; -6.124 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.019     ;
; -6.124 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 16.029     ;
; -6.119 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 16.014     ;
; -6.109 ; Engine:e1|OldIm[27] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 16.044     ;
; -6.108 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.040     ;
; -6.107 ; Engine:e3|OldIm[30] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 16.024     ;
; -6.102 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.034     ;
; -6.093 ; Engine:e1|OldIm[26] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 16.028     ;
; -6.090 ; Engine:e3|OldIm[29] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 16.007     ;
; -6.089 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.021     ;
; -6.087 ; Engine:e1|OldIm[28] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 16.022     ;
; -6.086 ; Engine:e2|OldIm[4]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.991     ;
; -6.083 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 16.015     ;
; -6.081 ; Engine:e2|OldIm[6]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.986     ;
; -6.078 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.973     ;
; -6.076 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.971     ;
; -6.076 ; Engine:e2|OldIm[10] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.981     ;
; -6.075 ; Engine:e3|OldIm[6]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 15.992     ;
; -6.075 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.970     ;
; -6.072 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.977     ;
; -6.067 ; Engine:e2|OldIm[3]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.972     ;
; -6.064 ; Engine:e3|OldIm[3]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 15.981     ;
; -6.063 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.995     ;
; -6.062 ; Engine:e3|OldIm[5]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.976     ;
; -6.059 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.954     ;
; -6.058 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.990     ;
; -6.057 ; Engine:e3|OldIm[6]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.971     ;
; -6.055 ; Engine:e3|OldIm[3]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.969     ;
; -6.052 ; Engine:e2|OldIm[9]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.957     ;
; -6.045 ; Engine:e3|OldIm[21] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 15.961     ;
; -6.045 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.977     ;
; -6.043 ; Engine:e2|OldIm[13] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.948     ;
; -6.041 ; Engine:e1|OldIm[22] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 15.993     ;
; -6.039 ; Engine:e2|OldIm[8]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.944     ;
; -6.038 ; Engine:e2|OldIm[0]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.943     ;
; -6.030 ; Engine:e3|OldIm[8]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.944     ;
; -6.029 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.924     ;
; -6.027 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.922     ;
; -6.027 ; Engine:e1|OldIm[19] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 15.979     ;
; -6.026 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.958     ;
; -6.024 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.938     ;
; -6.019 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.951     ;
; -6.019 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 15.924     ;
; -6.015 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.910     ;
; -6.014 ; Engine:e3|OldIm[26] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 15.931     ;
; -6.012 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.944     ;
; -6.010 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.942     ;
; -6.010 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.905     ;
; -6.010 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.905     ;
; -6.004 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.918     ;
; -6.000 ; Engine:e3|OldRe[17] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 15.930     ;
; -5.999 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.931     ;
; -5.994 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.926     ;
; -5.993 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.925     ;
; -5.988 ; Engine:e1|OldIm[2]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 15.923     ;
; -5.987 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.901     ;
; -5.986 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.881     ;
; -5.974 ; Engine:e3|OldIm[5]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 15.891     ;
; -5.973 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.905     ;
; -5.972 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.867     ;
; -5.971 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.903     ;
; -5.966 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.861     ;
; -5.958 ; Engine:e3|OldIm[8]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 15.875     ;
; -5.956 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.888     ;
; -5.955 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.887     ;
; -5.954 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.886     ;
; -5.953 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.867     ;
; -5.953 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 15.848     ;
; -5.949 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.881     ;
; -5.948 ; Engine:e3|OldIm[4]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 15.862     ;
; -5.948 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 15.880     ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.449 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a9~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 11.993     ;
; 6.751 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.034     ; 11.686     ;
; 7.014 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 11.411     ;
; 7.031 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 11.355     ;
; 7.164 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.098     ; 11.209     ;
; 7.192 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 11.211     ;
; 7.222 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 11.171     ;
; 7.294 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 11.096     ;
; 7.368 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 11.057     ;
; 7.372 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 11.046     ;
; 7.376 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.096     ; 10.999     ;
; 7.400 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 11.028     ;
; 7.418 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 10.991     ;
; 7.445 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 10.978     ;
; 7.469 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 10.926     ;
; 7.518 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a75~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 10.897     ;
; 7.534 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 10.863     ;
; 7.544 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 10.898     ;
; 7.564 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a229~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.090     ; 10.817     ;
; 7.568 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 10.854     ;
; 7.573 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.075     ; 10.823     ;
; 7.584 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 10.829     ;
; 7.590 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.082     ; 10.799     ;
; 7.590 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 10.849     ;
; 7.622 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.051     ; 10.798     ;
; 7.630 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.760     ;
; 7.632 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 10.838     ;
; 7.637 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 10.795     ;
; 7.647 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 10.762     ;
; 7.659 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.075     ; 10.737     ;
; 7.660 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 10.783     ;
; 7.717 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.050     ; 10.704     ;
; 7.743 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.649     ;
; 7.750 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.640     ;
; 7.771 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 10.642     ;
; 7.772 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.088     ; 10.611     ;
; 7.776 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.100     ; 10.595     ;
; 7.782 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 10.635     ;
; 7.803 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.057     ; 10.611     ;
; 7.804 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 10.624     ;
; 7.815 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.074     ; 10.582     ;
; 7.821 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.048     ; 10.602     ;
; 7.829 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 10.581     ;
; 7.831 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.017      ; 10.657     ;
; 7.832 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 10.596     ;
; 7.843 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.018     ; 10.610     ;
; 7.861 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.072     ; 10.538     ;
; 7.871 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 10.522     ;
; 7.879 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.101     ; 10.491     ;
; 7.906 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 10.530     ;
; 7.922 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 10.487     ;
; 7.924 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 10.509     ;
; 7.933 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 10.486     ;
; 7.943 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a149~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 10.450     ;
; 7.951 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.097     ; 10.423     ;
; 7.959 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.047     ; 10.465     ;
; 7.963 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.069     ; 10.439     ;
; 7.967 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 10.410     ;
; 7.988 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 10.413     ;
; 7.995 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 10.400     ;
; 7.999 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.092     ; 10.380     ;
; 7.999 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a213~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 10.420     ;
; 8.004 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a192~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 10.424     ;
; 8.014 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.009     ; 10.448     ;
; 8.026 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 10.444     ;
; 8.030 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.045     ; 10.396     ;
; 8.034 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.358     ;
; 8.041 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 10.398     ;
; 8.055 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 10.350     ;
; 8.056 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 10.377     ;
; 8.059 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.051     ; 10.361     ;
; 8.063 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.022     ; 10.386     ;
; 8.075 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 10.340     ;
; 8.095 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.055     ; 10.321     ;
; 8.098 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a24~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.018     ; 10.355     ;
; 8.099 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.090     ; 10.282     ;
; 8.111 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 10.282     ;
; 8.121 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a57~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.010     ; 10.340     ;
; 8.130 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 10.274     ;
; 8.137 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 10.255     ;
; 8.144 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a225~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.055     ; 10.272     ;
; 8.146 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.022     ; 10.303     ;
; 8.151 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 10.314     ;
; 8.157 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a7~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 10.283     ;
; 8.160 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 10.265     ;
; 8.181 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a53~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.072     ; 10.218     ;
; 8.183 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 10.221     ;
; 8.189 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.002     ; 10.280     ;
; 8.190 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.050     ; 10.231     ;
; 8.198 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.093     ; 10.180     ;
; 8.200 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a74~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.036     ; 10.235     ;
; 8.205 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 10.203     ;
; 8.209 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a0~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.069     ; 10.193     ;
; 8.215 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.041     ; 10.215     ;
; 8.215 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 10.203     ;
; 8.229 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 10.243     ;
; 8.231 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.159     ;
; 8.232 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 10.210     ;
; 8.243 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.054     ; 10.174     ;
; 8.246 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a97~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.094     ; 10.131     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; Engine:e3|OldIm[9]         ; Engine:e3|OldIm[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[10]        ; Engine:e3|OldIm[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[11]        ; Engine:e3|OldIm[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[12]        ; Engine:e3|OldIm[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[13]        ; Engine:e3|OldIm[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[14]        ; Engine:e3|OldIm[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[15]        ; Engine:e3|OldIm[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[16]        ; Engine:e3|OldIm[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldIm[17]        ; Engine:e3|OldIm[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldRe[1]         ; Engine:e3|OldRe[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldRe[2]         ; Engine:e3|OldRe[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldRe[3]         ; Engine:e3|OldRe[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Engine:e3|OldRe[4]         ; Engine:e3|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Engine:e3|service_req      ; Engine:e3|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[18]        ; Engine:e3|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[19]        ; Engine:e3|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[20]        ; Engine:e3|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[21]        ; Engine:e3|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[22]        ; Engine:e3|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[23]        ; Engine:e3|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[24]        ; Engine:e3|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[25]        ; Engine:e3|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[26]        ; Engine:e3|OldIm[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[27]        ; Engine:e3|OldIm[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[28]        ; Engine:e3|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[29]        ; Engine:e3|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[30]        ; Engine:e3|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[31]        ; Engine:e3|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[18]        ; Engine:e0|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[19]        ; Engine:e0|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[20]        ; Engine:e0|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[21]        ; Engine:e0|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[22]        ; Engine:e0|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[23]        ; Engine:e0|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[24]        ; Engine:e0|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[25]        ; Engine:e0|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[26]        ; Engine:e0|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[27]        ; Engine:e0|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[28]        ; Engine:e0|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[29]        ; Engine:e0|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[30]        ; Engine:e0|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[31]        ; Engine:e0|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[0]         ; Engine:e3|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[1]         ; Engine:e3|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[2]         ; Engine:e3|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[3]         ; Engine:e3|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[4]         ; Engine:e3|OldIm[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[5]         ; Engine:e3|OldIm[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[6]         ; Engine:e3|OldIm[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[7]         ; Engine:e3|OldIm[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldIm[8]         ; Engine:e3|OldIm[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|NewIm[0]         ; Engine:e3|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[0]         ; Engine:e0|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[4]         ; Engine:e0|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[5]         ; Engine:e0|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[6]         ; Engine:e0|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[7]         ; Engine:e0|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[8]         ; Engine:e0|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[9]         ; Engine:e0|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[10]        ; Engine:e0|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[11]        ; Engine:e0|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[12]        ; Engine:e0|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[13]        ; Engine:e0|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[14]        ; Engine:e0|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[15]        ; Engine:e0|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[16]        ; Engine:e0|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldRe[17]        ; Engine:e0|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|NewIm[0]         ; Engine:e0|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[3]   ; Engine2VGA:u3|req_ack[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|state.state_g    ; Engine:e0|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[2]   ; Engine2VGA:u3|req_ack[2]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|service_req      ; Engine:e0|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|state.000    ; Engine2VGA:u3|state.000    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldIm[18]        ; Engine:e0|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldIm[19]        ; Engine:e0|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldIm[20]        ; Engine:e0|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldIm[21]        ; Engine:e0|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e0|OldIm[22]        ; Engine:e0|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[18]        ; Engine:e3|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[19]        ; Engine:e3|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[20]        ; Engine:e3|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[21]        ; Engine:e3|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[22]        ; Engine:e3|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[23]        ; Engine:e3|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[24]        ; Engine:e3|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[25]        ; Engine:e3|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[26]        ; Engine:e3|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[27]        ; Engine:e3|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[28]        ; Engine:e3|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[29]        ; Engine:e3|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[30]        ; Engine:e3|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[31]        ; Engine:e3|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[0]         ; Engine:e3|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[5]         ; Engine:e3|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[6]         ; Engine:e3|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[7]         ; Engine:e3|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Engine:e3|OldRe[8]         ; Engine:e3|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.442 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.465 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.731      ;
; 0.465 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.063      ;
; 0.467 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.065      ;
; 0.487 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.085      ;
; 0.496 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.078      ;
; 0.497 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.085      ;
; 0.499 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.093      ;
; 0.500 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.108      ;
; 0.505 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.115      ;
; 0.508 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.111      ;
; 0.516 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.094      ;
; 0.525 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.083      ;
; 0.525 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.109      ;
; 0.527 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 1.133      ;
; 0.530 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.132      ;
; 0.533 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.140      ;
; 0.560 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.132      ;
; 0.644 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.238      ;
; 0.652 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.656 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.677 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.943      ;
; 0.681 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.947      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.716 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.318      ;
; 0.745 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 1.323      ;
; 0.756 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.358      ;
; 0.757 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.329      ;
; 0.757 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.345      ;
; 0.758 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.360      ;
; 0.759 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.369      ;
; 0.760 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.367      ;
; 0.761 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.368      ;
; 0.764 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.367      ;
; 0.767 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.370      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.376      ;
; 0.783 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.365      ;
; 0.786 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.344      ;
; 0.788 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.398      ;
; 0.789 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.391      ;
; 0.791 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.398      ;
; 0.792 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.792 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.794 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.352      ;
; 0.794 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.392      ;
; 0.794 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.382      ;
; 0.795 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.397      ;
; 0.799 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.383      ;
; 0.800 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.382      ;
; 0.809 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.385      ;
; 0.812 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.388      ;
; 0.820 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.402      ;
; 0.822 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.440      ;
; 0.825 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.407      ;
; 0.830 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.834 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.836 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.838 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.105      ;
; 0.840 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.840 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.841 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.846 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.422      ;
; 0.850 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.117      ;
; 0.851 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.463      ;
; 0.854 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.465      ;
; 0.854 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.121      ;
; 0.859 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.417      ;
; 0.862 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.438      ;
; 0.864 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.131      ;
; 0.865 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.423      ;
; 0.869 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.446      ;
; 0.869 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 1.413      ;
; 0.869 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.136      ;
; 0.871 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.488      ;
; 0.880 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.431      ;
; 0.881 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.496      ;
; 0.882 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.495      ;
; 0.884 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.151      ;
; 0.891 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.158      ;
; 0.896 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.164      ;
; 0.897 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.512      ;
; 0.898 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a190~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.449      ;
; 0.900 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a190~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.325      ; 1.447      ;
; 0.906 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.520      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------+
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[18]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[19]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[20]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[21]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[22]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[23]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[24]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[25]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[26]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[27]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[28]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[29]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[30]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[31]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[18]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[19]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[20]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[21]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[22]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[23]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewIm[24]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[13]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[14]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[15]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[16]      ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[39]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[0]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[10]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[11]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[12]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[17]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[1]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[2]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[3]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[4]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[5]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[6]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[7]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[8]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|NewRe[9]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp2[37]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[0]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[10] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[11] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[12] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[13] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[14] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[15] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[1]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[2]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[3]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[4]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[5]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[6]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[7]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[8]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|ItrCounter[9]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[10]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[11]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[12]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[13]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[14]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[8]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp1[9]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[10]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[11]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[12]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[13]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[14]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[7]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[8]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|temp2[9]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[0]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[10]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[11]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[12]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[17]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[1]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[2]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[3]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[4]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[5]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[6]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[7]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[8]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|NewRe[9]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[10]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[11]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[12]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[13]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[14]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[15]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[16]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[17]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[18]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[19]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[20]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[21]      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[7]       ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e3|temp1[8]       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.185 ; 10.185       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.141 ; 18.361       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.147 ; 18.367       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.148 ; 18.368       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.150 ; 18.370       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.151 ; 18.371       ; 0.220          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.171 ; 18.406       ; 0.235          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a136~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a201~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a222~portb_address_reg0 ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a28~portb_address_reg0  ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a30~portb_address_reg0  ;
; 18.181 ; 18.416       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a31~portb_address_reg0  ;
; 18.182 ; 18.417       ; 0.235          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.863 ; 11.457 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 10.863 ; 11.457 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.779 ; -5.240 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.779 ; -5.240 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 10.728 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 10.728 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.802  ; 7.726  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.938  ; 6.987  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.802  ; 7.726  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 7.450  ; 7.494  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 7.190  ; 7.265  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 10.500 ; 10.395 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 10.224 ; 9.967  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 10.264 ; 10.017 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 10.500 ; 10.395 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 10.079 ; 9.837  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 10.031 ; 9.770  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 9.570  ; 9.379  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 9.566  ; 9.459  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.895  ; 8.689  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 8.277  ; 8.129  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 12.315 ; 12.009 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 12.315 ; 12.009 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 9.199  ; 9.115  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 10.249 ; 10.134 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 11.262 ; 11.013 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 11.767 ; 11.535 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 11.716 ; 11.413 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 11.496 ; 11.213 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 11.460 ; 11.144 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.445  ; 5.370  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 11.167 ; 11.044 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 10.545 ; 10.263 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.310 ; 10.055 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 10.646 ; 10.349 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 10.067 ; 9.861  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 9.861  ; 9.682  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 9.460  ; 9.242  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 11.167 ; 11.044 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 10.337 ; 10.132 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.190  ; 6.047  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 8.776 ; 8.654 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 8.776 ; 8.654 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 6.221 ; 6.266 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.221 ; 6.266 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.048 ; 6.973 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 6.710 ; 6.751 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 6.461 ; 6.531 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.977 ; 4.841 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.864 ; 5.647 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.904 ; 5.696 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 6.127 ; 6.055 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.726 ; 5.522 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.680 ; 5.459 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 5.235 ; 5.081 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 5.232 ; 5.159 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.977 ; 4.841 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 6.255 ; 6.070 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.264 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.679 ; 4.611 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 7.672 ; 7.391 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.679 ; 4.611 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.690 ; 5.592 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 6.659 ; 6.433 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 6.515 ; 6.387 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 6.470 ; 6.274 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 6.251 ; 6.074 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 6.216 ; 6.006 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.783 ; 4.707 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 4.300 ; 4.185 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 5.333 ; 5.155 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 5.109 ; 4.957 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.440 ; 5.249 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.883 ; 4.780 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.686 ; 4.609 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.300 ; 4.185 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.933 ; 5.908 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.145 ; 5.044 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.500 ; 5.359 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.117 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+-----------+-----------------+------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                     ; Note ;
+-----------+-----------------+------------------------------------------------+------+
; 45.0 MHz  ; 45.0 MHz        ; u4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 66.66 MHz ; 66.66 MHz       ; u2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; -5.001 ; -2692.580     ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 7.322  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; CLOCK_50                                       ; 9.791  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.145 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.001 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.946     ;
; -5.000 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.945     ;
; -4.953 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.898     ;
; -4.934 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.857     ;
; -4.901 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.816     ;
; -4.862 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.807     ;
; -4.846 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.791     ;
; -4.804 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.749     ;
; -4.801 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.709     ;
; -4.800 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.708     ;
; -4.799 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.744     ;
; -4.792 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.737     ;
; -4.791 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.714     ;
; -4.764 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.672     ;
; -4.763 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.671     ;
; -4.758 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.703     ;
; -4.753 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.661     ;
; -4.716 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.624     ;
; -4.680 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.625     ;
; -4.679 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.624     ;
; -4.662 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.570     ;
; -4.653 ; Engine:e3|OldIm[7]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.585     ;
; -4.649 ; Engine:e3|OldIm[6]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.572     ;
; -4.646 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.554     ;
; -4.640 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.563     ;
; -4.638 ; Engine:e3|OldIm[1]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.570     ;
; -4.632 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.577     ;
; -4.632 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.577     ;
; -4.632 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.547     ;
; -4.631 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.576     ;
; -4.628 ; Engine:e3|OldIm[3]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.551     ;
; -4.627 ; Engine:e3|OldIm[28] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.559     ;
; -4.626 ; Engine:e3|OldIm[5]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.549     ;
; -4.625 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.533     ;
; -4.609 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.517     ;
; -4.605 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.528     ;
; -4.604 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.512     ;
; -4.600 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.545     ;
; -4.600 ; Engine:e2|OldIm[4]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.515     ;
; -4.599 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.544     ;
; -4.599 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.507     ;
; -4.594 ; Engine:e1|OldIm[27] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 14.541     ;
; -4.594 ; Engine:e2|OldIm[10] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.509     ;
; -4.593 ; Engine:e2|OldIm[6]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.508     ;
; -4.592 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.500     ;
; -4.590 ; Engine:e3|OldIm[8]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.513     ;
; -4.586 ; Engine:e3|OldIm[30] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.518     ;
; -4.584 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.529     ;
; -4.578 ; Engine:e3|OldIm[6]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.510     ;
; -4.577 ; Engine:e1|OldIm[26] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 14.524     ;
; -4.572 ; Engine:e2|OldIm[3]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.487     ;
; -4.567 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.475     ;
; -4.565 ; Engine:e2|OldIm[9]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.480     ;
; -4.565 ; Engine:e1|OldIm[28] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 14.512     ;
; -4.564 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.479     ;
; -4.562 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.470     ;
; -4.561 ; Engine:e3|OldIm[29] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.493     ;
; -4.558 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.466     ;
; -4.557 ; Engine:e2|OldIm[8]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.472     ;
; -4.555 ; Engine:e3|OldIm[3]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.487     ;
; -4.555 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.463     ;
; -4.552 ; Engine:e3|OldIm[4]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.475     ;
; -4.552 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.497     ;
; -4.552 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.460     ;
; -4.552 ; Engine:e2|OldIm[0]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.467     ;
; -4.551 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.459     ;
; -4.551 ; Engine:e2|OldIm[13] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.466     ;
; -4.548 ; Engine:e3|OldIm[21] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 14.479     ;
; -4.541 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.486     ;
; -4.537 ; Engine:e1|OldIm[22] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 14.499     ;
; -4.526 ; Engine:e1|OldIm[19] ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 14.488     ;
; -4.525 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.470     ;
; -4.521 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.444     ;
; -4.521 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.429     ;
; -4.508 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.431     ;
; -4.504 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.412     ;
; -4.503 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.426     ;
; -4.499 ; Engine:e3|OldRe[17] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 14.439     ;
; -4.497 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.420     ;
; -4.495 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 14.410     ;
; -4.493 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.438     ;
; -4.486 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.431     ;
; -4.485 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.430     ;
; -4.483 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.428     ;
; -4.480 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.425     ;
; -4.479 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.424     ;
; -4.478 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.423     ;
; -4.477 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.422     ;
; -4.473 ; Engine:e0|OldRe[21] ; Engine:e0|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 14.403     ;
; -4.471 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.416     ;
; -4.465 ; Engine:e1|OldIm[2]  ; Engine:e1|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 14.412     ;
; -4.464 ; Engine:e3|OldIm[8]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.396     ;
; -4.462 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 14.385     ;
; -4.461 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.406     ;
; -4.457 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.402     ;
; -4.456 ; Engine:e3|OldIm[26] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 14.388     ;
; -4.456 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[23] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 14.401     ;
; -4.451 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.359     ;
; -4.450 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 14.358     ;
; -4.445 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[17] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 14.384     ;
+--------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.322 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a9~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 11.125     ;
; 7.794 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 10.650     ;
; 7.964 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 10.468     ;
; 8.073 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.070     ; 10.320     ;
; 8.092 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.084     ; 10.287     ;
; 8.144 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 10.251     ;
; 8.164 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 10.234     ;
; 8.271 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.052     ; 10.140     ;
; 8.281 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.047     ; 10.135     ;
; 8.283 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 10.099     ;
; 8.336 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.041     ; 10.086     ;
; 8.337 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.033     ; 10.093     ;
; 8.363 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.033     ; 10.067     ;
; 8.368 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a75~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 10.049     ;
; 8.430 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a229~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.076     ; 9.957      ;
; 8.437 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 9.963      ;
; 8.451 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.068     ; 9.944      ;
; 8.455 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.029     ; 9.979      ;
; 8.457 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.037     ; 9.969      ;
; 8.468 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 9.929      ;
; 8.484 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 9.953      ;
; 8.487 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 9.960      ;
; 8.495 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 9.906      ;
; 8.495 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 9.909      ;
; 8.525 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.036     ; 9.902      ;
; 8.527 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.061     ; 9.875      ;
; 8.541 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.014     ; 9.908      ;
; 8.574 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 9.900      ;
; 8.577 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 9.821      ;
; 8.585 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.036     ; 9.842      ;
; 8.592 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 9.828      ;
; 8.600 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.044     ; 9.819      ;
; 8.624 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 9.790      ;
; 8.652 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.059     ; 9.752      ;
; 8.654 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.073     ; 9.736      ;
; 8.662 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 9.769      ;
; 8.672 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 9.785      ;
; 8.674 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.065     ; 9.724      ;
; 8.675 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.086     ; 9.702      ;
; 8.694 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.062     ; 9.707      ;
; 8.705 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 9.727      ;
; 8.705 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.017     ; 9.741      ;
; 8.706 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 9.731      ;
; 8.726 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.033     ; 9.704      ;
; 8.727 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 9.698      ;
; 8.755 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.043     ; 9.665      ;
; 8.762 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.046     ; 9.655      ;
; 8.767 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 9.657      ;
; 8.775 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 9.609      ;
; 8.780 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.056     ; 9.627      ;
; 8.783 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.058     ; 9.622      ;
; 8.789 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.085     ; 9.589      ;
; 8.798 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.083     ; 9.582      ;
; 8.799 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 9.672      ;
; 8.836 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.063     ; 9.564      ;
; 8.837 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 9.637      ;
; 8.837 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 9.594      ;
; 8.841 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.029      ; 9.651      ;
; 8.857 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.036     ; 9.570      ;
; 8.866 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a149~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 9.533      ;
; 8.867 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 9.547      ;
; 8.875 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.023     ; 9.565      ;
; 8.877 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.080     ; 9.506      ;
; 8.882 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.051     ; 9.530      ;
; 8.882 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a57~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 9.587      ;
; 8.888 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 9.509      ;
; 8.908 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a225~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 9.515      ;
; 8.908 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a213~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 9.517      ;
; 8.912 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 9.535      ;
; 8.913 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.064     ; 9.486      ;
; 8.914 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.012     ; 9.537      ;
; 8.928 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 9.539      ;
; 8.934 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 9.509      ;
; 8.946 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a118~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 9.528      ;
; 8.953 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 9.457      ;
; 8.954 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.057     ; 9.452      ;
; 8.958 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.075     ; 9.430      ;
; 8.962 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.041     ; 9.460      ;
; 8.983 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.032     ; 9.448      ;
; 8.994 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 9.443      ;
; 8.994 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.013     ; 9.456      ;
; 8.995 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 9.437      ;
; 9.007 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.066     ; 9.390      ;
; 9.019 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 9.455      ;
; 9.021 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 9.402      ;
; 9.036 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.053     ; 9.374      ;
; 9.045 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a74~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 9.397      ;
; 9.046 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.049     ; 9.368      ;
; 9.047 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a24~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 9.415      ;
; 9.054 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a49~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.081     ; 9.328      ;
; 9.055 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a220~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.073     ; 9.335      ;
; 9.058 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a192~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 9.378      ;
; 9.058 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 9.365      ;
; 9.066 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 9.378      ;
; 9.073 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a285~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 9.389      ;
; 9.080 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a227~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.067     ; 9.316      ;
; 9.087 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a7~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 9.357      ;
; 9.093 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.044     ; 9.326      ;
; 9.100 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.078     ; 9.285      ;
; 9.102 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a97~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.079     ; 9.282      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; Engine:e3|service_req      ; Engine:e3|service_req      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[18]        ; Engine:e3|OldIm[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[19]        ; Engine:e3|OldIm[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[20]        ; Engine:e3|OldIm[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[21]        ; Engine:e3|OldIm[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[22]        ; Engine:e3|OldIm[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[23]        ; Engine:e3|OldIm[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[24]        ; Engine:e3|OldIm[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldIm[25]        ; Engine:e3|OldIm[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[18]        ; Engine:e0|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[19]        ; Engine:e0|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[20]        ; Engine:e0|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[21]        ; Engine:e0|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[22]        ; Engine:e0|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[23]        ; Engine:e0|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[24]        ; Engine:e0|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[25]        ; Engine:e0|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[26]        ; Engine:e0|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[27]        ; Engine:e0|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[28]        ; Engine:e0|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[29]        ; Engine:e0|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[30]        ; Engine:e0|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[31]        ; Engine:e0|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|NewIm[0]         ; Engine:e3|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[0]         ; Engine:e0|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[4]         ; Engine:e0|OldRe[4]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[5]         ; Engine:e0|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[6]         ; Engine:e0|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[7]         ; Engine:e0|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[8]         ; Engine:e0|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[9]         ; Engine:e0|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[10]        ; Engine:e0|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[11]        ; Engine:e0|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[12]        ; Engine:e0|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[13]        ; Engine:e0|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[14]        ; Engine:e0|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[15]        ; Engine:e0|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[16]        ; Engine:e0|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|OldRe[17]        ; Engine:e0|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|NewIm[0]         ; Engine:e0|NewIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[3]   ; Engine2VGA:u3|req_ack[3]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[0]   ; Engine2VGA:u3|req_ack[0]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e0|state.state_g    ; Engine:e0|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[2]   ; Engine2VGA:u3|req_ack[2]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|req_ack[1]   ; Engine2VGA:u3|req_ack[1]   ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|state.000    ; Engine2VGA:u3|state.000    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine2VGA:u3|write_iWR_en ; Engine2VGA:u3|write_iWR_en ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[18]        ; Engine:e3|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[19]        ; Engine:e3|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[20]        ; Engine:e3|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[21]        ; Engine:e3|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[22]        ; Engine:e3|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[23]        ; Engine:e3|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[24]        ; Engine:e3|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[25]        ; Engine:e3|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[26]        ; Engine:e3|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[27]        ; Engine:e3|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[28]        ; Engine:e3|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[29]        ; Engine:e3|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[30]        ; Engine:e3|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[31]        ; Engine:e3|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[0]         ; Engine:e3|OldRe[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[5]         ; Engine:e3|OldRe[5]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[6]         ; Engine:e3|OldRe[6]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[7]         ; Engine:e3|OldRe[7]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[8]         ; Engine:e3|OldRe[8]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[9]         ; Engine:e3|OldRe[9]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[10]        ; Engine:e3|OldRe[10]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[11]        ; Engine:e3|OldRe[11]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[12]        ; Engine:e3|OldRe[12]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[13]        ; Engine:e3|OldRe[13]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[14]        ; Engine:e3|OldRe[14]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[15]        ; Engine:e3|OldRe[15]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[16]        ; Engine:e3|OldRe[16]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|OldRe[17]        ; Engine:e3|OldRe[17]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e3|state.state_g    ; Engine:e3|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|state.state_g    ; Engine:e2|state.state_g    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[28]        ; Engine:e2|OldIm[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[29]        ; Engine:e2|OldIm[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[30]        ; Engine:e2|OldIm[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[31]        ; Engine:e2|OldIm[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldRe[18]        ; Engine:e2|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[18]        ; Engine:e1|OldRe[18]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[19]        ; Engine:e1|OldRe[19]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[20]        ; Engine:e1|OldRe[20]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[21]        ; Engine:e1|OldRe[21]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[22]        ; Engine:e1|OldRe[22]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[23]        ; Engine:e1|OldRe[23]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[24]        ; Engine:e1|OldRe[24]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[25]        ; Engine:e1|OldRe[25]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[26]        ; Engine:e1|OldRe[26]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[27]        ; Engine:e1|OldRe[27]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[28]        ; Engine:e1|OldRe[28]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[29]        ; Engine:e1|OldRe[29]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[30]        ; Engine:e1|OldRe[30]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e1|OldRe[31]        ; Engine:e1|OldRe[31]        ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[0]         ; Engine:e2|OldIm[0]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[1]         ; Engine:e2|OldIm[1]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[2]         ; Engine:e2|OldIm[2]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Engine:e2|OldIm[3]         ; Engine:e2|OldIm[3]         ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.401 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.643      ;
; 0.420 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.459 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.992      ;
; 0.460 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.993      ;
; 0.479 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.013      ;
; 0.485 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.003      ;
; 0.487 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.011      ;
; 0.490 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.019      ;
; 0.492 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.035      ;
; 0.497 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.042      ;
; 0.499 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.037      ;
; 0.507 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.021      ;
; 0.516 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.036      ;
; 0.517 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.011      ;
; 0.518 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.059      ;
; 0.518 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.056      ;
; 0.523 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.065      ;
; 0.548 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.056      ;
; 0.600 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.849      ;
; 0.620 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.862      ;
; 0.620 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.149      ;
; 0.621 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.863      ;
; 0.625 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.625 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.625 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.867      ;
; 0.627 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.686 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.224      ;
; 0.714 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.252      ;
; 0.717 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.259      ;
; 0.721 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.313      ; 1.235      ;
; 0.728 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.266      ;
; 0.729 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.274      ;
; 0.731 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.273      ;
; 0.731 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.269      ;
; 0.731 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.255      ;
; 0.732 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.240      ;
; 0.734 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.272      ;
; 0.735 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.735 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.737 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.279      ;
; 0.754 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.333      ; 1.288      ;
; 0.758 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.276      ;
; 0.759 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.304      ;
; 0.759 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.297      ;
; 0.761 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.255      ;
; 0.761 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.285      ;
; 0.762 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 1.300      ;
; 0.763 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.305      ;
; 0.767 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.768 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.262      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 1.289      ;
; 0.769 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.289      ;
; 0.771 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.774 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.017      ;
; 0.775 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.287      ;
; 0.775 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.018      ;
; 0.776 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.288      ;
; 0.777 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.020      ;
; 0.778 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.021      ;
; 0.784 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.027      ;
; 0.785 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.303      ;
; 0.787 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 1.305      ;
; 0.790 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.033      ;
; 0.791 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.345      ;
; 0.803 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.046      ;
; 0.807 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.050      ;
; 0.807 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.051      ;
; 0.810 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.322      ;
; 0.811 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.310      ; 1.322      ;
; 0.812 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.359      ;
; 0.819 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.062      ;
; 0.820 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.364      ;
; 0.825 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.337      ;
; 0.826 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.069      ;
; 0.829 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.323      ;
; 0.829 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.293      ; 1.323      ;
; 0.831 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.383      ;
; 0.836 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.316      ;
; 0.845 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.393      ;
; 0.845 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.331      ;
; 0.845 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.396      ;
; 0.858 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.406      ;
; 0.862 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a190~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.348      ;
; 0.864 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a190~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.346      ;
; 0.868 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.418      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+
; 4.701 ; 4.919        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|OldRe[17]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[10] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[13] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[14] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[15] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[16] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[17] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[18] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[19] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[1]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[20] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[21] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[22] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[5]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[6]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|latched_word[9]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e0|temp2[39]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[0]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[10]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[11]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[12]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[17]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[18]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[19]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[1]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[20]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[21]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[22]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[23]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[24]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[25]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[26]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[27]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[28]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[29]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[2]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[30]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[31]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[3]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[4]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[5]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[6]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[7]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[8]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|NewRe[9]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[10]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[11]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[12]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[13]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[14]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[15]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[16]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[17]        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[1]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[2]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[3]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[4]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[5]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[6]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[7]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[8]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|OldRe[9]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[32] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[33] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[34] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[35] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[36] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[37] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[38] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[39] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[40] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[51] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[52] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[53] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[54] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[55] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[56] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e1|latched_word[58] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|NewIm[0]         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[0]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[21] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[32] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[33] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[34] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[35] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[36] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[37] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[38] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[39] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[40] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[41] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[42] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[43] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[44] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[45] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[46] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[47] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[48] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Engine:e2|latched_word[49] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.791  ; 9.791        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.208 ; 10.208       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[6]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[7]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[8]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[9]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[2]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[3]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[4]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[5]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[6]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[7]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[8]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_R[9]                                                                                           ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[0]                  ;
; 18.145 ; 18.363       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[4]                  ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[2]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[3]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[4]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_G[5]                                                                                           ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[9]                                                                                              ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[1]                  ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[2]                  ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[3]                  ;
; 18.147 ; 18.365       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|address_reg_b[5]                  ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[2]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[3]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[4]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[5]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[6]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[7]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[8]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|Cur_Color_B[9]                                                                                           ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[1]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[2]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[7]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[8]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[9]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[2]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[0]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[3]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_H_SYNC                                                                                              ;
; 18.148 ; 18.366       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[10]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[11]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[12]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[13]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[14]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[15]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[16]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[17]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oAddress[18]                                                                                             ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]                                                                                              ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_X[1]                                                                                              ;
; 18.149 ; 18.367       ; 0.218          ; High Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|VGA_Controller:u0|oCoord_Y[1]                                                                                              ;
; 18.179 ; 18.412       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 18.193 ; 18.426       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a172~portb_address_reg0 ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[0]                                                                                                                ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[10]                                                                                                               ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[11]                                                                                                               ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[12]                                                                                                               ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[13]                                                                                                               ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[14]                                                                                                               ;
; 18.194 ; 18.427       ; 0.233          ; Low Pulse Width  ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[15]                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 9.738 ; 10.356 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 9.738 ; 10.356 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -4.270 ; -4.563 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -4.270 ; -4.563 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 9.789  ; 9.807  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 9.789  ; 9.807  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.160  ; 6.967  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.354  ; 6.312  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.160  ; 6.967  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 6.822  ; 6.757  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 6.586  ; 6.553  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 9.758  ; 9.447  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 9.508  ; 9.076  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 9.540  ; 9.133  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 9.758  ; 9.447  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 9.352  ; 8.971  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 9.306  ; 8.909  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 8.863  ; 8.557  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 8.880  ; 8.614  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.201  ; 7.943  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 7.721  ; 7.377  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.621  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 11.495 ; 10.904 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 11.495 ; 10.904 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 8.523  ; 8.300  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 9.525  ; 9.203  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 10.485 ; 10.014 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 10.935 ; 10.442 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 10.870 ; 10.352 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 10.656 ; 10.165 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 10.629 ; 10.115 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.080  ; 4.907  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 10.330 ; 10.008 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 9.750  ; 9.320  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 9.528  ; 9.124  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 9.847  ; 9.406  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 9.297  ; 8.945  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 9.106  ; 8.792  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 8.736  ; 8.395  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 10.330 ; 10.008 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 9.558  ; 9.187  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.757  ; 5.525  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.469  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 8.009 ; 7.851 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 8.009 ; 7.851 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 5.697 ; 5.655 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 5.697 ; 5.655 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 6.468 ; 6.283 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 6.144 ; 6.081 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 5.918 ; 5.885 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 4.624 ; 4.430 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.486 ; 5.141 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.519 ; 5.196 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.725 ; 5.496 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.337 ; 5.040 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 5.294 ; 4.982 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.867 ; 4.642 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.884 ; 4.697 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.624 ; 4.430 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.865 ; 5.510 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.120 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 4.353 ; 4.205 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 7.206 ; 6.707 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.353 ; 4.205 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.316 ; 5.074 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 6.235 ; 5.849 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 6.111 ; 5.792 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 6.053 ; 5.710 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.839 ; 5.522 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.814 ; 5.473 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.470 ; 4.300 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.999 ; 3.826 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.966 ; 4.705 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.754 ; 4.519 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.068 ; 4.799 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.539 ; 4.355 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.358 ; 4.209 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.999 ; 3.826 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.524 ; 5.368 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.793 ; 4.592 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 5.122 ; 4.895 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.970 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 1.673  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 12.403 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; 4.757  ; 0.000         ;
; CLOCK_50                                       ; 9.400  ; 0.000         ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.185 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.673 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.263      ;
; 1.766 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.175      ;
; 1.774 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.185      ;
; 1.794 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.147      ;
; 1.803 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.156      ;
; 1.803 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.132      ;
; 1.811 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.148      ;
; 1.832 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.103      ;
; 1.840 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.095      ;
; 1.842 ; Engine:e2|OldIm[14] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.094      ;
; 1.856 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.103      ;
; 1.860 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.076      ;
; 1.863 ; Engine:e2|OldIm[4]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.073      ;
; 1.864 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.095      ;
; 1.866 ; Engine:e3|NewIm[17] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.075      ;
; 1.866 ; Engine:e2|OldIm[10] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.070      ;
; 1.867 ; Engine:e2|OldIm[6]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.069      ;
; 1.871 ; Engine:e2|OldIm[3]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.065      ;
; 1.876 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.059      ;
; 1.881 ; Engine:e2|OldIm[9]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.055      ;
; 1.883 ; Engine:e2|OldIm[13] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.053      ;
; 1.885 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.050      ;
; 1.886 ; Engine:e3|NewIm[14] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.055      ;
; 1.887 ; Engine:e2|OldIm[8]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.049      ;
; 1.888 ; Engine:e2|OldIm[0]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.048      ;
; 1.892 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.044      ;
; 1.893 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.066      ;
; 1.895 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.064      ;
; 1.900 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.041      ;
; 1.901 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.058      ;
; 1.904 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.037      ;
; 1.905 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.030      ;
; 1.908 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.051      ;
; 1.913 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.022      ;
; 1.915 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.044      ;
; 1.916 ; Engine:e3|OldIm[3]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.025      ;
; 1.916 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.043      ;
; 1.918 ; Engine:e3|OldIm[5]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.023      ;
; 1.923 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.018      ;
; 1.924 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 8.011      ;
; 1.927 ; Engine:e3|OldIm[6]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.014      ;
; 1.928 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.013      ;
; 1.928 ; Engine:e3|NewIm[17] ; Engine:e3|temp2[36] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 8.008      ;
; 1.928 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.031      ;
; 1.929 ; Engine:e3|OldIm[8]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.012      ;
; 1.932 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.009      ;
; 1.934 ; Engine:e3|NewIm[9]  ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.007      ;
; 1.937 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.022      ;
; 1.940 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.995      ;
; 1.941 ; Engine:e3|NewIm[16] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 8.000      ;
; 1.944 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.991      ;
; 1.945 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.014      ;
; 1.945 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.990      ;
; 1.946 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.013      ;
; 1.947 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.012      ;
; 1.948 ; Engine:e3|NewIm[14] ; Engine:e3|temp2[36] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.988      ;
; 1.950 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.009      ;
; 1.951 ; Engine:e3|OldIm[7]  ; Engine:e3|NewIm[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.990      ;
; 1.951 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.990      ;
; 1.952 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 8.007      ;
; 1.957 ; Engine:e3|OldIm[9]  ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.978      ;
; 1.958 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.977      ;
; 1.960 ; Engine:e2|OldIm[2]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.976      ;
; 1.963 ; Engine:e3|NewIm[17] ; Engine:e3|temp2[35] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.973      ;
; 1.968 ; Engine:e2|OldIm[5]  ; Engine:e2|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.968      ;
; 1.969 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.966      ;
; 1.970 ; Engine:e3|NewIm[10] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.971      ;
; 1.972 ; Engine:e3|NewIm[17] ; Engine:e3|temp2[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.966      ;
; 1.974 ; Engine:e3|OldIm[1]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.976      ;
; 1.976 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.983      ;
; 1.977 ; Engine:e3|OldIm[7]  ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.973      ;
; 1.977 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[14] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.958      ;
; 1.979 ; Engine:e3|OldIm[1]  ; Engine:e3|NewIm[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.962      ;
; 1.979 ; Engine:e3|OldIm[10] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.980      ;
; 1.980 ; Engine:e3|NewIm[11] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.961      ;
; 1.981 ; Engine:e3|OldIm[13] ; Engine:e3|NewRe[16] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.954      ;
; 1.981 ; Engine:e2|OldIm[7]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.955      ;
; 1.983 ; Engine:e3|NewIm[14] ; Engine:e3|temp2[35] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.953      ;
; 1.984 ; Engine:e3|OldIm[4]  ; Engine:e3|NewIm[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.957      ;
; 1.984 ; Engine:e3|OldIm[28] ; Engine:e3|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.966      ;
; 1.984 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[29] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.975      ;
; 1.985 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.974      ;
; 1.985 ; Engine:e2|OldIm[12] ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.951      ;
; 1.987 ; Engine:e3|OldIm[15] ; Engine:e3|NewRe[26] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.972      ;
; 1.989 ; Engine:e3|NewIm[13] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.952      ;
; 1.989 ; Engine:e3|NewIm[24] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.951      ;
; 1.990 ; Engine:e3|OldIm[17] ; Engine:e3|NewRe[30] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.969      ;
; 1.991 ; Engine:e3|OldIm[12] ; Engine:e3|NewRe[13] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.944      ;
; 1.992 ; Engine:e3|NewIm[14] ; Engine:e3|temp2[27] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.946      ;
; 1.993 ; Engine:e3|NewIm[17] ; Engine:e3|temp2[39] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.939      ;
; 1.996 ; Engine:e3|NewIm[15] ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.945      ;
; 1.996 ; Engine:e3|NewIm[9]  ; Engine:e3|temp2[36] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.940      ;
; 1.997 ; Engine:e3|OldIm[16] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.938      ;
; 2.003 ; Engine:e3|NewIm[16] ; Engine:e3|temp2[36] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.933      ;
; 2.003 ; Engine:e2|OldIm[1]  ; Engine:e2|NewRe[31] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.933      ;
; 2.005 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.954      ;
; 2.006 ; Engine:e3|NewIm[4]  ; Engine:e3|temp2[38] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 7.950      ;
; 2.006 ; Engine:e3|OldIm[14] ; Engine:e3|NewRe[28] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 7.953      ;
; 2.013 ; Engine:e3|NewIm[14] ; Engine:e3|temp2[39] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 7.919      ;
; 2.017 ; Engine:e3|OldIm[11] ; Engine:e3|NewRe[15] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.918      ;
+-------+---------------------+---------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.403 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a9~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.024      ; 6.063      ;
; 12.676 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a219~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.020      ; 5.786      ;
; 12.742 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 5.673      ;
; 12.764 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a199~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.010      ; 5.688      ;
; 12.805 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 5.606      ;
; 12.822 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 5.592      ;
; 12.830 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.040     ; 5.572      ;
; 12.883 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a195~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.010     ; 5.549      ;
; 12.909 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a17~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 5.494      ;
; 12.940 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.009     ; 5.493      ;
; 12.966 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a162~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.007     ; 5.469      ;
; 12.987 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a214~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 5.460      ;
; 12.990 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a271~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.027     ; 5.425      ;
; 13.008 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a223~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 5.442      ;
; 13.011 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a204~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.014      ; 5.445      ;
; 13.011 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a229~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.034     ; 5.397      ;
; 13.013 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a154~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.028     ; 5.401      ;
; 13.040 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a75~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 5.386      ;
; 13.053 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.017     ; 5.372      ;
; 13.056 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a235~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.366      ;
; 13.061 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a197~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.360      ;
; 13.078 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a198~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 5.368      ;
; 13.099 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a130~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.370      ;
; 13.103 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a146~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 5.343      ;
; 13.103 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 5.315      ;
; 13.105 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 5.326      ;
; 13.111 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a215~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.044      ; 5.375      ;
; 13.115 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a115~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.030      ; 5.357      ;
; 13.117 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a203~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.004     ; 5.321      ;
; 13.119 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a226~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 5.327      ;
; 13.127 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 5.291      ;
; 13.127 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a250~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 5.309      ;
; 13.129 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 5.319      ;
; 13.142 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 5.270      ;
; 13.144 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a125~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.014      ; 5.312      ;
; 13.151 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a65~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.041     ; 5.250      ;
; 13.162 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a67~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.042     ; 5.238      ;
; 13.165 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.018     ; 5.259      ;
; 13.173 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.248      ;
; 13.180 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 5.263      ;
; 13.183 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a69~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.058      ; 5.317      ;
; 13.186 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a22~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.038     ; 5.218      ;
; 13.186 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a221~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.005     ; 5.251      ;
; 13.191 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a161~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 5.259      ;
; 13.197 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 5.237      ;
; 13.197 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a110~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.006      ; 5.251      ;
; 13.206 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.024     ; 5.212      ;
; 13.214 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a147~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.000      ; 5.228      ;
; 13.215 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a144~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.224      ;
; 13.218 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a265~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 5.235      ;
; 13.225 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a218~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.016     ; 5.201      ;
; 13.241 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.039     ; 5.162      ;
; 13.248 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a41~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.049      ; 5.243      ;
; 13.253 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.020     ; 5.169      ;
; 13.256 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.213      ;
; 13.256 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a18~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.010     ; 5.176      ;
; 13.267 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a77~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.019     ; 5.156      ;
; 13.271 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a165~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 5.160      ;
; 13.286 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a114~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 5.126      ;
; 13.286 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a57~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.043      ; 5.199      ;
; 13.290 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a213~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.001     ; 5.151      ;
; 13.290 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a113~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.023      ; 5.175      ;
; 13.294 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a129~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.020      ; 5.168      ;
; 13.295 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a35~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.005      ; 5.152      ;
; 13.299 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a149~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.026     ; 5.117      ;
; 13.303 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.002      ; 5.141      ;
; 13.303 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a210~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.039      ; 5.178      ;
; 13.304 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 5.108      ;
; 13.308 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a237~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.010     ; 5.124      ;
; 13.313 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a225~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.001      ; 5.130      ;
; 13.320 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a151~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.020      ; 5.142      ;
; 13.321 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a24~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.042      ; 5.163      ;
; 13.322 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.011     ; 5.109      ;
; 13.326 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a193~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.002      ; 5.118      ;
; 13.330 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a82~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.035     ; 5.077      ;
; 13.330 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.021     ; 5.091      ;
; 13.331 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a231~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.004      ; 5.115      ;
; 13.335 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a202~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.006     ; 5.101      ;
; 13.345 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a101~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.007      ; 5.104      ;
; 13.348 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a192~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.016      ; 5.110      ;
; 13.348 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a163~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.027      ; 5.121      ;
; 13.349 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a187~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.011      ; 5.104      ;
; 13.366 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a6~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.073      ;
; 13.370 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a74~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.018      ; 5.090      ;
; 13.372 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a53~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.014     ; 5.056      ;
; 13.372 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a257~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 5.085      ;
; 13.373 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.036     ; 5.033      ;
; 13.375 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a233~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.015      ; 5.082      ;
; 13.380 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a99~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.008      ; 5.070      ;
; 13.382 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a97~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.030     ; 5.030      ;
; 13.394 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.014     ; 5.034      ;
; 13.400 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a91~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.003     ; 5.039      ;
; 13.402 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a170~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.038      ; 5.078      ;
; 13.411 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a207~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.008     ; 5.023      ;
; 13.411 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a205~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.009      ; 5.040      ;
; 13.419 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a254~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.037      ; 5.060      ;
; 13.423 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a0~portb_address_reg0   ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.009     ; 5.010      ;
; 13.423 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.013      ; 5.032      ;
; 13.426 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~portb_address_reg0 ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; -0.031     ; 4.985      ;
; 13.430 ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; VGA:vpg|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_gfc1:auto_generated|ram_block1a0~porta_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 18.433       ; 0.039      ; 5.051      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+--------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; Engine:e3|OldRe[5]       ; Engine:e3|OldRe[5]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[6]       ; Engine:e3|OldRe[6]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[7]       ; Engine:e3|OldRe[7]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[8]       ; Engine:e3|OldRe[8]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[9]       ; Engine:e3|OldRe[9]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[10]      ; Engine:e3|OldRe[10]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[11]      ; Engine:e3|OldRe[11]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[12]      ; Engine:e3|OldRe[12]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[13]      ; Engine:e3|OldRe[13]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[14]      ; Engine:e3|OldRe[14]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[15]      ; Engine:e3|OldRe[15]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[16]      ; Engine:e3|OldRe[16]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Engine:e3|OldRe[17]      ; Engine:e3|OldRe[17]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Engine:e3|service_req    ; Engine:e3|service_req    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[18]      ; Engine:e3|OldIm[18]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[19]      ; Engine:e3|OldIm[19]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[20]      ; Engine:e3|OldIm[20]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[21]      ; Engine:e3|OldIm[21]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[22]      ; Engine:e3|OldIm[22]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[23]      ; Engine:e3|OldIm[23]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[24]      ; Engine:e3|OldIm[24]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[25]      ; Engine:e3|OldIm[25]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[26]      ; Engine:e3|OldIm[26]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[27]      ; Engine:e3|OldIm[27]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[28]      ; Engine:e3|OldIm[28]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[29]      ; Engine:e3|OldIm[29]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[30]      ; Engine:e3|OldIm[30]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[31]      ; Engine:e3|OldIm[31]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[18]      ; Engine:e0|OldRe[18]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[19]      ; Engine:e0|OldRe[19]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[20]      ; Engine:e0|OldRe[20]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[21]      ; Engine:e0|OldRe[21]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[22]      ; Engine:e0|OldRe[22]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[23]      ; Engine:e0|OldRe[23]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[24]      ; Engine:e0|OldRe[24]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[25]      ; Engine:e0|OldRe[25]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[26]      ; Engine:e0|OldRe[26]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[27]      ; Engine:e0|OldRe[27]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[28]      ; Engine:e0|OldRe[28]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[29]      ; Engine:e0|OldRe[29]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[30]      ; Engine:e0|OldRe[30]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[31]      ; Engine:e0|OldRe[31]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[0]       ; Engine:e3|OldIm[0]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[1]       ; Engine:e3|OldIm[1]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[2]       ; Engine:e3|OldIm[2]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[3]       ; Engine:e3|OldIm[3]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[4]       ; Engine:e3|OldIm[4]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[5]       ; Engine:e3|OldIm[5]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[6]       ; Engine:e3|OldIm[6]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[7]       ; Engine:e3|OldIm[7]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|OldIm[8]       ; Engine:e3|OldIm[8]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e3|NewIm[0]       ; Engine:e3|NewIm[0]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[0]       ; Engine:e0|OldRe[0]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[4]       ; Engine:e0|OldRe[4]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[5]       ; Engine:e0|OldRe[5]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[6]       ; Engine:e0|OldRe[6]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[7]       ; Engine:e0|OldRe[7]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[8]       ; Engine:e0|OldRe[8]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[9]       ; Engine:e0|OldRe[9]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[10]      ; Engine:e0|OldRe[10]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[11]      ; Engine:e0|OldRe[11]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[12]      ; Engine:e0|OldRe[12]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[13]      ; Engine:e0|OldRe[13]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[14]      ; Engine:e0|OldRe[14]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[15]      ; Engine:e0|OldRe[15]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[16]      ; Engine:e0|OldRe[16]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[17]      ; Engine:e0|OldRe[17]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|NewIm[0]       ; Engine:e0|NewIm[0]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[3] ; Engine2VGA:u3|req_ack[3] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[0] ; Engine2VGA:u3|req_ack[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|state.state_g  ; Engine:e0|state.state_g  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[2] ; Engine2VGA:u3|req_ack[2] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|req_ack[1] ; Engine2VGA:u3|req_ack[1] ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|service_req    ; Engine:e0|service_req    ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine2VGA:u3|state.000  ; Engine2VGA:u3|state.000  ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[18]      ; Engine:e0|OldIm[18]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[19]      ; Engine:e0|OldIm[19]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[20]      ; Engine:e0|OldIm[20]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[21]      ; Engine:e0|OldIm[21]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[22]      ; Engine:e0|OldIm[22]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[23]      ; Engine:e0|OldIm[23]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[24]      ; Engine:e0|OldIm[24]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[25]      ; Engine:e0|OldIm[25]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[26]      ; Engine:e0|OldIm[26]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[27]      ; Engine:e0|OldIm[27]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[28]      ; Engine:e0|OldIm[28]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[29]      ; Engine:e0|OldIm[29]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[30]      ; Engine:e0|OldIm[30]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[31]      ; Engine:e0|OldIm[31]      ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[1]       ; Engine:e0|OldRe[1]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[2]       ; Engine:e0|OldRe[2]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldRe[3]       ; Engine:e0|OldRe[3]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[0]       ; Engine:e0|OldIm[0]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[1]       ; Engine:e0|OldIm[1]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[2]       ; Engine:e0|OldIm[2]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[3]       ; Engine:e0|OldIm[3]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[4]       ; Engine:e0|OldIm[4]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[5]       ; Engine:e0|OldIm[5]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[6]       ; Engine:e0|OldIm[6]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Engine:e0|OldIm[7]       ; Engine:e0|OldIm[7]       ; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------+--------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.182 ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC  ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.205 ; VGA:vpg|VGA_Controller:u0|oCoord_X[0]  ; VGA:vpg|VGA_Controller:u0|oAddress[0]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.499      ;
; 0.207 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.501      ;
; 0.212 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|V_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.505      ;
; 0.221 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.506      ;
; 0.223 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.199      ; 0.526      ;
; 0.226 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.532      ;
; 0.227 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.524      ;
; 0.228 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.517      ;
; 0.231 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.510      ;
; 0.235 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.197      ; 0.536      ;
; 0.235 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.533      ;
; 0.240 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.542      ;
; 0.244 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.524      ;
; 0.249 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.523      ;
; 0.259 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.518      ;
; 0.272 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.540      ;
; 0.288 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[9]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a286~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.578      ;
; 0.300 ; VGA:vpg|VGA_Controller:u0|V_Cont[3]    ; VGA:vpg|VGA_Controller:u0|V_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|V_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|V_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|V_Cont[1]    ; VGA:vpg|VGA_Controller:u0|V_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[1]    ; VGA:vpg|VGA_Controller:u0|H_Cont[1]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[9]    ; VGA:vpg|VGA_Controller:u0|H_Cont[9]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|H_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[3]    ; VGA:vpg|VGA_Controller:u0|H_Cont[3]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|H_Cont[2]    ; VGA:vpg|VGA_Controller:u0|H_Cont[2]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|V_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|V_Cont[7]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|V_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|H_Cont[5]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.310 ; VGA:vpg|VGA_Controller:u0|V_Cont[0]    ; VGA:vpg|VGA_Controller:u0|V_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.313 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|V_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.314 ; VGA:vpg|VGA_Controller:u0|H_Cont[0]    ; VGA:vpg|VGA_Controller:u0|H_Cont[0]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.438      ;
; 0.315 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|H_Cont[8]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.439      ;
; 0.315 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|H_Cont[6]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.439      ;
; 0.315 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|H_Cont[4]                                                                                                ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.439      ;
; 0.317 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.615      ;
; 0.340 ; VGA:vpg|VGA_Controller:u0|oAddress[4]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.642      ;
; 0.347 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.645      ;
; 0.350 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.652      ;
; 0.350 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.635      ;
; 0.353 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.650      ;
; 0.354 ; VGA:vpg|VGA_Controller:u0|oCoord_X[3]  ; VGA:vpg|VGA_Controller:u0|oAddress[3]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.479      ;
; 0.354 ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]  ; VGA:vpg|VGA_Controller:u0|oAddress[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.479      ;
; 0.355 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.652      ;
; 0.356 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.662      ;
; 0.356 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.654      ;
; 0.359 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.661      ;
; 0.360 ; VGA:vpg|VGA_Controller:u0|oAddress[10] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 0.634      ;
; 0.363 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.661      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[8]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a291~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.674      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.666      ;
; 0.368 ; VGA:vpg|VGA_Controller:u0|oAddress[11] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.661      ;
; 0.370 ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]  ; VGA:vpg|VGA_Controller:u0|oAddress[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.495      ;
; 0.370 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 0.638      ;
; 0.371 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.673      ;
; 0.371 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.656      ;
; 0.372 ; VGA:vpg|VGA_Controller:u0|V_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]  ; VGA:vpg|VGA_Controller:u0|oAddress[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.498      ;
; 0.374 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.653      ;
; 0.376 ; VGA:vpg|VGA_Controller:u0|H_Cont[5]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[5]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.502      ;
; 0.378 ; VGA:vpg|VGA_Controller:u0|V_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.504      ;
; 0.378 ; VGA:vpg|VGA_Controller:u0|V_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.504      ;
; 0.380 ; VGA:vpg|VGA_Controller:u0|oAddress[12] ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a121~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.660      ;
; 0.380 ; VGA:vpg|VGA_Controller:u0|H_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.506      ;
; 0.381 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.660      ;
; 0.382 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.697      ;
; 0.383 ; VGA:vpg|VGA_Controller:u0|V_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.509      ;
; 0.384 ; VGA:vpg|VGA_Controller:u0|H_Cont[4]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[4]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.510      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.664      ;
; 0.385 ; VGA:vpg|VGA_Controller:u0|V_Cont[2]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[2]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.511      ;
; 0.386 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a59~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.665      ;
; 0.388 ; VGA:vpg|VGA_Controller:u0|V_Cont[7]    ; VGA:vpg|VGA_Controller:u0|oCoord_Y[7]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.514      ;
; 0.390 ; VGA:vpg|VGA_Controller:u0|oAddress[5]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.649      ;
; 0.391 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.664      ;
; 0.393 ; VGA:vpg|VGA_Controller:u0|oAddress[3]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.652      ;
; 0.394 ; VGA:vpg|VGA_Controller:u0|oAddress[9]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.667      ;
; 0.395 ; VGA:vpg|VGA_Controller:u0|H_Cont[6]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[6]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.521      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.701      ;
; 0.396 ; VGA:vpg|VGA_Controller:u0|V_Cont[9]    ; VGA:vpg|VGA_Controller:u0|oVGA_V_SYNC                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.523      ;
; 0.397 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a33~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.705      ;
; 0.399 ; VGA:vpg|VGA_Controller:u0|H_Cont[8]    ; VGA:vpg|VGA_Controller:u0|oCoord_X[8]                                                                                              ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.525      ;
; 0.400 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a66~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 0.671      ;
; 0.407 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.720      ;
; 0.410 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.683      ;
; 0.413 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a94~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 0.686      ;
; 0.416 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.724      ;
; 0.419 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.729      ;
; 0.419 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 0.730      ;
; 0.425 ; VGA:vpg|VGA_Controller:u0|oAddress[7]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a90~portb_address_reg0  ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.684      ;
; 0.429 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a5~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 0.688      ;
; 0.430 ; VGA:vpg|VGA_Controller:u0|oAddress[0]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a292~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 0.740      ;
; 0.437 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a116~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 0.682      ;
; 0.438 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a281~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.690      ;
; 0.442 ; VGA:vpg|VGA_Controller:u0|oAddress[1]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a190~portb_address_reg0 ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.694      ;
; 0.448 ; VGA:vpg|VGA_Controller:u0|oAddress[2]  ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a8~portb_address_reg0   ; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 0.750      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a108~porta_address_reg0 ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a108~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a104~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a104~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a120~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a120~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a159~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a159~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a164~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a164~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a166~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a166~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a182~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a182~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~porta_address_reg0   ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~porta_we_reg         ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a246~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a246~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a289~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a296~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a296~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~porta_address_reg0   ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a2~porta_we_reg         ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a300~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a300~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a302~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a302~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a39~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a39~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a40~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a49~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a49~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a52~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a52~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a54~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a54~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a58~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a71~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width ; u2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a71~porta_we_reg        ;
+-------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                         ;
; 10.545 ; 10.545       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                         ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.595 ; 10.595       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u4|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a104~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a106~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a108~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a122~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a150~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a175~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a209~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a263~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a275~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a282~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a283~portb_address_reg0 ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a29~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a34~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a42~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a49~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a50~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a61~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a79~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a88~portb_address_reg0  ;
; 18.185 ; 18.415       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a93~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[0]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[10]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[11]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[12]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[13]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[14]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[15]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[16]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[17]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[18]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[19]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[1]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[20]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[21]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[22]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[23]                                                                                                               ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[2]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[3]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[4]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[5]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[6]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[7]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[8]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|bgr_data[9]                                                                                                                ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a103~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a105~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a111~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a112~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a117~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a119~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a120~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a123~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a126~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a127~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a128~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a131~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a135~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a148~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a155~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a158~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a159~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a164~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a167~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a168~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a169~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a171~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a177~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a178~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a179~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a181~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a182~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a183~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a194~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a19~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a1~portb_address_reg0   ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a206~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a211~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a232~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a23~portb_address_reg0  ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a245~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a246~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a247~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a248~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a249~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a251~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a253~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a256~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a258~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a259~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a264~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a266~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a267~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a269~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a270~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a273~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a274~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a276~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a279~portb_address_reg0 ;
; 18.186 ; 18.416       ; 0.230          ; Low Pulse Width ; u4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA:vpg|my_img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ggn1:auto_generated|ram_block1a284~portb_address_reg0 ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.758 ; 6.320 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.758 ; 6.320 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.514 ; -3.220 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.514 ; -3.220 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 5.482 ; 5.604 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 5.482 ; 5.604 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 3.916 ; 4.169 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 3.565 ; 3.788 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.916 ; 4.169 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.780 ; 4.029 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.678 ; 3.921 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 5.211 ; 5.446 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 5.056 ; 5.232 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 5.116 ; 5.294 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 5.211 ; 5.446 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 5.020 ; 5.189 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.985 ; 5.147 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.782 ; 4.925 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.757 ; 4.931 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.453 ; 4.512 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 4.128 ; 4.404 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.524 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 6.066 ; 6.376 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 6.066 ; 6.376 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.578 ; 4.721 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.081 ; 5.275 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 5.575 ; 5.811 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.815 ; 6.059 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 5.798 ; 6.023 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 5.675 ; 5.891 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 5.688 ; 5.884 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.789 ; 2.895 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.556 ; 5.792 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 5.224 ; 5.373 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 5.098 ; 5.246 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 5.280 ; 5.430 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.977 ; 5.117 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.886 ; 5.028 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.690 ; 4.784 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.556 ; 5.792 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 5.111 ; 5.271 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.171 ; 3.307 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.498 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 4.497 ; 4.570 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 4.497 ; 4.570 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 3.188 ; 3.402 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 3.188 ; 3.402 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.522 ; 3.765 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.392 ; 3.631 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.295 ; 3.528 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.549 ; 2.621 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.941 ; 3.052 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.001 ; 3.112 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.089 ; 3.255 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.907 ; 3.011 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.874 ; 2.972 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.677 ; 2.756 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.653 ; 2.763 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.549 ; 2.621 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.115 ; 3.275 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.387 ; 2.456 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.816 ; 4.046 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.387 ; 2.456 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.873 ; 2.990 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.343 ; 3.502 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 3.262 ; 3.443 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.250 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.124 ; 3.277 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.134 ; 3.269 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.443 ; 2.543 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.181 ; 2.217 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.685 ; 2.774 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.566 ; 2.654 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.750 ; 2.840 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.458 ; 2.539 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.372 ; 2.454 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.181 ; 2.217 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.007 ; 3.178 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.590 ; 2.690 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.812 ; 2.941 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -6.555    ; 0.180 ; N/A      ; N/A     ; 4.701               ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -6.555    ; 0.180 ; N/A      ; N/A     ; 4.701               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 6.449     ; 0.182 ; N/A      ; N/A     ; 18.141              ;
; Design-wide TNS                                 ; -4699.707 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u2|altpll_component|auto_generated|pll1|clk[0] ; -4699.707 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u4|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 10.863 ; 11.457 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 10.863 ; 11.457 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.514 ; -3.220 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.514 ; -3.220 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-------------+------------+--------+--------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 10.728 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 10.728 ; 10.791 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 7.802  ; 7.726  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 6.938  ; 6.987  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 7.802  ; 7.726  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 7.450  ; 7.494  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 7.190  ; 7.265  ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 10.500 ; 10.395 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 10.224 ; 9.967  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 10.264 ; 10.017 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 10.500 ; 10.395 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 10.079 ; 9.837  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 10.031 ; 9.770  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 9.570  ; 9.379  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 9.566  ; 9.459  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 8.895  ; 8.689  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 8.277  ; 8.129  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; 2.809  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 12.315 ; 12.009 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 12.315 ; 12.009 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 9.199  ; 9.115  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 10.249 ; 10.134 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 11.262 ; 11.013 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 11.767 ; 11.535 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 11.716 ; 11.413 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 11.496 ; 11.213 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 11.460 ; 11.144 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 5.445  ; 5.370  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 11.167 ; 11.044 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 10.545 ; 10.263 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 10.310 ; 10.055 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 10.646 ; 10.349 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 10.067 ; 9.861  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 9.861  ; 9.682  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 9.460  ; 9.242  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 11.167 ; 11.044 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 10.337 ; 10.132 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 6.190  ; 6.047  ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.660  ;        ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; LEDG[*]     ; CLOCK_50   ; 4.497 ; 4.570 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]    ; CLOCK_50   ; 4.497 ; 4.570 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]     ; CLOCK_50   ; 3.188 ; 3.402 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]    ; CLOCK_50   ; 3.188 ; 3.402 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]    ; CLOCK_50   ; 3.522 ; 3.765 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]    ; CLOCK_50   ; 3.392 ; 3.631 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]    ; CLOCK_50   ; 3.295 ; 3.528 ; Rise       ; u2|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_B[*]    ; CLOCK_50   ; 2.549 ; 2.621 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.941 ; 3.052 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.001 ; 3.112 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.089 ; 3.255 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.907 ; 3.011 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.874 ; 2.972 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.677 ; 2.756 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.653 ; 2.763 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.549 ; 2.621 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 3.115 ; 3.275 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.237 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.387 ; 2.456 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 3.816 ; 4.046 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.387 ; 2.456 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.873 ; 2.990 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.343 ; 3.502 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 3.262 ; 3.443 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.250 ; 3.412 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.124 ; 3.277 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 3.134 ; 3.269 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.443 ; 2.543 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.181 ; 2.217 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.685 ; 2.774 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.566 ; 2.654 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.750 ; 2.840 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.458 ; 2.539 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.372 ; 2.454 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.181 ; 2.217 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 3.007 ; 3.178 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.590 ; 2.690 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.812 ; 2.941 ; Rise       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.209 ;       ; Fall       ; u4|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 492029016 ; 967      ; 22       ; 0        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089      ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
; u2|altpll_component|auto_generated|pll1|clk[0] ; u2|altpll_component|auto_generated|pll1|clk[0] ; 492029016 ; 967      ; 22       ; 0        ;
; u4|altpll_component|auto_generated|pll1|clk[0] ; u4|altpll_component|auto_generated|pll1|clk[0] ; 9089      ; 24       ; 720      ; 0        ;
+------------------------------------------------+------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1341  ; 1341 ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 08 20:04:35 2017
Info: Command: quartus_sta Mandel -c Mandel
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mandel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 400 -multiply_by 217 -duty_cycle 50.00 -name {u4|altpll_component|auto_generated|pll1|clk[0]} {u4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u2|altpll_component|auto_generated|pll1|clk[0]} {u2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.555     -4699.707 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.449         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.704
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.704         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813         0.000 CLOCK_50 
    Info (332119):    18.141         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.001     -2692.580 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.322         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.701         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.791         0.000 CLOCK_50 
    Info (332119):    18.145         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u2|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info (332146): Worst-case setup slack is 1.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.673         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.403         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.757         0.000 u2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    18.185         0.000 u4|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Wed Nov 08 20:05:03 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:28


