// Seed: 4183247512
module module_0 (
    input  tri1 id_0,
    output tri1 id_1
);
  wire id_3;
  parameter id_4 = 1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd62
) (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri0 _id_12,
    input tri id_13,
    output tri id_14,
    input uwire id_15,
    input wand id_16,
    input tri id_17,
    input tri1 id_18,
    output supply1 id_19
    , id_28,
    output tri1 id_20,
    output wire id_21,
    input wire id_22,
    input supply1 id_23,
    output tri id_24,
    output tri id_25,
    input supply0 id_26
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
  static logic [id_12 : -1] id_29 = id_13;
endmodule
