// Seed: 1719400236
module module_1 (
    id_1,
    id_2,
    module_0
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : -1 'd0] id_4;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7
);
  wire id_9 = id_9, id_10;
  nor primCall (id_4, id_5, id_3, id_10, id_6, id_0, id_9, id_2);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
