#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b08950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae3160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1afb020 .functor NOT 1, L_0x1b415a0, C4<0>, C4<0>, C4<0>;
L_0x1b40c40 .functor XOR 5, L_0x1b411d0, L_0x1b41300, C4<00000>, C4<00000>;
L_0x1b41490 .functor XOR 5, L_0x1b40c40, L_0x1b413f0, C4<00000>, C4<00000>;
v0x1b2d540_0 .net *"_ivl_10", 4 0, L_0x1b413f0;  1 drivers
v0x1b2d640_0 .net *"_ivl_12", 4 0, L_0x1b41490;  1 drivers
v0x1b2d720_0 .net *"_ivl_2", 4 0, L_0x1b41130;  1 drivers
v0x1b2d7e0_0 .net *"_ivl_4", 4 0, L_0x1b411d0;  1 drivers
v0x1b2d8c0_0 .net *"_ivl_6", 4 0, L_0x1b41300;  1 drivers
v0x1b2d9f0_0 .net *"_ivl_8", 4 0, L_0x1b40c40;  1 drivers
v0x1b2dad0_0 .var "clk", 0 0;
v0x1b2db70_0 .var/2u "stats1", 159 0;
v0x1b2dc30_0 .var/2u "strobe", 0 0;
v0x1b2dd80_0 .net "sum_dut", 4 0, L_0x1b40de0;  1 drivers
v0x1b2de40_0 .net "sum_ref", 4 0, L_0x1b2e550;  1 drivers
v0x1b2dee0_0 .net "tb_match", 0 0, L_0x1b415a0;  1 drivers
v0x1b2df80_0 .net "tb_mismatch", 0 0, L_0x1afb020;  1 drivers
v0x1b2e040_0 .net "x", 3 0, v0x1b29990_0;  1 drivers
v0x1b2e100_0 .net "y", 3 0, v0x1b29a50_0;  1 drivers
L_0x1b41130 .concat [ 5 0 0 0], L_0x1b2e550;
L_0x1b411d0 .concat [ 5 0 0 0], L_0x1b2e550;
L_0x1b41300 .concat [ 5 0 0 0], L_0x1b40de0;
L_0x1b413f0 .concat [ 5 0 0 0], L_0x1b2e550;
L_0x1b415a0 .cmp/eeq 5, L_0x1b41130, L_0x1b41490;
S_0x1b06930 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1ae3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1aedaa0_0 .net *"_ivl_0", 4 0, L_0x1b2e240;  1 drivers
L_0x7f38309b1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b04050_0 .net *"_ivl_3", 0 0, L_0x7f38309b1018;  1 drivers
v0x1af0e20_0 .net *"_ivl_4", 4 0, L_0x1b2e3d0;  1 drivers
L_0x7f38309b1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1aede40_0 .net *"_ivl_7", 0 0, L_0x7f38309b1060;  1 drivers
v0x1b29320_0 .net "sum", 4 0, L_0x1b2e550;  alias, 1 drivers
v0x1b29450_0 .net "x", 3 0, v0x1b29990_0;  alias, 1 drivers
v0x1b29530_0 .net "y", 3 0, v0x1b29a50_0;  alias, 1 drivers
L_0x1b2e240 .concat [ 4 1 0 0], v0x1b29990_0, L_0x7f38309b1018;
L_0x1b2e3d0 .concat [ 4 1 0 0], v0x1b29a50_0, L_0x7f38309b1060;
L_0x1b2e550 .arith/sum 5, L_0x1b2e240, L_0x1b2e3d0;
S_0x1b29690 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1ae3160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b298b0_0 .net "clk", 0 0, v0x1b2dad0_0;  1 drivers
v0x1b29990_0 .var "x", 3 0;
v0x1b29a50_0 .var "y", 3 0;
E_0x1af63f0/0 .event negedge, v0x1b298b0_0;
E_0x1af63f0/1 .event posedge, v0x1b298b0_0;
E_0x1af63f0 .event/or E_0x1af63f0/0, E_0x1af63f0/1;
S_0x1b29b30 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1ae3160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f38309b10a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2cd20_0 .net/2s *"_ivl_4", 31 0, L_0x7f38309b10a8;  1 drivers
v0x1b2ce20_0 .net *"_ivl_47", 0 0, L_0x1b41040;  1 drivers
v0x1b2cf00_0 .net "c", 3 0, L_0x1b40cb0;  1 drivers
v0x1b2cfc0_0 .net "sum", 4 0, L_0x1b40de0;  alias, 1 drivers
v0x1b2d0a0_0 .net "x", 3 0, v0x1b29990_0;  alias, 1 drivers
v0x1b2d1b0_0 .net "y", 3 0, v0x1b29a50_0;  alias, 1 drivers
L_0x1b2ec50 .part v0x1b29990_0, 0, 1;
L_0x1b2ed80 .part v0x1b29a50_0, 0, 1;
L_0x1b3eec0 .part L_0x7f38309b10a8, 0, 1;
L_0x1b3f5e0 .part v0x1b29990_0, 1, 1;
L_0x1b3f740 .part v0x1b29a50_0, 1, 1;
L_0x1b3f870 .part L_0x1b40cb0, 0, 1;
L_0x1b3ff20 .part v0x1b29990_0, 2, 1;
L_0x1b40050 .part v0x1b29a50_0, 2, 1;
L_0x1b401d0 .part L_0x1b40cb0, 1, 1;
L_0x1b40860 .part v0x1b29990_0, 3, 1;
L_0x1b409f0 .part v0x1b29a50_0, 3, 1;
L_0x1b40ba0 .part L_0x1b40cb0, 2, 1;
L_0x1b40cb0 .concat8 [ 1 1 1 1], L_0x1b2eb40, L_0x1b3f4d0, L_0x1b3fe10, L_0x1b40750;
LS_0x1b40de0_0_0 .concat8 [ 1 1 1 1], L_0x1b2e690, L_0x1b3f090, L_0x1b3fa50, L_0x1b40370;
LS_0x1b40de0_0_4 .concat8 [ 1 0 0 0], L_0x1b41040;
L_0x1b40de0 .concat8 [ 4 1 0 0], LS_0x1b40de0_0_0, LS_0x1b40de0_0_4;
L_0x1b41040 .part L_0x1b40cb0, 3, 1;
S_0x1b29d10 .scope module, "fa0" "full_adder" 4 9, 4 17 0, S_0x1b29b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b0a2c0 .functor XOR 1, L_0x1b2ec50, L_0x1b2ed80, C4<0>, C4<0>;
L_0x1b2e690 .functor XOR 1, L_0x1b0a2c0, L_0x1b3eec0, C4<0>, C4<0>;
L_0x1b2e750 .functor AND 1, L_0x1b2ec50, L_0x1b2ed80, C4<1>, C4<1>;
L_0x1b2e890 .functor AND 1, L_0x1b2ed80, L_0x1b3eec0, C4<1>, C4<1>;
L_0x1b2e980 .functor OR 1, L_0x1b2e750, L_0x1b2e890, C4<0>, C4<0>;
L_0x1b2ea90 .functor AND 1, L_0x1b2ec50, L_0x1b3eec0, C4<1>, C4<1>;
L_0x1b2eb40 .functor OR 1, L_0x1b2e980, L_0x1b2ea90, C4<0>, C4<0>;
v0x1b29fa0_0 .net *"_ivl_0", 0 0, L_0x1b0a2c0;  1 drivers
v0x1b2a0a0_0 .net *"_ivl_10", 0 0, L_0x1b2ea90;  1 drivers
v0x1b2a180_0 .net *"_ivl_4", 0 0, L_0x1b2e750;  1 drivers
v0x1b2a270_0 .net *"_ivl_6", 0 0, L_0x1b2e890;  1 drivers
v0x1b2a350_0 .net *"_ivl_8", 0 0, L_0x1b2e980;  1 drivers
v0x1b2a480_0 .net "a", 0 0, L_0x1b2ec50;  1 drivers
v0x1b2a540_0 .net "b", 0 0, L_0x1b2ed80;  1 drivers
v0x1b2a600_0 .net "cin", 0 0, L_0x1b3eec0;  1 drivers
v0x1b2a6c0_0 .net "cout", 0 0, L_0x1b2eb40;  1 drivers
v0x1b2a780_0 .net "sum", 0 0, L_0x1b2e690;  1 drivers
S_0x1b2a8e0 .scope module, "fa1" "full_adder" 4 10, 4 17 0, S_0x1b29b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b3eff0 .functor XOR 1, L_0x1b3f5e0, L_0x1b3f740, C4<0>, C4<0>;
L_0x1b3f090 .functor XOR 1, L_0x1b3eff0, L_0x1b3f870, C4<0>, C4<0>;
L_0x1b3f130 .functor AND 1, L_0x1b3f5e0, L_0x1b3f740, C4<1>, C4<1>;
L_0x1b3f220 .functor AND 1, L_0x1b3f740, L_0x1b3f870, C4<1>, C4<1>;
L_0x1b3f310 .functor OR 1, L_0x1b3f130, L_0x1b3f220, C4<0>, C4<0>;
L_0x1b3f420 .functor AND 1, L_0x1b3f5e0, L_0x1b3f870, C4<1>, C4<1>;
L_0x1b3f4d0 .functor OR 1, L_0x1b3f310, L_0x1b3f420, C4<0>, C4<0>;
v0x1b2ab40_0 .net *"_ivl_0", 0 0, L_0x1b3eff0;  1 drivers
v0x1b2ac20_0 .net *"_ivl_10", 0 0, L_0x1b3f420;  1 drivers
v0x1b2ad00_0 .net *"_ivl_4", 0 0, L_0x1b3f130;  1 drivers
v0x1b2adf0_0 .net *"_ivl_6", 0 0, L_0x1b3f220;  1 drivers
v0x1b2aed0_0 .net *"_ivl_8", 0 0, L_0x1b3f310;  1 drivers
v0x1b2b000_0 .net "a", 0 0, L_0x1b3f5e0;  1 drivers
v0x1b2b0c0_0 .net "b", 0 0, L_0x1b3f740;  1 drivers
v0x1b2b180_0 .net "cin", 0 0, L_0x1b3f870;  1 drivers
v0x1b2b240_0 .net "cout", 0 0, L_0x1b3f4d0;  1 drivers
v0x1b2b390_0 .net "sum", 0 0, L_0x1b3f090;  1 drivers
S_0x1b2b4f0 .scope module, "fa2" "full_adder" 4 11, 4 17 0, S_0x1b29b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b3f9e0 .functor XOR 1, L_0x1b3ff20, L_0x1b40050, C4<0>, C4<0>;
L_0x1b3fa50 .functor XOR 1, L_0x1b3f9e0, L_0x1b401d0, C4<0>, C4<0>;
L_0x1b3fac0 .functor AND 1, L_0x1b3ff20, L_0x1b40050, C4<1>, C4<1>;
L_0x1b3fb60 .functor AND 1, L_0x1b40050, L_0x1b401d0, C4<1>, C4<1>;
L_0x1b3fc50 .functor OR 1, L_0x1b3fac0, L_0x1b3fb60, C4<0>, C4<0>;
L_0x1b3fd60 .functor AND 1, L_0x1b3ff20, L_0x1b401d0, C4<1>, C4<1>;
L_0x1b3fe10 .functor OR 1, L_0x1b3fc50, L_0x1b3fd60, C4<0>, C4<0>;
v0x1b2b760_0 .net *"_ivl_0", 0 0, L_0x1b3f9e0;  1 drivers
v0x1b2b840_0 .net *"_ivl_10", 0 0, L_0x1b3fd60;  1 drivers
v0x1b2b920_0 .net *"_ivl_4", 0 0, L_0x1b3fac0;  1 drivers
v0x1b2ba10_0 .net *"_ivl_6", 0 0, L_0x1b3fb60;  1 drivers
v0x1b2baf0_0 .net *"_ivl_8", 0 0, L_0x1b3fc50;  1 drivers
v0x1b2bc20_0 .net "a", 0 0, L_0x1b3ff20;  1 drivers
v0x1b2bce0_0 .net "b", 0 0, L_0x1b40050;  1 drivers
v0x1b2bda0_0 .net "cin", 0 0, L_0x1b401d0;  1 drivers
v0x1b2be60_0 .net "cout", 0 0, L_0x1b3fe10;  1 drivers
v0x1b2bfb0_0 .net "sum", 0 0, L_0x1b3fa50;  1 drivers
S_0x1b2c110 .scope module, "fa3" "full_adder" 4 12, 4 17 0, S_0x1b29b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b40300 .functor XOR 1, L_0x1b40860, L_0x1b409f0, C4<0>, C4<0>;
L_0x1b40370 .functor XOR 1, L_0x1b40300, L_0x1b40ba0, C4<0>, C4<0>;
L_0x1b403e0 .functor AND 1, L_0x1b40860, L_0x1b409f0, C4<1>, C4<1>;
L_0x1b404a0 .functor AND 1, L_0x1b409f0, L_0x1b40ba0, C4<1>, C4<1>;
L_0x1b40590 .functor OR 1, L_0x1b403e0, L_0x1b404a0, C4<0>, C4<0>;
L_0x1b406a0 .functor AND 1, L_0x1b40860, L_0x1b40ba0, C4<1>, C4<1>;
L_0x1b40750 .functor OR 1, L_0x1b40590, L_0x1b406a0, C4<0>, C4<0>;
v0x1b2c350_0 .net *"_ivl_0", 0 0, L_0x1b40300;  1 drivers
v0x1b2c450_0 .net *"_ivl_10", 0 0, L_0x1b406a0;  1 drivers
v0x1b2c530_0 .net *"_ivl_4", 0 0, L_0x1b403e0;  1 drivers
v0x1b2c620_0 .net *"_ivl_6", 0 0, L_0x1b404a0;  1 drivers
v0x1b2c700_0 .net *"_ivl_8", 0 0, L_0x1b40590;  1 drivers
v0x1b2c830_0 .net "a", 0 0, L_0x1b40860;  1 drivers
v0x1b2c8f0_0 .net "b", 0 0, L_0x1b409f0;  1 drivers
v0x1b2c9b0_0 .net "cin", 0 0, L_0x1b40ba0;  1 drivers
v0x1b2ca70_0 .net "cout", 0 0, L_0x1b40750;  1 drivers
v0x1b2cbc0_0 .net "sum", 0 0, L_0x1b40370;  1 drivers
S_0x1b2d340 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1ae3160;
 .timescale -12 -12;
E_0x1af68a0 .event anyedge, v0x1b2dc30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b2dc30_0;
    %nor/r;
    %assign/vec4 v0x1b2dc30_0, 0;
    %wait E_0x1af68a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b29690;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af63f0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b29a50_0, 0;
    %assign/vec4 v0x1b29990_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ae3160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2dad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2dc30_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ae3160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b2dad0_0;
    %inv;
    %store/vec4 v0x1b2dad0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ae3160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b298b0_0, v0x1b2df80_0, v0x1b2e040_0, v0x1b2e100_0, v0x1b2de40_0, v0x1b2dd80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ae3160;
T_5 ;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ae3160;
T_6 ;
    %wait E_0x1af63f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2db70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2db70_0, 4, 32;
    %load/vec4 v0x1b2dee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2db70_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2db70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2db70_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b2de40_0;
    %load/vec4 v0x1b2de40_0;
    %load/vec4 v0x1b2dd80_0;
    %xor;
    %load/vec4 v0x1b2de40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2db70_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b2db70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2db70_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response27/top_module.sv";
