<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_wrapper_2_2_x1'" level="0">
<item name = "Date">Sun Sep 18 20:12:58 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">294689, 294689, 0.982 ms, 0.982 ms, 294689, 294689, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_wrapper_2_2_x1_loop_1">294688, 294688, 18418, -, -, 16, no</column>
<column name=" + C_drain_IO_L1_out_wrapper_2_2_x1_loop_2">18416, 18416, 1151, -, -, 16, no</column>
<column name="  ++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_3">1040, 1040, 130, -, -, 8, no</column>
<column name="   +++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_4">128, 128, 16, -, -, 8, no</column>
<column name="    ++++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_5">8, 8, 1, -, -, 8, no</column>
<column name="  ++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_6">108, 108, 18, -, -, 6, no</column>
<column name="   +++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_7">16, 16, 2, -, -, 8, no</column>
<column name="   +++ C_drain_IO_L1_out_wrapper_2_2_x1_loop_8">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 183, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 144, 146, -</column>
<column name="Multiplexer">-, -, -, 309, -</column>
<column name="Register">-, -, 324, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_split_V_U">C_drain_IO_L1_out_wrapper_0_6_x0_data_split_V, 0, 16, 17, 0, 8, 16, 1, 128</column>
<column name="local_C_V_0_U">C_drain_IO_L1_out_wrapper_0_6_x0_local_C_V_0, 0, 128, 129, 0, 8, 128, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_1443_fu_334_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_1444_fu_346_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_1445_fu_367_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_1446_fu_384_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_1447_fu_459_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_1448_fu_447_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_1449_fu_476_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_fu_322_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln870_fu_441_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln878_fu_395_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1151_fu_340_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_1152_fu_352_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1153_fu_435_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1154_fu_378_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1155_fu_470_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_1156_fu_453_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_fu_328_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c0_V_reg_224">9, 2, 5, 10</column>
<column name="c1_V_reg_235">9, 2, 5, 10</column>
<column name="c4_V_reg_288">9, 2, 4, 8</column>
<column name="c5_V_79_reg_300">9, 2, 4, 8</column>
<column name="c5_V_reg_311">9, 2, 4, 8</column>
<column name="c6_V_reg_246">9, 2, 4, 8</column>
<column name="c7_V_reg_257">9, 2, 4, 8</column>
<column name="data_split_V_address0">37, 7, 3, 21</column>
<column name="data_split_V_address1">26, 5, 3, 15</column>
<column name="data_split_V_d0">14, 3, 16, 48</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_din">14, 3, 128, 384</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_2_2_x1182_blk_n">9, 2, 1, 2</column>
<column name="local_C_V_0_address0">20, 4, 3, 12</column>
<column name="n_V_reg_268">9, 2, 4, 8</column>
<column name="p_Val2_s_reg_279">9, 2, 128, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_1443_reg_530">5, 0, 5, 0</column>
<column name="add_ln691_1444_reg_538">4, 0, 4, 0</column>
<column name="add_ln691_1445_reg_551">4, 0, 4, 0</column>
<column name="add_ln691_1447_reg_632">4, 0, 4, 0</column>
<column name="add_ln691_1448_reg_624">4, 0, 4, 0</column>
<column name="add_ln691_reg_522">5, 0, 5, 0</column>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c0_V_reg_224">5, 0, 5, 0</column>
<column name="c1_V_reg_235">5, 0, 5, 0</column>
<column name="c4_V_reg_288">4, 0, 4, 0</column>
<column name="c5_V_79_reg_300">4, 0, 4, 0</column>
<column name="c5_V_reg_311">4, 0, 4, 0</column>
<column name="c6_V_reg_246">4, 0, 4, 0</column>
<column name="c7_V_reg_257">4, 0, 4, 0</column>
<column name="data_split_V_addr_reg_546">3, 0, 3, 0</column>
<column name="icmp_ln870_reg_620">1, 0, 1, 0</column>
<column name="local_C_V_0_addr_reg_559">3, 0, 3, 0</column>
<column name="n_V_reg_268">4, 0, 4, 0</column>
<column name="p_Val2_s_reg_279">128, 0, 128, 0</column>
<column name="tmp_reg_564">16, 0, 16, 0</column>
<column name="v2_V_16439_reg_592">16, 0, 16, 0</column>
<column name="v2_V_16440_reg_597">16, 0, 16, 0</column>
<column name="v2_V_16441_reg_602">16, 0, 16, 0</column>
<column name="v2_V_16442_reg_607">16, 0, 16, 0</column>
<column name="v2_V_16443_reg_612">16, 0, 16, 0</column>
<column name="v2_V_reg_587">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_wrapper_2_2_x1, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_dout">in, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_3_x1247, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_3_x1247, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_3_x1247_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_3_x1247, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_2_x1246, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_2_x1246, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_2_2_x1246, pointer</column>
<column name="fifo_C_drain_PE_2_2_x1182_dout">in, 16, ap_fifo, fifo_C_drain_PE_2_2_x1182, pointer</column>
<column name="fifo_C_drain_PE_2_2_x1182_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_2_2_x1182, pointer</column>
<column name="fifo_C_drain_PE_2_2_x1182_read">out, 1, ap_fifo, fifo_C_drain_PE_2_2_x1182, pointer</column>
</table>
</item>
</section>
</profile>
