m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/four_bit_usr/simulation/modelsim
vfour_bit_usr
Z1 !s110 1572119391
!i10b 1
!s100 Rm@Td?An_FPHmofD48b5d2
IeEBhI`JYG_i[L8i8L>MKA3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1572119384
8C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr.v
FC:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1572119391.000000
!s107 C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_usr|C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr.v|
Z5 !s101 -O0 -O0
!i113 1
o-O0 -O0 -vlog01compat -work work
!s92 -O0 -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_usr
Z6 tDisableOpt 1 CvgOpt 0
vfour_bit_usr_tb
R1
!i10b 1
!s100 Zn2f1_MWbJn]V4g6d<4=Y1
IOM:?^C:hSUG[aL`JV:;BG0
R2
R0
w1572119252
8C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr_tb.v
FC:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr_tb.v|
!s90 -##implicit##push_minusfile_path##|C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-O0|-work|work|C:/Users/home/Documents/Fpga_proj/four_bit_usr/four_bit_usr_tb.v|
R5
!i113 1
o-O0 -O0 -work work
R6
