#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 25 13:37:26 2019
# Process ID: 26424
# Current directory: C:/Users/zheny/Desktop/project_2 - ready
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17860 C:\Users\zheny\Desktop\project_2 - ready\project_2.xpr
# Log file: C:/Users/zheny/Desktop/project_2 - ready/vivado.log
# Journal file: C:/Users/zheny/Desktop/project_2 - ready\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/zheny/Desktop/project_2 - ready/project_2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/zheny/Desktop/project_2 - 1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 753.414 ; gain = 75.215
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Sep 25 13:53:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/zheny/Desktop/project_2 - ready/project_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/rs_triggerx8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rs_triggerx8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24f1d102d11246e08066803ded3346b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <oe> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:13]
ERROR: [VRFC 10-718] formal port <rclk> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:14]
ERROR: [VRFC 10-718] formal port <cclr> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:15]
ERROR: [VRFC 10-718] formal port <cclk> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:16]
ERROR: [VRFC 10-718] formal port <ccken> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:17]
ERROR: [VRFC 10-718] formal port <Qa> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:18]
ERROR: [VRFC 10-718] formal port <Qb> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:19]
ERROR: [VRFC 10-718] formal port <Qc> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:20]
ERROR: [VRFC 10-718] formal port <Qd> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:21]
ERROR: [VRFC 10-718] formal port <Qe> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:22]
ERROR: [VRFC 10-718] formal port <Qf> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:23]
ERROR: [VRFC 10-718] formal port <Qg> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:24]
ERROR: [VRFC 10-718] formal port <Qh> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:25]
ERROR: [VRFC 10-718] formal port <rco> does not exist in entity <rs_triggerx8>.  Please compare the definition of block <rs_triggerx8> to its component declaration and its instantion to detect the mismatch. [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 796.305 ; gain = 2.707
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation
ERROR: [VRFC 10-91] rs_triggerx8 is not declared [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:75]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simulation_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sources_1/new/d_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sources_1/new/rs_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rs_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sources_1/new/rs_triggerx8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sources_1/new/t_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity t_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sources_1/new/threest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity threest
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zheny/Desktop/project_2 - ready/project_2.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simulation
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24f1d102d11246e08066803ded3346b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simulation_behav xil_defaultlib.simulation -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.d_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.t_trigger [t_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.rs_trigger [rs_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.threest [threest_default]
Compiling architecture counter_rtl of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.simulation
Built simulation snapshot simulation_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 803.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zheny/Desktop/project_2 - ready/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulation_behav -key {Behavioral:sim_1:Functional:simulation} -tclbatch {simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 816.656 ; gain = 13.039
run 20 us
run 20 us
