{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1707843808590 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809002 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809003 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809003 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809003 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809003 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809122 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809123 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809133 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809135 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809135 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809137 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809138 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809138 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809160 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809162 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809165 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809165 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809167 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707843809168 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"altera_eth_top\"" {  } {  } 0 0 "Elaborating from top-level entity \"altera_eth_top\"" 0 0 "0" 0 0 1707843815760 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11 " "Library search order is as follows: \"fifo_1924; myfifo; altera_xcvr_fpll_a10_191; alt_mge_core_pll; altera_xcvr_atx_pll_a10_191; alt_mge_xcvr_atx_pll_10g; eth_traffic_controller; altera_xcvr_reset_control_1911; alt_mge_xcvr_reset_ctrl_txpll; alt_mge_xcvr_reset_ctrl_channel; alt_em10g32_2204; alt_usxgmii_mac; alt_mge_phy_pcs_2101; alt_mge_phy_xcvr_term_1930; altera_xcvr_native_a10_1911; alt_mge_phy_2201; alt_usxgmii_phy; altera_jtag_dc_streaming_191; timing_adapter_1940; altera_avalon_sc_fifo_1931; altera_avalon_st_bytes_to_packets_1922; altera_avalon_st_packets_to_bytes_1922; altera_avalon_packets_to_master_1922; channel_adapter_1921; altera_reset_controller_1922; altera_jtag_avalon_master_191; alt_jtag_csr_master; altera_merlin_master_translator_192; altera_merlin_slave_translator_191; altera_merlin_master_agent_1921; altera_merlin_slave_agent_1921; altera_merlin_router_1921; altera_merlin_traffic_limiter_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1922; altera_mm_interconnect_1920; address_decoder_channel; address_decoder_channel_csr_clk; address_decoder_channel_mac; address_decoder_channel_master; address_decoder_channel_phy; address_decoder_channel_xcvr_rcfg; address_decoder_multi_channel; address_decoder_multi_channel_channel_0; address_decoder_multi_channel_channel_1; address_decoder_multi_channel_channel_2; address_decoder_multi_channel_channel_3; address_decoder_multi_channel_channel_4; address_decoder_multi_channel_channel_5; address_decoder_multi_channel_channel_6; address_decoder_multi_channel_channel_7; address_decoder_multi_channel_channel_8; address_decoder_multi_channel_channel_9; address_decoder_multi_channel_channel_10; address_decoder_multi_channel_channel_11; address_decoder_multi_channel_csr_clk; address_decoder_multi_channel_master; address_decoder_top; address_decoder_top_csr_clk; address_decoder_top_mac_clk; address_decoder_top_master; st_dc_fifo_1950; mm_ccb_1921; address_decoder_top_mm_clock_crossing_bridge; address_decoder_top_multi_channel; address_decoder_top_traffic_controller_ch_0_1; address_decoder_top_traffic_controller_ch_2_3; address_decoder_top_traffic_controller_ch_4_5; address_decoder_top_traffic_controller_ch_6_7; address_decoder_top_traffic_controller_ch_8_9; address_decoder_top_traffic_controller_ch_10_11\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1707843816224 ""}
{ "Error" "EVRFX2_VERI_1349_UNCONVERTED" "an unpacked a packed altera_eth_top.sv(357) " "Verilog HDL error at altera_eth_top.sv(357): cannot assign an unpacked type to a packed type" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" 357 0 0 0 } }  } 0 16905 "Verilog HDL error at %3!s!: cannot assign %1!s! type to %2!s! type" 0 0 "Design Software" 0 -1 1707843816528 ""}
{ "Info" "IVRFX2_VERI_2021_UNCONVERTED" "fmc_in eth_traffic_controller altera_eth_top.sv(357) " "Verilog HDL info at altera_eth_top.sv(357): connection type is incompatible with formal type for port fmc_in in instance eth_traffic_controller" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" 357 0 0 0 } }  } 0 17497 "Verilog HDL info at %3!s!: connection type is incompatible with formal type for port %1!s! in instance %2!s!" 0 0 "Design Software" 0 -1 1707843816528 ""}
{ "Error" "EVRFX2_VERI_1349_UNCONVERTED" "a packed an unpacked altera_eth_top.sv(358) " "Verilog HDL error at altera_eth_top.sv(358): cannot assign a packed type to an unpacked type" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" 358 0 0 0 } }  } 0 16905 "Verilog HDL error at %3!s!: cannot assign %1!s! type to %2!s! type" 0 0 "Design Software" 0 -1 1707843816528 ""}
{ "Info" "IVRFX2_VERI_2021_UNCONVERTED" "fmc_out eth_traffic_controller altera_eth_top.sv(358) " "Verilog HDL info at altera_eth_top.sv(358): connection type is incompatible with formal type for port fmc_out in instance eth_traffic_controller" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/altera_eth_top.sv" 358 0 0 0 } }  } 0 17497 "Verilog HDL info at %3!s!: connection type is incompatible with formal type for port %1!s! in instance %2!s!" 0 0 "Design Software" 0 -1 1707843816528 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1707843816815 ""}
